{
  "1":
  {
    "nodes":
    [
      {
        "name":"kernel_aLoader_class.B0"
        , "id":9
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":62
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_28_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_A_extent_1"
                , "id":4262
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4263
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"31 (0x1F)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4264
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4265
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4266
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4267
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4283
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4284
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4285
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4286
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4292
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_aLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4295"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4277
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4289
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_aLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4307"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":4268
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4269
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4270
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4271
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4272
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4273
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":4275
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4288
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_aLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4325"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4279
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4280
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4281
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4282
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4291
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_aLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4316"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4276
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4278
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4290
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_aLoader_class.B2, kernel_aLoader_class.B2, kernel_aLoader_class.B7"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4331"
                  , "4338"
                  , "4574"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":4274
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4287
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_aLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4319"
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4260
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":61
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_aLoader_class.B1"
        , "id":10
        , "start":"9"
        , "end":"17"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 1"
            , "id":64
            , "start":"10"
            , "end":"16"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter20113_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_211_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":4304
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":4306
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4312
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":4296
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":283
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4295
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4292"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4297
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":283
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4310
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_A_extent_1"
                , "id":4298
                , "start":"9"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4299
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4300
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4301
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4302
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4303
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4305
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4307
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4289"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4308
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4293
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"'addr_temp'"
            , "id":65
            , "start":"16"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'addr_temp'"
                , "Max Fanout":"2"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":283
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_aLoader_class.B2"
        , "id":11
        , "start":"17"
        , "end":"26"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 2"
            , "id":72
            , "start":"18"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter20414_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_389_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":4356
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":283
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4352
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4350
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4348
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":4336
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4337
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4346
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'addr_temp'"
                , "id":4343
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'addr_temp'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":283
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":4317
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":283
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4316
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4291"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4318
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":283
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4341
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4319
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4287"
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4320
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":287
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4321
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":287
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4322
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":287
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4323
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":287
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4324
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":287
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4328
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4329
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":4330
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":286
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4334
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4335
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4327
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":287
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4325
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4288"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":4326
                , "start":"20"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4331
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4290"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4332
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4333
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":288
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4344
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":288
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4338
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4290"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4339
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"9"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4314
                , "start":"23"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"408"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_aLoader_class.B4"
        , "id":13
        , "start":"26"
        , "end":"31"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 3"
            , "id":96
            , "start":"27"
            , "end":"31"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond14_i_preheader_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter22515_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_747_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":4391
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":288
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4362
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4365
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4366
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"14"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":4387
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":4385
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":287
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4383
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":283
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4381
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4379
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4377
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4375
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":4360
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":287
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4361
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4363
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4373
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":287
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":4364
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":4370
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":283
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4371
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":288
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4358
                , "start":"28"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"696"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_aLoader_class.B7"
        , "id":16
        , "start":"31"
        , "end":"353"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 4"
            , "id":140
            , "start":"32"
            , "end":"103"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body17_i_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter29216_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_1207_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"71"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":4549
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4396
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4577
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":288
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4586
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4584
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4398
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4563
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"11"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":4403
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":4400
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":287
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":4401
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"32-bit Signed Integer Remainder"
                , "id":4409
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Signed Integer Remainder"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4575
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":283
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4582
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4580
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4544
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'kk_ii_iii'"
                , "id":4542
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'kk_ii_iii'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":288
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4548
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4550
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":4551
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4543
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":4545
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4562
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":288
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":4402
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":283
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4561
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":298
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"/"
                , "id":4404
                , "start":"34"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Signed Integer Divide"
                    , "Max Fanout":"700"
                    , "Start Cycle":"3"
                    , "Latency":"31"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":4405
                , "start":"34"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Max Fanout":"3"
                    , "Start Cycle":"3"
                    , "Latency":"65"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4540
                , "start":"99"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"68"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":4541
                , "start":"99"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"68"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":290
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4395
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4397
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4399
                , "start":"100"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"69"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_A_extent_1"
                , "id":4546
                , "start":"31"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4547
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4557
                , "start":"100"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"69"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":4552
                , "start":"31"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4553
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4554
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4558
                , "start":"100"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"69"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4559
                , "start":"100"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"69"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":4560
                , "start":"100"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"69"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_A_serializer_mem_channel"
                , "id":4555
                , "start":"31"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_serializer_mem_channel'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"69"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":4556
                , "start":"100"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"6"
                    , "Start Cycle":"69"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4574
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4290"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":285
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4579
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":283
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4393
                , "start":"100"
                , "end":"103"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"69"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"576"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":143
            , "start":"103"
            , "end":"353"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"128 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"4"
                , "Start Cycle":"72"
                , "Latency":"250"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":292
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":142
            , "start":"103"
            , "end":"104"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"4"
                , "Start Cycle":"72"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":144
            , "start":"353"
            , "end":"353"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"322"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":292
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":145
            , "start":"353"
            , "end":"353"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"322"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":293
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":146
            , "start":"353"
            , "end":"353"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"322"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":294
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":147
            , "start":"353"
            , "end":"353"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"322"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":295
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":141
            , "start":"353"
            , "end":"353"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"322"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":289
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"WR"
            , "id":148
            , "start":"353"
            , "end":"353"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::aLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"322"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_aLoader_class.B6"
        , "id":15
        , "start":"353"
        , "end":"353"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_aLoader_class.B5"
        , "id":14
        , "start":"353"
        , "end":"353"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_aLoader_class.B3"
        , "id":12
        , "start":"353"
        , "end":"354"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_aLoader_class.B8"
        , "id":17
        , "start":"354"
        , "end":"355"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":9
        , "to":10
      }
      , {
        "from":4262
        , "to":4263
      }
      , {
        "from":4263
        , "to":4264
      }
      , {
        "from":4263
        , "to":4266
      }
      , {
        "from":4264
        , "to":4265
      }
      , {
        "from":4265
        , "to":4266
      }
      , {
        "from":4266
        , "to":4277
      }
      , {
        "from":4266
        , "to":4267
      }
      , {
        "from":4267
        , "to":4284
      }
      , {
        "from":4267
        , "to":4283
      }
      , {
        "from":4283
        , "to":4284
      }
      , {
        "from":4284
        , "to":4285
      }
      , {
        "from":4285
        , "to":4286
      }
      , {
        "from":4286
        , "to":4292
      }
      , {
        "from":4277
        , "to":4289
      }
      , {
        "from":4277
        , "to":4278
      }
      , {
        "from":4268
        , "to":4269
      }
      , {
        "from":4269
        , "to":4270
      }
      , {
        "from":4269
        , "to":4272
      }
      , {
        "from":4270
        , "to":4271
      }
      , {
        "from":4271
        , "to":4272
      }
      , {
        "from":4272
        , "to":4276
      }
      , {
        "from":4272
        , "to":4273
      }
      , {
        "from":4273
        , "to":4280
      }
      , {
        "from":4273
        , "to":4279
      }
      , {
        "from":4273
        , "to":4275
      }
      , {
        "from":4275
        , "to":4288
      }
      , {
        "from":4279
        , "to":4280
      }
      , {
        "from":4280
        , "to":4281
      }
      , {
        "from":4281
        , "to":4282
      }
      , {
        "from":4282
        , "to":4291
      }
      , {
        "from":4276
        , "to":4278
      }
      , {
        "from":4278
        , "to":4290
      }
      , {
        "from":4274
        , "to":4287
      }
      , {
        "from":10
        , "to":11
      }
      , {
        "from":64
        , "to":65
      }
      , {
        "from":4304
        , "to":4312
      }
      , {
        "from":4304
        , "to":4305
      }
      , {
        "from":4304
        , "to":4306
      }
      , {
        "from":4306
        , "to":4293
      }
      , {
        "from":4296
        , "to":4297
      }
      , {
        "from":4295
        , "to":4297
      }
      , {
        "from":4297
        , "to":4310
      }
      , {
        "from":4297
        , "to":4308
      }
      , {
        "from":4298
        , "to":4299
      }
      , {
        "from":4299
        , "to":4300
      }
      , {
        "from":4299
        , "to":4302
      }
      , {
        "from":4300
        , "to":4301
      }
      , {
        "from":4301
        , "to":4302
      }
      , {
        "from":4302
        , "to":4303
      }
      , {
        "from":4303
        , "to":4305
      }
      , {
        "from":4305
        , "to":4293
      }
      , {
        "from":4307
        , "to":4308
      }
      , {
        "from":4308
        , "to":4293
      }
      , {
        "from":11
        , "to":13
      }
      , {
        "from":4356
        , "to":4314
      }
      , {
        "from":4352
        , "to":4314
      }
      , {
        "from":4350
        , "to":4314
      }
      , {
        "from":4348
        , "to":4314
      }
      , {
        "from":4336
        , "to":4346
      }
      , {
        "from":4336
        , "to":4337
      }
      , {
        "from":4337
        , "to":4314
      }
      , {
        "from":4343
        , "to":4344
      }
      , {
        "from":4343
        , "to":4314
      }
      , {
        "from":4317
        , "to":4318
      }
      , {
        "from":4316
        , "to":4318
      }
      , {
        "from":4318
        , "to":4341
      }
      , {
        "from":4318
        , "to":4339
      }
      , {
        "from":4319
        , "to":4320
      }
      , {
        "from":4320
        , "to":4321
      }
      , {
        "from":4320
        , "to":4323
      }
      , {
        "from":4321
        , "to":4322
      }
      , {
        "from":4322
        , "to":4323
      }
      , {
        "from":4323
        , "to":4327
      }
      , {
        "from":4323
        , "to":4324
      }
      , {
        "from":4324
        , "to":4329
      }
      , {
        "from":4324
        , "to":4328
      }
      , {
        "from":4324
        , "to":4326
      }
      , {
        "from":4324
        , "to":4314
      }
      , {
        "from":4328
        , "to":4329
      }
      , {
        "from":4329
        , "to":4334
      }
      , {
        "from":4329
        , "to":4330
      }
      , {
        "from":4330
        , "to":4333
      }
      , {
        "from":4334
        , "to":4335
      }
      , {
        "from":4335
        , "to":4314
      }
      , {
        "from":4327
        , "to":4332
      }
      , {
        "from":4325
        , "to":4326
      }
      , {
        "from":4326
        , "to":4314
      }
      , {
        "from":4331
        , "to":4332
      }
      , {
        "from":4332
        , "to":4333
      }
      , {
        "from":4332
        , "to":4314
      }
      , {
        "from":4333
        , "to":4344
      }
      , {
        "from":4344
        , "to":4314
      }
      , {
        "from":4338
        , "to":4339
      }
      , {
        "from":4339
        , "to":4314
      }
      , {
        "from":13
        , "to":16
      }
      , {
        "from":4391
        , "to":4358
      }
      , {
        "from":4362
        , "to":4363
      }
      , {
        "from":4362
        , "to":4358
      }
      , {
        "from":4365
        , "to":4366
      }
      , {
        "from":4365
        , "to":4358
      }
      , {
        "from":4366
        , "to":4358
      }
      , {
        "from":4387
        , "to":4358
      }
      , {
        "from":4385
        , "to":4358
      }
      , {
        "from":4383
        , "to":4358
      }
      , {
        "from":4381
        , "to":4358
      }
      , {
        "from":4379
        , "to":4358
      }
      , {
        "from":4377
        , "to":4358
      }
      , {
        "from":4375
        , "to":4358
      }
      , {
        "from":4360
        , "to":4364
      }
      , {
        "from":4360
        , "to":4373
      }
      , {
        "from":4360
        , "to":4361
      }
      , {
        "from":4361
        , "to":4363
      }
      , {
        "from":4363
        , "to":4358
      }
      , {
        "from":4364
        , "to":4358
      }
      , {
        "from":4370
        , "to":4371
      }
      , {
        "from":4370
        , "to":4358
      }
      , {
        "from":16
        , "to":15
      }
      , {
        "from":140
        , "to":141
      }
      , {
        "from":140
        , "to":142
      }
      , {
        "from":140
        , "to":143
      }
      , {
        "from":4549
        , "to":4550
      }
      , {
        "from":4396
        , "to":4397
      }
      , {
        "from":4577
        , "to":4579
      }
      , {
        "from":4586
        , "to":4393
      }
      , {
        "from":4398
        , "to":4563
      }
      , {
        "from":4398
        , "to":4559
      }
      , {
        "from":4398
        , "to":4399
      }
      , {
        "from":4563
        , "to":4393
      }
      , {
        "from":4403
        , "to":4404
      }
      , {
        "from":4400
        , "to":4401
      }
      , {
        "from":4401
        , "to":4409
      }
      , {
        "from":4401
        , "to":4405
      }
      , {
        "from":4575
        , "to":4579
      }
      , {
        "from":4582
        , "to":4393
      }
      , {
        "from":4580
        , "to":4393
      }
      , {
        "from":4544
        , "to":4545
      }
      , {
        "from":4542
        , "to":4562
      }
      , {
        "from":4542
        , "to":4543
      }
      , {
        "from":4542
        , "to":4548
      }
      , {
        "from":4548
        , "to":4550
      }
      , {
        "from":4550
        , "to":4551
      }
      , {
        "from":4551
        , "to":4553
      }
      , {
        "from":4543
        , "to":4545
      }
      , {
        "from":4545
        , "to":4547
      }
      , {
        "from":4402
        , "to":4404
      }
      , {
        "from":4402
        , "to":4561
      }
      , {
        "from":4404
        , "to":4405
      }
      , {
        "from":4405
        , "to":4540
      }
      , {
        "from":4540
        , "to":4541
      }
      , {
        "from":4541
        , "to":4556
      }
      , {
        "from":4395
        , "to":4554
      }
      , {
        "from":4395
        , "to":4397
      }
      , {
        "from":4397
        , "to":4399
      }
      , {
        "from":4397
        , "to":4557
      }
      , {
        "from":4399
        , "to":4393
      }
      , {
        "from":4546
        , "to":4547
      }
      , {
        "from":4547
        , "to":4557
      }
      , {
        "from":4547
        , "to":4393
      }
      , {
        "from":4557
        , "to":4558
      }
      , {
        "from":4552
        , "to":4553
      }
      , {
        "from":4553
        , "to":4554
      }
      , {
        "from":4554
        , "to":4558
      }
      , {
        "from":4554
        , "to":4393
      }
      , {
        "from":4558
        , "to":4559
      }
      , {
        "from":4559
        , "to":4560
      }
      , {
        "from":4560
        , "to":4393
      }
      , {
        "from":4555
        , "to":4556
      }
      , {
        "from":4556
        , "to":4393
      }
      , {
        "from":4574
        , "to":4579
      }
      , {
        "from":4579
        , "to":4393
      }
      , {
        "from":143
        , "to":144
      }
      , {
        "from":143
        , "to":145
      }
      , {
        "from":143
        , "to":146
      }
      , {
        "from":143
        , "to":147
      }
      , {
        "from":142
        , "to":147
      }
      , {
        "from":142
        , "to":146
      }
      , {
        "from":142
        , "to":145
      }
      , {
        "from":142
        , "to":144
      }
      , {
        "from":144
        , "to":148
      }
      , {
        "from":145
        , "to":148
      }
      , {
        "from":146
        , "to":148
      }
      , {
        "from":147
        , "to":148
      }
      , {
        "from":141
        , "to":148
      }
      , {
        "from":15
        , "to":13
      }
      , {
        "from":15
        , "to":14
      }
      , {
        "from":14
        , "to":11
      }
      , {
        "from":14
        , "to":12
      }
      , {
        "from":12
        , "to":10
      }
      , {
        "from":12
        , "to":17
      }
    ]
  }
  , "2":
  {
    "nodes":
    [
      {
        "name":"kernel_aFeeder_class.B0"
        , "id":18
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":150
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":317
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_aFeeder_class.B1"
        , "id":19
        , "start":"2"
        , "end":"25"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"RD"
            , "id":154
            , "start":"6"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::aLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 5"
            , "id":153
            , "start":"3"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k1_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter1_k1_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_5045_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"3"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":4590
                , "start":"3"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 6"
            , "id":155
            , "start":"6"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k1_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c1_enter_k1_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_5045_5gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"4"
                , "Cluster Latency":"19"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"reg"
                , "id":4600
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4601
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4635
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4636
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4669
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4670
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4703
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4704
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4598
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4599
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4633
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4634
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4667
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4668
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4701
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4702
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4596
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4597
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4631
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4632
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4665
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4666
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4699
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4700
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4594
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4595
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4629
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4630
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4663
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4664
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4697
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4698
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_time_stamp_shreg,aFeeder_cycle'"
                , "id":4602
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_time_stamp_shreg,aFeeder_cycle'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":315
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4603
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4604
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":313
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4605
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":343
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4606
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":343
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4607
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4608
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":4614
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4609
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4610
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":4615
                , "start":"10"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"8"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":4611
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":4612
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4613
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":346
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":4616
                , "start":"12"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4637
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4638
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":313
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4639
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":343
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4640
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":343
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4641
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4642
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":4648
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4643
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4644
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":4649
                , "start":"11"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":4645
                , "start":"11"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"9"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":4646
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4647
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":346
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":4650
                , "start":"14"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4671
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4672
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":313
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4673
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":343
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4674
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":343
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4675
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4676
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":4682
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4677
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4678
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":4683
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":4679
                , "start":"13"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"11"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":4680
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4681
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":346
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":4684
                , "start":"16"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4705
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":4706
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"5"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":313
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4707
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":343
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4708
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":343
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4709
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4710
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":4716
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4711
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4712
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":4717
                , "start":"15"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":4713
                , "start":"15"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"13"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":4714
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4715
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":346
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":4718
                , "start":"18"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4731
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":353
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4617
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4618
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4620
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4621
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4623
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4624
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4626
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4627
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4651
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4652
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4654
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4655
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4657
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4658
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4660
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4661
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4685
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":311
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4686
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4688
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":311
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4689
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4691
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":311
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4692
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4694
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":311
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4695
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4719
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4720
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4722
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4723
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4725
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4726
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":4728
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4729
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4592
                , "start":"22"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"528"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":156
            , "start":"25"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::aFeeder_channel_pipe, t2sp::sgemm::aFeeder_channel_array_t, 256>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"23"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":18
        , "to":19
      }
      , {
        "from":154
        , "to":155
      }
      , {
        "from":153
        , "to":155
      }
      , {
        "from":155
        , "to":156
      }
      , {
        "from":4600
        , "to":4601
      }
      , {
        "from":4601
        , "to":4635
      }
      , {
        "from":4601
        , "to":4612
      }
      , {
        "from":4635
        , "to":4636
      }
      , {
        "from":4636
        , "to":4669
      }
      , {
        "from":4636
        , "to":4646
      }
      , {
        "from":4669
        , "to":4670
      }
      , {
        "from":4670
        , "to":4703
      }
      , {
        "from":4670
        , "to":4680
      }
      , {
        "from":4703
        , "to":4704
      }
      , {
        "from":4704
        , "to":4714
      }
      , {
        "from":4598
        , "to":4599
      }
      , {
        "from":4599
        , "to":4633
      }
      , {
        "from":4599
        , "to":4612
      }
      , {
        "from":4633
        , "to":4634
      }
      , {
        "from":4634
        , "to":4667
      }
      , {
        "from":4634
        , "to":4646
      }
      , {
        "from":4667
        , "to":4668
      }
      , {
        "from":4668
        , "to":4701
      }
      , {
        "from":4668
        , "to":4680
      }
      , {
        "from":4701
        , "to":4702
      }
      , {
        "from":4702
        , "to":4714
      }
      , {
        "from":4596
        , "to":4597
      }
      , {
        "from":4597
        , "to":4631
      }
      , {
        "from":4597
        , "to":4612
      }
      , {
        "from":4631
        , "to":4632
      }
      , {
        "from":4632
        , "to":4665
      }
      , {
        "from":4632
        , "to":4646
      }
      , {
        "from":4665
        , "to":4666
      }
      , {
        "from":4666
        , "to":4699
      }
      , {
        "from":4666
        , "to":4680
      }
      , {
        "from":4699
        , "to":4700
      }
      , {
        "from":4700
        , "to":4714
      }
      , {
        "from":4594
        , "to":4595
      }
      , {
        "from":4595
        , "to":4629
      }
      , {
        "from":4595
        , "to":4612
      }
      , {
        "from":4629
        , "to":4630
      }
      , {
        "from":4630
        , "to":4663
      }
      , {
        "from":4630
        , "to":4646
      }
      , {
        "from":4663
        , "to":4664
      }
      , {
        "from":4664
        , "to":4697
      }
      , {
        "from":4664
        , "to":4680
      }
      , {
        "from":4697
        , "to":4698
      }
      , {
        "from":4698
        , "to":4714
      }
      , {
        "from":4602
        , "to":4731
      }
      , {
        "from":4602
        , "to":4603
      }
      , {
        "from":4603
        , "to":4604
      }
      , {
        "from":4604
        , "to":4637
      }
      , {
        "from":4604
        , "to":4613
      }
      , {
        "from":4604
        , "to":4610
      }
      , {
        "from":4604
        , "to":4609
      }
      , {
        "from":4604
        , "to":4607
      }
      , {
        "from":4604
        , "to":4605
      }
      , {
        "from":4605
        , "to":4606
      }
      , {
        "from":4606
        , "to":4612
      }
      , {
        "from":4607
        , "to":4608
      }
      , {
        "from":4608
        , "to":4614
      }
      , {
        "from":4608
        , "to":4611
      }
      , {
        "from":4614
        , "to":4615
      }
      , {
        "from":4609
        , "to":4611
      }
      , {
        "from":4609
        , "to":4615
      }
      , {
        "from":4610
        , "to":4611
      }
      , {
        "from":4610
        , "to":4615
      }
      , {
        "from":4615
        , "to":4616
      }
      , {
        "from":4611
        , "to":4612
      }
      , {
        "from":4613
        , "to":4616
      }
      , {
        "from":4613
        , "to":4627
      }
      , {
        "from":4613
        , "to":4624
      }
      , {
        "from":4613
        , "to":4621
      }
      , {
        "from":4613
        , "to":4618
      }
      , {
        "from":4616
        , "to":4618
      }
      , {
        "from":4616
        , "to":4621
      }
      , {
        "from":4616
        , "to":4624
      }
      , {
        "from":4616
        , "to":4627
      }
      , {
        "from":4637
        , "to":4638
      }
      , {
        "from":4638
        , "to":4671
      }
      , {
        "from":4638
        , "to":4647
      }
      , {
        "from":4638
        , "to":4644
      }
      , {
        "from":4638
        , "to":4643
      }
      , {
        "from":4638
        , "to":4641
      }
      , {
        "from":4638
        , "to":4639
      }
      , {
        "from":4639
        , "to":4640
      }
      , {
        "from":4640
        , "to":4646
      }
      , {
        "from":4641
        , "to":4642
      }
      , {
        "from":4642
        , "to":4648
      }
      , {
        "from":4642
        , "to":4645
      }
      , {
        "from":4648
        , "to":4649
      }
      , {
        "from":4643
        , "to":4645
      }
      , {
        "from":4643
        , "to":4649
      }
      , {
        "from":4644
        , "to":4645
      }
      , {
        "from":4644
        , "to":4649
      }
      , {
        "from":4649
        , "to":4650
      }
      , {
        "from":4645
        , "to":4646
      }
      , {
        "from":4647
        , "to":4650
      }
      , {
        "from":4647
        , "to":4661
      }
      , {
        "from":4647
        , "to":4658
      }
      , {
        "from":4647
        , "to":4655
      }
      , {
        "from":4647
        , "to":4652
      }
      , {
        "from":4650
        , "to":4652
      }
      , {
        "from":4650
        , "to":4655
      }
      , {
        "from":4650
        , "to":4658
      }
      , {
        "from":4650
        , "to":4661
      }
      , {
        "from":4671
        , "to":4672
      }
      , {
        "from":4672
        , "to":4705
      }
      , {
        "from":4672
        , "to":4681
      }
      , {
        "from":4672
        , "to":4678
      }
      , {
        "from":4672
        , "to":4677
      }
      , {
        "from":4672
        , "to":4675
      }
      , {
        "from":4672
        , "to":4673
      }
      , {
        "from":4673
        , "to":4674
      }
      , {
        "from":4674
        , "to":4680
      }
      , {
        "from":4675
        , "to":4676
      }
      , {
        "from":4676
        , "to":4682
      }
      , {
        "from":4676
        , "to":4679
      }
      , {
        "from":4682
        , "to":4683
      }
      , {
        "from":4677
        , "to":4679
      }
      , {
        "from":4677
        , "to":4683
      }
      , {
        "from":4678
        , "to":4679
      }
      , {
        "from":4678
        , "to":4683
      }
      , {
        "from":4683
        , "to":4684
      }
      , {
        "from":4679
        , "to":4680
      }
      , {
        "from":4681
        , "to":4684
      }
      , {
        "from":4681
        , "to":4695
      }
      , {
        "from":4681
        , "to":4692
      }
      , {
        "from":4681
        , "to":4689
      }
      , {
        "from":4681
        , "to":4686
      }
      , {
        "from":4684
        , "to":4686
      }
      , {
        "from":4684
        , "to":4689
      }
      , {
        "from":4684
        , "to":4692
      }
      , {
        "from":4684
        , "to":4695
      }
      , {
        "from":4705
        , "to":4706
      }
      , {
        "from":4706
        , "to":4715
      }
      , {
        "from":4706
        , "to":4712
      }
      , {
        "from":4706
        , "to":4711
      }
      , {
        "from":4706
        , "to":4709
      }
      , {
        "from":4706
        , "to":4707
      }
      , {
        "from":4707
        , "to":4708
      }
      , {
        "from":4708
        , "to":4714
      }
      , {
        "from":4709
        , "to":4710
      }
      , {
        "from":4710
        , "to":4716
      }
      , {
        "from":4710
        , "to":4713
      }
      , {
        "from":4716
        , "to":4717
      }
      , {
        "from":4711
        , "to":4713
      }
      , {
        "from":4711
        , "to":4717
      }
      , {
        "from":4712
        , "to":4713
      }
      , {
        "from":4712
        , "to":4717
      }
      , {
        "from":4717
        , "to":4718
      }
      , {
        "from":4713
        , "to":4714
      }
      , {
        "from":4715
        , "to":4718
      }
      , {
        "from":4715
        , "to":4729
      }
      , {
        "from":4715
        , "to":4726
      }
      , {
        "from":4715
        , "to":4723
      }
      , {
        "from":4715
        , "to":4720
      }
      , {
        "from":4715
        , "to":4592
      }
      , {
        "from":4718
        , "to":4720
      }
      , {
        "from":4718
        , "to":4723
      }
      , {
        "from":4718
        , "to":4726
      }
      , {
        "from":4718
        , "to":4729
      }
      , {
        "from":4617
        , "to":4618
      }
      , {
        "from":4618
        , "to":4592
      }
      , {
        "from":4620
        , "to":4621
      }
      , {
        "from":4621
        , "to":4592
      }
      , {
        "from":4623
        , "to":4624
      }
      , {
        "from":4624
        , "to":4592
      }
      , {
        "from":4626
        , "to":4627
      }
      , {
        "from":4627
        , "to":4592
      }
      , {
        "from":4651
        , "to":4652
      }
      , {
        "from":4652
        , "to":4592
      }
      , {
        "from":4654
        , "to":4655
      }
      , {
        "from":4655
        , "to":4592
      }
      , {
        "from":4657
        , "to":4658
      }
      , {
        "from":4658
        , "to":4592
      }
      , {
        "from":4660
        , "to":4661
      }
      , {
        "from":4661
        , "to":4592
      }
      , {
        "from":4685
        , "to":4686
      }
      , {
        "from":4686
        , "to":4592
      }
      , {
        "from":4688
        , "to":4689
      }
      , {
        "from":4689
        , "to":4592
      }
      , {
        "from":4691
        , "to":4692
      }
      , {
        "from":4692
        , "to":4592
      }
      , {
        "from":4694
        , "to":4695
      }
      , {
        "from":4695
        , "to":4592
      }
      , {
        "from":4719
        , "to":4720
      }
      , {
        "from":4720
        , "to":4592
      }
      , {
        "from":4722
        , "to":4723
      }
      , {
        "from":4723
        , "to":4592
      }
      , {
        "from":4725
        , "to":4726
      }
      , {
        "from":4726
        , "to":4592
      }
      , {
        "from":4728
        , "to":4729
      }
      , {
        "from":4729
        , "to":4592
      }
    ]
  }
  , "3":
  {
    "nodes":
    [
      {
        "name":"kernel_bLoader_class.B0"
        , "id":20
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 7"
            , "id":158
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_7934_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_A_extent_1"
                , "id":4735
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4736
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"31 (0x1F)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4737
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4738
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4739
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4740
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4756
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4757
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4758
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4759
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4765
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_bLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4768"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4750
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4762
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_bLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4779"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":4741
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4742
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4743
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4744
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4745
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4746
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":4748
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4761
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_bLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4797"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4752
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4753
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4754
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4755
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4764
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_bLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4788"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4749
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4751
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4763
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_bLoader_class.B2, kernel_bLoader_class.B2, kernel_bLoader_class.B7"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4803"
                  , "4811"
                  , "5037"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":4747
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4760
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_bLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4791"
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4733
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":157
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_bLoader_class.B1"
        , "id":21
        , "start":"9"
        , "end":"17"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 8"
            , "id":160
            , "start":"10"
            , "end":"16"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter18913_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_8117_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":4777
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4784
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":4769
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":511
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4768
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4765"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4770
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":511
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4782
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_A_extent_1"
                , "id":4771
                , "start":"9"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4772
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4773
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4774
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4775
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4776
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4778
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4779
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4762"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4780
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4766
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"40"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"'addr_temp'"
            , "id":161
            , "start":"16"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'addr_temp'"
                , "Max Fanout":"2"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":511
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_bLoader_class.B2"
        , "id":22
        , "start":"17"
        , "end":"26"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 9"
            , "id":167
            , "start":"18"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter19214_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_8289_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":4827
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":511
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4823
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4821
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":4808
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":4810
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4809
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4819
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'addr_temp'"
                , "id":4816
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'addr_temp'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":511
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":4789
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":511
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4788
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4764"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4790
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":511
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4814
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4791
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4760"
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4792
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":515
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4793
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":515
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4794
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":515
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4795
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":515
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":4796
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":515
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4800
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4801
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":4802
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4806
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4807
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4799
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":515
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4797
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4761"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":4798
                , "start":"20"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4803
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4763"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4804
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4805
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4817
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":4811
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4763"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4812
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"8"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4786
                , "start":"23"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"344"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_bLoader_class.B4"
        , "id":24
        , "start":"26"
        , "end":"31"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 10"
            , "id":189
            , "start":"27"
            , "end":"31"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond14_i_preheader_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter21015_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_8634_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":4860
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4856
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4833
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4836
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4837
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"13"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":4854
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4852
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":511
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4850
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4848
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4846
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":4831
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":515
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":4832
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4834
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4844
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":515
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":4835
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":4841
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":511
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4842
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4829
                , "start":"28"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"600"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_bLoader_class.B7"
        , "id":27
        , "start":"31"
        , "end":"352"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 11"
            , "id":230
            , "start":"32"
            , "end":"102"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body17_i_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter27016_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_9075_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"70"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":5008
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4865
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5040
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5049
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5014
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5047
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4867
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5027
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"9"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":4870
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"32-bit Signed Integer Remainder"
                , "id":4874
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Signed Integer Remainder"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5038
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":511
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5045
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5043
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'kk_jj_jjj'"
                , "id":5006
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'kk_jj_jjj'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5013
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":5015
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5007
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5009
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":5010
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5026
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":4869
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":511
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5025
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":526
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":5005
                , "start":"98"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"67"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":4864
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":4866
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":4868
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":5011
                , "start":"31"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5012
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5021
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":5016
                , "start":"31"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5017
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5018
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5022
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5023
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":5024
                , "start":"99"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"68"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_serializer_mem_channel"
                , "id":5019
                , "start":"31"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_serializer_mem_channel'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"68"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":510
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":5020
                , "start":"99"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"4"
                    , "Start Cycle":"68"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":5037
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "4763"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":513
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5042
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":511
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4862
                , "start":"99"
                , "end":"102"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"68"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"512"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":233
            , "start":"102"
            , "end":"352"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"128 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"4"
                , "Start Cycle":"71"
                , "Latency":"250"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":520
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":232
            , "start":"102"
            , "end":"103"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"4"
                , "Start Cycle":"71"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":234
            , "start":"352"
            , "end":"352"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"321"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":520
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":235
            , "start":"352"
            , "end":"352"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"321"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":521
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":236
            , "start":"352"
            , "end":"352"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"321"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":522
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":237
            , "start":"352"
            , "end":"352"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"321"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":523
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":231
            , "start":"352"
            , "end":"352"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"321"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":517
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"WR"
            , "id":238
            , "start":"352"
            , "end":"352"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::bLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"321"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_bLoader_class.B6"
        , "id":26
        , "start":"352"
        , "end":"352"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_bLoader_class.B5"
        , "id":25
        , "start":"352"
        , "end":"352"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_bLoader_class.B3"
        , "id":23
        , "start":"352"
        , "end":"353"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_bLoader_class.B8"
        , "id":28
        , "start":"353"
        , "end":"354"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":20
        , "to":21
      }
      , {
        "from":4735
        , "to":4736
      }
      , {
        "from":4736
        , "to":4737
      }
      , {
        "from":4736
        , "to":4739
      }
      , {
        "from":4737
        , "to":4738
      }
      , {
        "from":4738
        , "to":4739
      }
      , {
        "from":4739
        , "to":4750
      }
      , {
        "from":4739
        , "to":4740
      }
      , {
        "from":4740
        , "to":4757
      }
      , {
        "from":4740
        , "to":4756
      }
      , {
        "from":4756
        , "to":4757
      }
      , {
        "from":4757
        , "to":4758
      }
      , {
        "from":4758
        , "to":4759
      }
      , {
        "from":4759
        , "to":4765
      }
      , {
        "from":4750
        , "to":4762
      }
      , {
        "from":4750
        , "to":4751
      }
      , {
        "from":4741
        , "to":4742
      }
      , {
        "from":4742
        , "to":4743
      }
      , {
        "from":4742
        , "to":4745
      }
      , {
        "from":4743
        , "to":4744
      }
      , {
        "from":4744
        , "to":4745
      }
      , {
        "from":4745
        , "to":4749
      }
      , {
        "from":4745
        , "to":4746
      }
      , {
        "from":4746
        , "to":4753
      }
      , {
        "from":4746
        , "to":4752
      }
      , {
        "from":4746
        , "to":4748
      }
      , {
        "from":4748
        , "to":4761
      }
      , {
        "from":4752
        , "to":4753
      }
      , {
        "from":4753
        , "to":4754
      }
      , {
        "from":4754
        , "to":4755
      }
      , {
        "from":4755
        , "to":4764
      }
      , {
        "from":4749
        , "to":4751
      }
      , {
        "from":4751
        , "to":4763
      }
      , {
        "from":4747
        , "to":4760
      }
      , {
        "from":21
        , "to":22
      }
      , {
        "from":160
        , "to":161
      }
      , {
        "from":4777
        , "to":4784
      }
      , {
        "from":4777
        , "to":4778
      }
      , {
        "from":4769
        , "to":4770
      }
      , {
        "from":4768
        , "to":4770
      }
      , {
        "from":4770
        , "to":4782
      }
      , {
        "from":4770
        , "to":4780
      }
      , {
        "from":4771
        , "to":4772
      }
      , {
        "from":4772
        , "to":4773
      }
      , {
        "from":4772
        , "to":4775
      }
      , {
        "from":4773
        , "to":4774
      }
      , {
        "from":4774
        , "to":4775
      }
      , {
        "from":4775
        , "to":4776
      }
      , {
        "from":4776
        , "to":4778
      }
      , {
        "from":4778
        , "to":4766
      }
      , {
        "from":4779
        , "to":4780
      }
      , {
        "from":4780
        , "to":4766
      }
      , {
        "from":22
        , "to":24
      }
      , {
        "from":4827
        , "to":4786
      }
      , {
        "from":4823
        , "to":4786
      }
      , {
        "from":4821
        , "to":4786
      }
      , {
        "from":4808
        , "to":4819
      }
      , {
        "from":4808
        , "to":4809
      }
      , {
        "from":4808
        , "to":4810
      }
      , {
        "from":4810
        , "to":4786
      }
      , {
        "from":4809
        , "to":4786
      }
      , {
        "from":4816
        , "to":4817
      }
      , {
        "from":4816
        , "to":4786
      }
      , {
        "from":4789
        , "to":4790
      }
      , {
        "from":4788
        , "to":4790
      }
      , {
        "from":4790
        , "to":4814
      }
      , {
        "from":4790
        , "to":4812
      }
      , {
        "from":4791
        , "to":4792
      }
      , {
        "from":4792
        , "to":4793
      }
      , {
        "from":4792
        , "to":4795
      }
      , {
        "from":4793
        , "to":4794
      }
      , {
        "from":4794
        , "to":4795
      }
      , {
        "from":4795
        , "to":4799
      }
      , {
        "from":4795
        , "to":4796
      }
      , {
        "from":4796
        , "to":4801
      }
      , {
        "from":4796
        , "to":4800
      }
      , {
        "from":4796
        , "to":4798
      }
      , {
        "from":4800
        , "to":4801
      }
      , {
        "from":4801
        , "to":4806
      }
      , {
        "from":4801
        , "to":4802
      }
      , {
        "from":4802
        , "to":4805
      }
      , {
        "from":4806
        , "to":4807
      }
      , {
        "from":4807
        , "to":4786
      }
      , {
        "from":4799
        , "to":4804
      }
      , {
        "from":4797
        , "to":4798
      }
      , {
        "from":4798
        , "to":4786
      }
      , {
        "from":4803
        , "to":4804
      }
      , {
        "from":4804
        , "to":4805
      }
      , {
        "from":4804
        , "to":4786
      }
      , {
        "from":4805
        , "to":4817
      }
      , {
        "from":4817
        , "to":4786
      }
      , {
        "from":4811
        , "to":4812
      }
      , {
        "from":4812
        , "to":4786
      }
      , {
        "from":24
        , "to":27
      }
      , {
        "from":4860
        , "to":4829
      }
      , {
        "from":4856
        , "to":4829
      }
      , {
        "from":4833
        , "to":4834
      }
      , {
        "from":4833
        , "to":4829
      }
      , {
        "from":4836
        , "to":4837
      }
      , {
        "from":4836
        , "to":4829
      }
      , {
        "from":4837
        , "to":4829
      }
      , {
        "from":4854
        , "to":4829
      }
      , {
        "from":4852
        , "to":4829
      }
      , {
        "from":4850
        , "to":4829
      }
      , {
        "from":4848
        , "to":4829
      }
      , {
        "from":4846
        , "to":4829
      }
      , {
        "from":4831
        , "to":4835
      }
      , {
        "from":4831
        , "to":4844
      }
      , {
        "from":4831
        , "to":4832
      }
      , {
        "from":4832
        , "to":4834
      }
      , {
        "from":4834
        , "to":4829
      }
      , {
        "from":4835
        , "to":4829
      }
      , {
        "from":4841
        , "to":4842
      }
      , {
        "from":4841
        , "to":4829
      }
      , {
        "from":27
        , "to":26
      }
      , {
        "from":230
        , "to":231
      }
      , {
        "from":230
        , "to":232
      }
      , {
        "from":230
        , "to":233
      }
      , {
        "from":5008
        , "to":5009
      }
      , {
        "from":4865
        , "to":4866
      }
      , {
        "from":5040
        , "to":5042
      }
      , {
        "from":5049
        , "to":4862
      }
      , {
        "from":5014
        , "to":5015
      }
      , {
        "from":4867
        , "to":5027
      }
      , {
        "from":4867
        , "to":5023
      }
      , {
        "from":4867
        , "to":4868
      }
      , {
        "from":5027
        , "to":4862
      }
      , {
        "from":4870
        , "to":4874
      }
      , {
        "from":5038
        , "to":5042
      }
      , {
        "from":5045
        , "to":4862
      }
      , {
        "from":5043
        , "to":4862
      }
      , {
        "from":5006
        , "to":5026
      }
      , {
        "from":5006
        , "to":5007
      }
      , {
        "from":5006
        , "to":5013
      }
      , {
        "from":5013
        , "to":5015
      }
      , {
        "from":5015
        , "to":5017
      }
      , {
        "from":5007
        , "to":5009
      }
      , {
        "from":5009
        , "to":5010
      }
      , {
        "from":5010
        , "to":5012
      }
      , {
        "from":4869
        , "to":5025
      }
      , {
        "from":5005
        , "to":5020
      }
      , {
        "from":4864
        , "to":5018
      }
      , {
        "from":4864
        , "to":4866
      }
      , {
        "from":4866
        , "to":4868
      }
      , {
        "from":4866
        , "to":5021
      }
      , {
        "from":4868
        , "to":4862
      }
      , {
        "from":5011
        , "to":5012
      }
      , {
        "from":5012
        , "to":5021
      }
      , {
        "from":5012
        , "to":4862
      }
      , {
        "from":5021
        , "to":5022
      }
      , {
        "from":5016
        , "to":5017
      }
      , {
        "from":5017
        , "to":5018
      }
      , {
        "from":5018
        , "to":5022
      }
      , {
        "from":5018
        , "to":4862
      }
      , {
        "from":5022
        , "to":5023
      }
      , {
        "from":5023
        , "to":5024
      }
      , {
        "from":5024
        , "to":4862
      }
      , {
        "from":5019
        , "to":5020
      }
      , {
        "from":5020
        , "to":4862
      }
      , {
        "from":5037
        , "to":5042
      }
      , {
        "from":5042
        , "to":4862
      }
      , {
        "from":233
        , "to":234
      }
      , {
        "from":233
        , "to":235
      }
      , {
        "from":233
        , "to":236
      }
      , {
        "from":233
        , "to":237
      }
      , {
        "from":232
        , "to":237
      }
      , {
        "from":232
        , "to":236
      }
      , {
        "from":232
        , "to":235
      }
      , {
        "from":232
        , "to":234
      }
      , {
        "from":234
        , "to":238
      }
      , {
        "from":235
        , "to":238
      }
      , {
        "from":236
        , "to":238
      }
      , {
        "from":237
        , "to":238
      }
      , {
        "from":231
        , "to":238
      }
      , {
        "from":26
        , "to":24
      }
      , {
        "from":26
        , "to":25
      }
      , {
        "from":25
        , "to":22
      }
      , {
        "from":25
        , "to":23
      }
      , {
        "from":23
        , "to":21
      }
      , {
        "from":23
        , "to":28
      }
    ]
  }
  , "4":
  {
    "nodes":
    [
      {
        "name":"kernel_bFeeder_class.B0"
        , "id":29
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":240
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":545
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_bFeeder_class.B1"
        , "id":30
        , "start":"2"
        , "end":"25"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"RD"
            , "id":244
            , "start":"6"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::bLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 12"
            , "id":243
            , "start":"3"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k3_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter1_k3_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_12707_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"3"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":5053
                , "start":"3"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 13"
            , "id":245
            , "start":"6"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k3_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c1_enter_k3_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_12707_5gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"4"
                , "Cluster Latency":"19"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"reg"
                , "id":5063
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5064
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5098
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5099
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5132
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5133
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5166
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5167
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5061
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5062
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5096
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5097
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5130
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5131
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5164
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5165
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5059
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5060
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5094
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5095
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5128
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5129
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5162
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5163
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5057
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5058
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5092
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5093
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5126
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5127
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5160
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5161
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_time_stamp_shreg,bFeeder_cycle'"
                , "id":5065
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_time_stamp_shreg,bFeeder_cycle'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":543
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5066
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5067
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":541
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5068
                , "start":"9"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":571
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5069
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":571
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5070
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5071
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":5077
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5072
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":5078
                , "start":"10"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"8"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5073
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":5074
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":5075
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5076
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":574
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":5079
                , "start":"12"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5100
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5101
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":541
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5102
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":571
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5103
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":571
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5104
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5105
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":5111
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5106
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":5112
                , "start":"11"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5107
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":5108
                , "start":"11"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"9"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":5109
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5110
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":574
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":5113
                , "start":"14"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5134
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5135
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":541
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5136
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":571
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5137
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":571
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5138
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5139
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":5145
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5140
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":5146
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5141
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":5142
                , "start":"13"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"11"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":5143
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5144
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":574
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":5147
                , "start":"16"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5168
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":5169
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"5"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":541
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5170
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":571
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5171
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":571
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5172
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5173
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":5179
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5174
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":5180
                , "start":"15"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5175
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":5176
                , "start":"15"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"13"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":5177
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5178
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":574
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":5181
                , "start":"18"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5194
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":581
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5080
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5081
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5083
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5084
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5086
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5087
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5089
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5090
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5114
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5115
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5117
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5118
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5120
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5121
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5123
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5124
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5148
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":539
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5149
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5151
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":539
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5152
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5154
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":539
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5155
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5157
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":539
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5158
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5182
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5183
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5185
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5186
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5188
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5189
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":5191
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5192
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":5055
                , "start":"22"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"528"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":246
            , "start":"25"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::bFeeder_channel_pipe, t2sp::sgemm::bFeeder_channel_array_t, 256>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"23"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":29
        , "to":30
      }
      , {
        "from":244
        , "to":245
      }
      , {
        "from":243
        , "to":245
      }
      , {
        "from":245
        , "to":246
      }
      , {
        "from":5063
        , "to":5064
      }
      , {
        "from":5064
        , "to":5098
      }
      , {
        "from":5064
        , "to":5075
      }
      , {
        "from":5098
        , "to":5099
      }
      , {
        "from":5099
        , "to":5132
      }
      , {
        "from":5099
        , "to":5109
      }
      , {
        "from":5132
        , "to":5133
      }
      , {
        "from":5133
        , "to":5166
      }
      , {
        "from":5133
        , "to":5143
      }
      , {
        "from":5166
        , "to":5167
      }
      , {
        "from":5167
        , "to":5177
      }
      , {
        "from":5061
        , "to":5062
      }
      , {
        "from":5062
        , "to":5096
      }
      , {
        "from":5062
        , "to":5075
      }
      , {
        "from":5096
        , "to":5097
      }
      , {
        "from":5097
        , "to":5130
      }
      , {
        "from":5097
        , "to":5109
      }
      , {
        "from":5130
        , "to":5131
      }
      , {
        "from":5131
        , "to":5164
      }
      , {
        "from":5131
        , "to":5143
      }
      , {
        "from":5164
        , "to":5165
      }
      , {
        "from":5165
        , "to":5177
      }
      , {
        "from":5059
        , "to":5060
      }
      , {
        "from":5060
        , "to":5094
      }
      , {
        "from":5060
        , "to":5075
      }
      , {
        "from":5094
        , "to":5095
      }
      , {
        "from":5095
        , "to":5128
      }
      , {
        "from":5095
        , "to":5109
      }
      , {
        "from":5128
        , "to":5129
      }
      , {
        "from":5129
        , "to":5162
      }
      , {
        "from":5129
        , "to":5143
      }
      , {
        "from":5162
        , "to":5163
      }
      , {
        "from":5163
        , "to":5177
      }
      , {
        "from":5057
        , "to":5058
      }
      , {
        "from":5058
        , "to":5092
      }
      , {
        "from":5058
        , "to":5075
      }
      , {
        "from":5092
        , "to":5093
      }
      , {
        "from":5093
        , "to":5126
      }
      , {
        "from":5093
        , "to":5109
      }
      , {
        "from":5126
        , "to":5127
      }
      , {
        "from":5127
        , "to":5160
      }
      , {
        "from":5127
        , "to":5143
      }
      , {
        "from":5160
        , "to":5161
      }
      , {
        "from":5161
        , "to":5177
      }
      , {
        "from":5065
        , "to":5194
      }
      , {
        "from":5065
        , "to":5066
      }
      , {
        "from":5066
        , "to":5067
      }
      , {
        "from":5067
        , "to":5100
      }
      , {
        "from":5067
        , "to":5076
      }
      , {
        "from":5067
        , "to":5073
      }
      , {
        "from":5067
        , "to":5072
      }
      , {
        "from":5067
        , "to":5070
      }
      , {
        "from":5067
        , "to":5068
      }
      , {
        "from":5068
        , "to":5069
      }
      , {
        "from":5068
        , "to":5078
      }
      , {
        "from":5069
        , "to":5075
      }
      , {
        "from":5070
        , "to":5071
      }
      , {
        "from":5071
        , "to":5077
      }
      , {
        "from":5071
        , "to":5074
      }
      , {
        "from":5077
        , "to":5078
      }
      , {
        "from":5072
        , "to":5074
      }
      , {
        "from":5072
        , "to":5078
      }
      , {
        "from":5078
        , "to":5079
      }
      , {
        "from":5073
        , "to":5074
      }
      , {
        "from":5074
        , "to":5075
      }
      , {
        "from":5076
        , "to":5079
      }
      , {
        "from":5076
        , "to":5090
      }
      , {
        "from":5076
        , "to":5087
      }
      , {
        "from":5076
        , "to":5084
      }
      , {
        "from":5076
        , "to":5081
      }
      , {
        "from":5079
        , "to":5081
      }
      , {
        "from":5079
        , "to":5084
      }
      , {
        "from":5079
        , "to":5087
      }
      , {
        "from":5079
        , "to":5090
      }
      , {
        "from":5100
        , "to":5101
      }
      , {
        "from":5101
        , "to":5134
      }
      , {
        "from":5101
        , "to":5110
      }
      , {
        "from":5101
        , "to":5107
      }
      , {
        "from":5101
        , "to":5106
      }
      , {
        "from":5101
        , "to":5104
      }
      , {
        "from":5101
        , "to":5102
      }
      , {
        "from":5102
        , "to":5103
      }
      , {
        "from":5102
        , "to":5112
      }
      , {
        "from":5103
        , "to":5109
      }
      , {
        "from":5104
        , "to":5105
      }
      , {
        "from":5105
        , "to":5111
      }
      , {
        "from":5105
        , "to":5108
      }
      , {
        "from":5111
        , "to":5112
      }
      , {
        "from":5106
        , "to":5108
      }
      , {
        "from":5106
        , "to":5112
      }
      , {
        "from":5112
        , "to":5113
      }
      , {
        "from":5107
        , "to":5108
      }
      , {
        "from":5108
        , "to":5109
      }
      , {
        "from":5110
        , "to":5113
      }
      , {
        "from":5110
        , "to":5124
      }
      , {
        "from":5110
        , "to":5121
      }
      , {
        "from":5110
        , "to":5118
      }
      , {
        "from":5110
        , "to":5115
      }
      , {
        "from":5113
        , "to":5115
      }
      , {
        "from":5113
        , "to":5118
      }
      , {
        "from":5113
        , "to":5121
      }
      , {
        "from":5113
        , "to":5124
      }
      , {
        "from":5134
        , "to":5135
      }
      , {
        "from":5135
        , "to":5168
      }
      , {
        "from":5135
        , "to":5144
      }
      , {
        "from":5135
        , "to":5141
      }
      , {
        "from":5135
        , "to":5140
      }
      , {
        "from":5135
        , "to":5138
      }
      , {
        "from":5135
        , "to":5136
      }
      , {
        "from":5136
        , "to":5137
      }
      , {
        "from":5136
        , "to":5146
      }
      , {
        "from":5137
        , "to":5143
      }
      , {
        "from":5138
        , "to":5139
      }
      , {
        "from":5139
        , "to":5145
      }
      , {
        "from":5139
        , "to":5142
      }
      , {
        "from":5145
        , "to":5146
      }
      , {
        "from":5140
        , "to":5142
      }
      , {
        "from":5140
        , "to":5146
      }
      , {
        "from":5146
        , "to":5147
      }
      , {
        "from":5141
        , "to":5142
      }
      , {
        "from":5142
        , "to":5143
      }
      , {
        "from":5144
        , "to":5147
      }
      , {
        "from":5144
        , "to":5158
      }
      , {
        "from":5144
        , "to":5155
      }
      , {
        "from":5144
        , "to":5152
      }
      , {
        "from":5144
        , "to":5149
      }
      , {
        "from":5147
        , "to":5149
      }
      , {
        "from":5147
        , "to":5152
      }
      , {
        "from":5147
        , "to":5155
      }
      , {
        "from":5147
        , "to":5158
      }
      , {
        "from":5168
        , "to":5169
      }
      , {
        "from":5169
        , "to":5178
      }
      , {
        "from":5169
        , "to":5175
      }
      , {
        "from":5169
        , "to":5174
      }
      , {
        "from":5169
        , "to":5172
      }
      , {
        "from":5169
        , "to":5170
      }
      , {
        "from":5170
        , "to":5171
      }
      , {
        "from":5170
        , "to":5180
      }
      , {
        "from":5171
        , "to":5177
      }
      , {
        "from":5172
        , "to":5173
      }
      , {
        "from":5173
        , "to":5179
      }
      , {
        "from":5173
        , "to":5176
      }
      , {
        "from":5179
        , "to":5180
      }
      , {
        "from":5174
        , "to":5176
      }
      , {
        "from":5174
        , "to":5180
      }
      , {
        "from":5180
        , "to":5181
      }
      , {
        "from":5175
        , "to":5176
      }
      , {
        "from":5176
        , "to":5177
      }
      , {
        "from":5178
        , "to":5181
      }
      , {
        "from":5178
        , "to":5192
      }
      , {
        "from":5178
        , "to":5189
      }
      , {
        "from":5178
        , "to":5186
      }
      , {
        "from":5178
        , "to":5183
      }
      , {
        "from":5178
        , "to":5055
      }
      , {
        "from":5181
        , "to":5183
      }
      , {
        "from":5181
        , "to":5186
      }
      , {
        "from":5181
        , "to":5189
      }
      , {
        "from":5181
        , "to":5192
      }
      , {
        "from":5080
        , "to":5081
      }
      , {
        "from":5081
        , "to":5055
      }
      , {
        "from":5083
        , "to":5084
      }
      , {
        "from":5084
        , "to":5055
      }
      , {
        "from":5086
        , "to":5087
      }
      , {
        "from":5087
        , "to":5055
      }
      , {
        "from":5089
        , "to":5090
      }
      , {
        "from":5090
        , "to":5055
      }
      , {
        "from":5114
        , "to":5115
      }
      , {
        "from":5115
        , "to":5055
      }
      , {
        "from":5117
        , "to":5118
      }
      , {
        "from":5118
        , "to":5055
      }
      , {
        "from":5120
        , "to":5121
      }
      , {
        "from":5121
        , "to":5055
      }
      , {
        "from":5123
        , "to":5124
      }
      , {
        "from":5124
        , "to":5055
      }
      , {
        "from":5148
        , "to":5149
      }
      , {
        "from":5149
        , "to":5055
      }
      , {
        "from":5151
        , "to":5152
      }
      , {
        "from":5152
        , "to":5055
      }
      , {
        "from":5154
        , "to":5155
      }
      , {
        "from":5155
        , "to":5055
      }
      , {
        "from":5157
        , "to":5158
      }
      , {
        "from":5158
        , "to":5055
      }
      , {
        "from":5182
        , "to":5183
      }
      , {
        "from":5183
        , "to":5055
      }
      , {
        "from":5185
        , "to":5186
      }
      , {
        "from":5186
        , "to":5055
      }
      , {
        "from":5188
        , "to":5189
      }
      , {
        "from":5189
        , "to":5055
      }
      , {
        "from":5191
        , "to":5192
      }
      , {
        "from":5192
        , "to":5055
      }
    ]
  }
  , "5":
  {
    "nodes":
    [
      {
        "name":"kernel_Product_class.B0"
        , "id":31
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 14"
            , "id":248
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_15611_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_A_extent_1"
                , "id":5198
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5199
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"31 (0x1F)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5200
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5201
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5202
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5203
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5230
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5231
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5232
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5233
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":5242
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Product_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5245"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5220
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":5238
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_Product_class.B1, kernel_Product_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5250"
                  , "5260"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":5204
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5205
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5206
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5207
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5208
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5209
                , "start":"3"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5226
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5227
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5228
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5229
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":5241
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Product_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5269"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":5234
                , "start":"0"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Product_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5248"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":5210
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5211
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":606
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5212
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":606
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5213
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":606
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5214
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":606
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5215
                , "start":"3"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":606
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5221
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5222
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":5223
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":5239
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Product_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5276"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5224
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5225
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":5240
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Product_class.B4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5426"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":5235
                , "start":"0"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Product_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5272"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":606
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":5216
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5217
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":5236
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Product_class.B4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5431"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":5218
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5219
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":5237
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Product_class.B4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5429"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":5196
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":247
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Product_class.B1"
        , "id":32
        , "start":"9"
        , "end":"18"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 15"
            , "id":250
            , "start":"10"
            , "end":"16"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter65931240_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_15849_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":5258
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5265
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":5246
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":5245
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Product_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5242"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5247
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5263
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":5248
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Product_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5234"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5249
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":5250
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Product_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5238"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5251
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_A_extent_1"
                , "id":5252
                , "start":"9"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5253
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":620
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5254
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":620
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5255
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":620
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5256
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":620
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5257
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":620
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5259
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":620
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":5260
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Product_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5238"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5261
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":5243
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"48"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":251
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":252
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":253
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":254
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":255
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":256
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":257
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":74
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":258
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":259
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":74
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":260
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":261
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":262
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":263
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":264
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":265
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":74
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":266
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":267
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":268
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":269
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":270
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":271
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":272
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":273
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":274
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":275
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":276
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":277
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":278
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":279
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":280
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":281
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":282
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":283
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":595
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":284
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":595
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":285
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":595
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":286
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":595
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'Z_pipe_iter'"
            , "id":287
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'Z_pipe_iter'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":600
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'Z_pipe_base'"
            , "id":288
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'Z_pipe_base'"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":601
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":289
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":594
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":290
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":291
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":292
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":293
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":594
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":294
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":295
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":296
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":297
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":594
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":298
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":299
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":300
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":301
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":302
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":303
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":304
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":305
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":306
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":307
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":308
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":309
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":310
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":311
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":312
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":313
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":314
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":595
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":315
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":316
            , "start":"17"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"67"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Product_class.B2"
        , "id":33
        , "start":"18"
        , "end":"26"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 16"
            , "id":388
            , "start":"19"
            , "end":"24"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter65971241_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_17711_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":5422
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5420
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5418
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5416
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5414
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5412
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5410
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5408
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5406
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5404
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5402
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5400
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5398
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5396
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5394
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5392
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5390
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5388
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5386
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5384
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5382
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5380
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5378
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5376
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5374
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5372
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5370
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5368
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5366
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":601
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5362
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5360
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5358
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5356
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5354
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5352
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5350
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5348
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5346
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5344
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5342
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5340
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5338
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5336
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5334
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5332
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5330
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5328
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5326
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5324
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5322
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5320
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5318
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5316
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5314
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5312
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5310
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5308
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5306
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5304
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5302
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5300
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5298
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5296
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5294
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5292
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5288
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5286
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":620
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Z_pipe_iter'"
                , "id":5283
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Z_pipe_iter'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":600
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5364
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":600
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5274
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":5270
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":5269
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Product_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5241"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5271
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5278
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"36"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5281
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":5272
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Product_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5235"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":606
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5273
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":606
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5275
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":5276
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Product_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5239"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":605
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5277
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5284
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":600
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":5267
                , "start":"21"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"31272"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":453
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"66"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":452
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":451
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":595
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":450
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":449
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":448
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":447
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":446
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":445
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":444
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":443
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":442
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":441
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":440
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":439
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":438
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":437
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":436
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":435
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":434
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":594
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":433
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":432
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":431
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":430
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":594
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":429
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":428
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":427
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":426
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"16"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":594
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'Z_pipe_base'"
            , "id":425
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'Z_pipe_base'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":601
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":424
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":595
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":423
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":595
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":422
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":595
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":421
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":595
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":420
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":419
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":418
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":417
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":416
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":415
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":414
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":413
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":412
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":411
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":410
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":409
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":408
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":407
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":406
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aFeeder_channel_array'"
            , "id":405
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":593
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":404
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":403
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":402
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":401
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":400
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":399
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":398
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":397
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":74
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":396
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":395
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":74
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":394
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":393
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":392
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":391
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":390
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'bFeeder_channel_array'"
            , "id":389
            , "start":"25"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'bFeeder_channel_array'"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":592
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Product_class.B4"
        , "id":35
        , "start":"26"
        , "end":"32"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 17"
            , "id":1247
            , "start":"27"
            , "end":"32"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond14_i_preheader_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter66841242_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_24068_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'k'"
                , "id":5434
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"4"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":606
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5435
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":642
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5447
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":606
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6619
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":601
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6617
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6615
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6613
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6611
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6609
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6607
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6605
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6603
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6601
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6599
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6597
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6595
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6593
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6591
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6589
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6587
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6585
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6583
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6581
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6579
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6577
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6575
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6573
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6571
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6569
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6567
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6565
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6563
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6561
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6559
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6557
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6555
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6553
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6551
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6549
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6547
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6545
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":600
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6541
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6539
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6537
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6535
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6533
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6531
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6529
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6527
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6525
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6523
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6521
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6519
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6517
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6515
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6513
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6511
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6509
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6507
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6505
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6503
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6501
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6499
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6497
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6495
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6493
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6491
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6489
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6487
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6485
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6483
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6481
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6479
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6477
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6475
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6473
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6471
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6469
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6467
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6465
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6463
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6461
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6459
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6457
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6455
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6453
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6451
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6449
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6447
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6445
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6443
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6441
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6439
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6437
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6435
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6433
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6431
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6429
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6427
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6425
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6423
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6421
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6419
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6417
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6415
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6413
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6411
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6409
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6407
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6405
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6403
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6401
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6399
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6397
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6395
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6393
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6391
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6389
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6387
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6385
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6383
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6381
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6379
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6377
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6375
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6373
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6371
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6369
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6367
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6365
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6363
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6361
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6359
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6357
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6355
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6353
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6351
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6349
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6347
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6345
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6343
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6341
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6339
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6337
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6335
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6333
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6331
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6329
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6327
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6325
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6323
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6321
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6319
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6317
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6315
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6313
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6311
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6309
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6307
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6305
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6303
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6301
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6299
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6297
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6295
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6293
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6291
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6289
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6287
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6285
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6283
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6281
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6279
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6277
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6275
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6273
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6271
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6269
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6267
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6265
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6263
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6261
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6259
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6257
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6255
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6253
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6251
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6249
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6247
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6245
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6243
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6241
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6239
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6237
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6235
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6233
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6231
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6229
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6227
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6225
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6223
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6221
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6219
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6217
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6215
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6213
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6211
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6209
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6207
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6205
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6203
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6201
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6199
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6197
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6195
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6193
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6191
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6189
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6187
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6185
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6183
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6181
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6179
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6177
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6175
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6173
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6171
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6169
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6167
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6165
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6163
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6161
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6159
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6157
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6155
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6153
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6151
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6149
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6147
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6145
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6143
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6141
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6139
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6137
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6135
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6133
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6131
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6129
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6127
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6125
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6123
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6121
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6119
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6117
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6115
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6113
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6111
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6109
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6107
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6105
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6103
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6101
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6099
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6097
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6095
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6093
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6091
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6089
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6087
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6085
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6083
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6081
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6079
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6077
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6075
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6073
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6071
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6069
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6067
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6065
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6063
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6061
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6059
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6057
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6055
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6053
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6051
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6049
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6047
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6045
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6043
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6041
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6039
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6037
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6035
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6033
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6031
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6029
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6027
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6025
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6023
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6021
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6019
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6017
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6015
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6013
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6011
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6009
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6007
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6005
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6003
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6001
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5999
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5997
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5995
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5993
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5991
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5989
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5987
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5985
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5983
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5981
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5979
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5977
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5975
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5973
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5971
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5969
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5967
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5965
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5963
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5961
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5959
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5957
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5955
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5953
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5951
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5949
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5947
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5945
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5943
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5941
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5939
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5937
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5935
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5933
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5931
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5929
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5927
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5925
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5923
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5921
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5919
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5917
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5915
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5913
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5911
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5909
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5907
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5905
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5903
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5901
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5899
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5897
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5895
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5893
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5891
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5889
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5887
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5885
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5883
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5881
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5879
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5877
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5875
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5873
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5871
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5869
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5867
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5865
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5863
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5861
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5859
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5857
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5855
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5853
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5851
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5849
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5847
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5845
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5843
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5841
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5839
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5837
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5835
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5833
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5831
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5829
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5827
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5825
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5823
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5821
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5819
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5817
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5815
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5813
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5811
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5809
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5807
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5805
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5803
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5801
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5799
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5797
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5795
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5793
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5791
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5789
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5787
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5785
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5783
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5781
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5779
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5777
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5775
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5773
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5771
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5769
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5767
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5765
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5763
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5761
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5759
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5757
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5755
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5753
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5751
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5749
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5747
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5745
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5743
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5741
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5739
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5737
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5735
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5733
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5731
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5729
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5727
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5725
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5723
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5721
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5719
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5717
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5715
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5713
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5711
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5709
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5707
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5705
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5703
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5701
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5699
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5697
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5695
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5693
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5691
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5689
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5687
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5685
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5683
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5681
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5679
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5677
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5675
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5673
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5671
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5669
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5667
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5665
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5663
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5661
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5659
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5657
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5655
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5653
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5651
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5649
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5647
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5645
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5643
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5641
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5639
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5637
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5635
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5633
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5631
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5629
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5627
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5625
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5623
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5621
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5619
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5617
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5615
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5613
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5611
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5609
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5607
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5605
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5603
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5601
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5599
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5597
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5595
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5593
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5591
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5589
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5587
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5585
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5583
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5581
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5579
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5577
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5575
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5573
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5571
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5569
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5567
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5565
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5563
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5561
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5559
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5557
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5555
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5553
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5551
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5549
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5547
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5545
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5543
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5541
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5539
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5537
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5535
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5533
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5531
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":601
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5529
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":600
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5527
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5525
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5523
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5521
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5519
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5517
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5515
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5513
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5511
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5509
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5507
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5505
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5503
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5501
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5499
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5497
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5495
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5493
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5491
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5489
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5487
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5485
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5483
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5481
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5479
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5477
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5475
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5473
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5471
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5469
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5467
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5465
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5463
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5461
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5459
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5457
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5455
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5453
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5451
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":620
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5449
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Z_pipe_iter'"
                , "id":5444
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Z_pipe_iter'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":685
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5445
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":607
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":5438
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":5427
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":5426
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Product_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5240"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5428
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":5439
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"95"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5442
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":606
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":5429
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Product_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5237"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":5430
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":5431
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Product_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "5236"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":5432
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":5433
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5436
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":5437
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":659
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":5424
                , "start":"29"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"106696"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_Product_class.B6"
        , "id":37
        , "start":"32"
        , "end":"73"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 18"
            , "id":3599
            , "start":"33"
            , "end":"46"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond18_i_preheader_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter77111243_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_41367_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"13"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'kk_ii_jj'"
                , "id":6629
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'kk_ii_jj'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":607
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":6635
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":659
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":6636
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":659
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":6630
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"2147483632 (0x7FFFFFF0)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":6631
                , "start":"42"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":6633
                , "start":"42"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":6637
                , "start":"42"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":659
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":6654
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":607
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7568
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7566
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7564
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7562
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7560
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7558
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7556
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7554
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7552
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7550
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7548
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7546
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7544
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7542
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7540
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7538
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7536
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7534
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7532
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7530
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7528
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7526
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7524
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7522
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7520
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7518
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7516
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7514
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7512
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7510
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7508
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7506
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7504
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7502
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7500
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7498
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7496
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7494
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7492
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7490
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7488
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7486
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7484
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7482
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7480
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7478
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7476
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7474
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7472
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7470
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7468
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7466
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7464
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7462
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7460
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7458
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7456
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7454
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7452
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7450
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7448
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7446
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7444
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7442
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7440
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7438
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7436
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7434
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7432
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7430
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7428
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7426
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7424
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7422
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7420
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7418
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7416
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7414
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7412
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7410
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7408
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7406
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7404
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7402
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7400
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7398
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7396
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7394
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7392
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7390
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7388
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7386
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7384
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7382
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7380
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7378
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7376
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7374
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7372
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7370
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7368
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7366
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7364
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7362
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7360
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7358
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7356
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7354
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7352
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7350
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7348
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7346
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7344
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7342
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7340
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7338
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7336
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7334
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7332
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7330
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7328
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7326
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7324
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7322
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7320
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7318
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7316
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7314
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7312
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7310
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7308
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7306
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7304
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7302
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7300
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7298
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7296
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7294
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7292
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7290
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7288
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7286
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7284
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7282
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7280
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7278
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7276
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7274
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7272
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7270
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7268
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7266
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7264
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7262
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7260
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7258
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7256
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7254
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7252
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7250
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7248
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7246
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7244
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7242
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7240
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7238
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7236
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7234
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7232
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7230
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7228
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7226
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7224
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7222
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7220
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7218
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7216
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7214
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7212
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7210
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7208
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7206
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7204
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7202
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7200
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7198
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7196
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7194
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7192
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7190
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7188
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7186
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7184
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7182
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7180
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7178
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7176
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7174
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7172
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7170
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7168
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7166
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7164
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7162
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7160
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7158
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7156
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7154
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7152
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7150
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7148
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7146
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7144
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7142
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7140
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7138
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7136
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7134
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7132
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7130
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7128
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7126
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7124
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7122
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7120
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7118
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7116
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7114
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7112
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7110
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7108
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7106
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7104
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7102
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7100
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7098
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7096
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7094
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7092
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7090
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7088
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7086
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7084
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7082
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7080
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7078
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7076
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7074
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7072
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7070
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7068
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7066
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7064
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7062
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7060
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7058
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7056
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7054
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7052
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7050
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7048
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7046
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7044
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7042
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7040
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7038
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7036
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7034
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7032
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7030
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7028
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7026
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7024
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7022
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7020
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7018
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7016
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7014
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7012
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7010
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7008
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7006
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7004
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7002
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7000
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6998
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6996
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6994
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6992
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6990
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6988
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6986
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6984
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6982
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6980
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6978
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6976
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6974
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6972
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6970
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6968
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6966
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6964
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6962
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6960
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6958
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6956
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6954
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6952
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6950
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6948
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6946
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6944
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6942
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6940
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6938
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6936
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6934
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6932
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6930
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6928
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6926
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6924
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6922
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6920
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6918
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6916
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6914
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6912
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6910
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6908
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6906
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6904
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6902
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6900
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6898
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6896
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6894
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6892
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6890
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6888
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6886
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6884
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6882
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6880
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6878
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6876
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6874
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6872
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6870
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6868
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6866
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6864
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6862
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6860
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6858
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6856
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6854
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6852
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6850
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6848
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6846
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6844
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6842
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6840
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6838
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6836
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6834
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6832
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6830
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6828
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6826
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6824
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6822
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6820
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6818
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6816
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6814
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6812
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6810
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6808
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6806
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6804
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6802
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6800
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6798
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6796
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6794
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6792
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6790
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6788
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6786
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6784
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6782
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6780
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6778
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6776
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6774
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6772
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6770
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6768
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6766
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6764
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6762
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6760
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6758
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6756
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6754
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6752
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6750
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6748
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6746
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6744
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6742
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6740
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6738
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6736
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6734
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6732
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6730
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6728
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6726
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6724
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6722
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6720
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6718
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6716
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6714
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6712
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6710
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6708
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6706
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6704
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6702
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6700
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6698
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6696
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6694
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6692
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6690
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6688
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6686
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6684
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6682
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6680
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6678
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6676
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6674
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6672
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6670
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6668
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6666
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6663
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6638
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":659
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":6639
                , "start":"42"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":659
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":6640
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":659
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6634
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6632
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":642
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6626
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":620
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":6627
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":620
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":6641
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":659
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":6624
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":6625
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":6628
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":620
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":6655
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"62"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":6621
                , "start":"43"
                , "end":"46"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"106752"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"RD"
            , "id":3600
            , "start":"47"
            , "end":"47"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::bFeeder_channel_pipe, t2sp::sgemm::bFeeder_channel_array_t, 256>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":3601
            , "start":"47"
            , "end":"47"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::aFeeder_channel_pipe, t2sp::sgemm::aFeeder_channel_array_t, 256>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 19"
            , "id":3602
            , "start":"47"
            , "end":"73"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_cond18_i_preheader_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c1_enter_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_41367_8gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"15"
                , "Cluster Latency":"26"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":8465
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8462
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8459
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8456
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8453
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8450
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8447
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8444
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8441
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8438
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8435
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8432
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8429
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8426
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8423
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8420
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8417
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8414
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8411
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8408
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8405
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8402
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8399
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8396
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8393
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8390
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8387
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8384
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8381
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8378
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8375
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8372
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8369
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8366
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8363
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8360
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8357
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":601
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8354
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":600
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8352
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":600
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8350
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":604
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8356
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":600
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8347
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8344
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8341
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8338
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8335
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8332
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8329
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8326
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8323
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8320
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8317
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8314
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8311
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8308
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8305
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8302
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8299
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8296
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8293
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8290
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8287
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8284
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8281
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8278
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8275
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8272
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8269
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8266
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":662
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8263
                , "start":"50"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":601
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Z_pipe_iter'"
                , "id":8037
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Z_pipe_iter'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":685
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8087
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":685
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8251
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8254
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8257
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8260
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7716
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7695
                , "start":"47"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"7"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":642
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8248
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8245
                , "start":"51"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8242
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8239
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8236
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8233
                , "start":"51"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8230
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8227
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8224
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8221
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8218
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8215
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8212
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8209
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8206
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8203
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8200
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8197
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8194
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8191
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8188
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8185
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8182
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8179
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8176
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8173
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8170
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8167
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8164
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8161
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8158
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8155
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8522
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8520
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8518
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8516
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8514
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8512
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8510
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8508
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8506
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8504
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8502
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8500
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8498
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8496
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8494
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8492
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8490
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8488
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8486
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8484
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8482
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8480
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8478
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8476
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8474
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8472
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8470
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8468
                , "start":"48"
                , "end":"48"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7575
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7576
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7577
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7578
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7579
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7580
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7581
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7582
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7583
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7584
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7585
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7586
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7587
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7588
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7589
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7590
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7591
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7592
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7593
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7594
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7595
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7596
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7597
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7598
                , "start":"59"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7599
                , "start":"51"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7712
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7713
                , "start":"52"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7600
                , "start":"51"
                , "end":"62"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"19"
                    , "Latency":"11"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7601
                , "start":"53"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7797
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7798
                , "start":"54"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7602
                , "start":"53"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7603
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7881
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7882
                , "start":"56"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7604
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7605
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7965
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7966
                , "start":"58"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7606
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7607
                , "start":"53"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7734
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7735
                , "start":"54"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7608
                , "start":"53"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"11"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7609
                , "start":"53"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7818
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7819
                , "start":"54"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7610
                , "start":"53"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7611
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7902
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7903
                , "start":"56"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7612
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7613
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7987
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7988
                , "start":"58"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7614
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7615
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7755
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7756
                , "start":"56"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7616
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7617
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7839
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7840
                , "start":"56"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7618
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7619
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7923
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7924
                , "start":"56"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7620
                , "start":"55"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7621
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8009
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8010
                , "start":"58"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7622
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7623
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7776
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7777
                , "start":"58"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7624
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7625
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7860
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7861
                , "start":"58"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7626
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7627
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7944
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7945
                , "start":"58"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7628
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7629
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8031
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8032
                , "start":"58"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Shufflevector"
                , "id":7630
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Shufflevector"
                    , "Max Fanout":"3"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7631
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7632
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7774
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7775
                , "start":"50"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7858
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7859
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7942
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7943
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8029
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8030
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8157
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8467
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7633
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7634
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7772
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7773
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7856
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7857
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7940
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7941
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8027
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8028
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8160
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8464
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7635
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7636
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7770
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7771
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7854
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7855
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7938
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7939
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8025
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8026
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8163
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8461
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7637
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7638
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7768
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7769
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7852
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7853
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7936
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7937
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8023
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8024
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8166
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8458
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7639
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7640
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7753
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7754
                , "start":"50"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7837
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7838
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7921
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7922
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8007
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8008
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8169
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8455
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7641
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7642
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7751
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7752
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7835
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7836
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7919
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7920
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8005
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8006
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8172
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8452
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7643
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7644
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7749
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7750
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7833
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7834
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7917
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7918
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8003
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8004
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8175
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8449
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7645
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7646
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7747
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7748
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7831
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7832
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7915
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7916
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8001
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8002
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8178
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8446
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7647
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7648
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7732
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7733
                , "start":"50"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7816
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7817
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7900
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7901
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7985
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7986
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8181
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8443
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7649
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7650
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7730
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7731
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7814
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7815
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7898
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7899
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7983
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7984
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8184
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8440
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7651
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7652
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7728
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7729
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7812
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7813
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7896
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7897
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7981
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7982
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8187
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8437
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7653
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7654
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7726
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7727
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7810
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7811
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7894
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7895
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7979
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7980
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8190
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8434
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7655
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7656
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7710
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7711
                , "start":"50"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7795
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7796
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7879
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7880
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7963
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7964
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8193
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8431
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7657
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7658
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7708
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7709
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7793
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7794
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7877
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7878
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7961
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7962
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8196
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8428
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7659
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7660
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7706
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7707
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7791
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7792
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7875
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7876
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7959
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7960
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8199
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8425
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Y_shreg,bFeeder_channel_array'"
                , "id":7661
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Y_shreg,bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7662
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7704
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7705
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7789
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7790
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7873
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7874
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7957
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7958
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8202
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8422
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7663
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7664
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7955
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7956
                , "start":"50"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7977
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7978
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7999
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8000
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8021
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8022
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8205
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8419
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7665
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7666
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7953
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7954
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7975
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7976
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7997
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7998
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8019
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8020
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8208
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8416
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7667
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7668
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7951
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7952
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7973
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7974
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7995
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7996
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8017
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8018
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8211
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8413
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7669
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7670
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7949
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7950
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7967
                , "start":"57"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7968
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8304
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7971
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7972
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7989
                , "start":"57"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7990
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8292
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7993
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7994
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":8011
                , "start":"57"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8012
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8280
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8015
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8016
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":8033
                , "start":"57"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8034
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8268
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8214
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8410
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7671
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7672
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7871
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7872
                , "start":"50"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7892
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7893
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7913
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7914
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7934
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7935
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8217
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8407
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7673
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7674
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7869
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7870
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7890
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7891
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7911
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7912
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7932
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7933
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8220
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8404
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7675
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7676
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7867
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7868
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7888
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7889
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7909
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7910
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7930
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7931
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8223
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8401
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7677
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7678
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7865
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7866
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7883
                , "start":"55"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7884
                , "start":"65"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7885
                , "start":"66"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8065
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8066
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8346
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8307
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7886
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7887
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7904
                , "start":"55"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7905
                , "start":"65"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7906
                , "start":"66"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8071
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8072
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8337
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8295
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7907
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7908
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7925
                , "start":"55"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7926
                , "start":"65"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7927
                , "start":"66"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8077
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8078
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8328
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8283
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7928
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7929
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7946
                , "start":"57"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7947
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7948
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8083
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8084
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"37"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8319
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8271
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8226
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8398
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7679
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7680
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7787
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7788
                , "start":"50"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7808
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7809
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7829
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7830
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7850
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7851
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8229
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8395
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7681
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7682
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7785
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7786
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7806
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7807
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7827
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7828
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7848
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7849
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8232
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8392
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7683
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7684
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7783
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7784
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7804
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7805
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7825
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7826
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7846
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7847
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8235
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8389
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7685
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7686
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7781
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7782
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7799
                , "start":"53"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7800
                , "start":"63"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"31"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7801
                , "start":"64"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8063
                , "start":"64"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8064
                , "start":"65"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8349
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8310
                , "start":"64"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7802
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7803
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7820
                , "start":"53"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7821
                , "start":"63"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"31"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7822
                , "start":"64"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8069
                , "start":"64"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8070
                , "start":"65"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8340
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8298
                , "start":"64"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7823
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7824
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7841
                , "start":"55"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7842
                , "start":"65"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7843
                , "start":"66"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8075
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8076
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8331
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8286
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7844
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7845
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7862
                , "start":"57"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7863
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7864
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8081
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8082
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"37"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8322
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8274
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8238
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8386
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7687
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7688
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7702
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7703
                , "start":"50"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7724
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7725
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7745
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7746
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7766
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7767
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8241
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8383
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7689
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7690
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7700
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7701
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7722
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7723
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7743
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7744
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7764
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7765
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8244
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8380
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7691
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7692
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7698
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7699
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7720
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7721
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7741
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7742
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7762
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7763
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8247
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8377
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'X_shreg,aFeeder_channel_array'"
                , "id":7693
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'X_shreg,aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7694
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7696
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7697
                , "start":"53"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7714
                , "start":"51"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7715
                , "start":"61"
                , "end":"62"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"29"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7717
                , "start":"62"
                , "end":"62"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8040
                , "start":"62"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8041
                , "start":"63"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8042
                , "start":"64"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8043
                , "start":"65"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8046
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8047
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8052
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8053
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"37"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":668
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8313
                , "start":"62"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7718
                , "start":"54"
                , "end":"55"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7719
                , "start":"55"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7736
                , "start":"53"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7737
                , "start":"63"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"31"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7738
                , "start":"64"
                , "end":"64"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8044
                , "start":"64"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8045
                , "start":"65"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8048
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8049
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8054
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8055
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"37"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":668
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8301
                , "start":"64"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7739
                , "start":"56"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7740
                , "start":"57"
                , "end":"58"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7757
                , "start":"55"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7758
                , "start":"65"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"33"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7759
                , "start":"66"
                , "end":"66"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8050
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8051
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8056
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8057
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"37"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":668
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8289
                , "start":"66"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"34"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7760
                , "start":"58"
                , "end":"59"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7761
                , "start":"59"
                , "end":"60"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":7778
                , "start":"57"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":645
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":7779
                , "start":"67"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"3"
                    , "Start Cycle":"35"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7780
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8058
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8059
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"37"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":668
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8277
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8250
                , "start":"52"
                , "end":"53"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8374
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7969
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7970
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8067
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8068
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"37"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8343
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8262
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8362
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":7991
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":7992
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8073
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8074
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"37"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8334
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8259
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8365
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8013
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8014
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8079
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8080
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"37"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8325
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8256
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8368
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8035
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8036
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":653
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8085
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":8086
                , "start":"69"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"37"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8316
                , "start":"70"
                , "end":"70"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"38"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8253
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"36"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8371
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Z_pipe_base'"
                , "id":8038
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Z_pipe_base'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":685
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8039
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":659
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8060
                , "start":"50"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8061
                , "start":"51"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":8062
                , "start":"51"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":671
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8265
                , "start":"50"
                , "end":"51"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":682
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8359
                , "start":"68"
                , "end":"69"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"36"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":601
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":7572
                , "start":"70"
                , "end":"73"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"38"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"17784"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":3603
            , "start":"73"
            , "end":"73"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::Product_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Product_class.B7"
        , "id":38
        , "start":"73"
        , "end":"73"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_Product_class.B5"
        , "id":36
        , "start":"73"
        , "end":"75"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Select"
            , "id":2303
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2304
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2305
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2306
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2307
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2308
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2309
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2310
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2311
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2312
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2313
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2314
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2315
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2316
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2287
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2288
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2289
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2290
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2293
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2294
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2295
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2296
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2297
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2298
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2299
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2300
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2270
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2271
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2272
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2273
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2274
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2275
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2276
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2277
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2278
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2279
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2280
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2281
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2282
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2283
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2254
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2255
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2256
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2257
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2259
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2260
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2261
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2262
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2263
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2264
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2265
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2266
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2267
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2268
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2238
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2239
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2240
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2241
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2242
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2243
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2244
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2245
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2246
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2247
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2248
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2249
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2250
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2251
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2252
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2322
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2222
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2223
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2224
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2225
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2226
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2227
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2228
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2229
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2230
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2231
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2232
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2233
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2234
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2235
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2236
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2323
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2206
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2207
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2209
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2210
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2212
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2213
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2214
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2216
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2217
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2218
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2219
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2220
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2190
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2191
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2192
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2193
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2194
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2195
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2196
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2197
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2199
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2200
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2201
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2202
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2203
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2204
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2174
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2175
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2177
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2178
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2179
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2180
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2181
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2182
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2183
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2184
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2185
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2186
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2187
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2158
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2159
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2160
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2161
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2162
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2163
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2164
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2165
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2166
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2167
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2169
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2170
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2171
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2172
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2142
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2143
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2144
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2145
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2146
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2147
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2148
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2149
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2150
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2151
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2152
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2153
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2154
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2155
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2156
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2126
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2127
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2128
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2129
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2130
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2131
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2132
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2133
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2134
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2136
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2137
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2138
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2139
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2140
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2110
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2112
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2114
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2115
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2116
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2117
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2118
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2119
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2120
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2121
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2122
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2123
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2124
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2094
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2095
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2096
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2097
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2098
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2099
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2102
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2103
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2104
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2105
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2106
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2107
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2108
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2078
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2079
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2080
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2081
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2082
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2083
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2084
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2085
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2086
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2087
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2088
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2089
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2090
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2091
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2092
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2332
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2062
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2063
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2064
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2065
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2066
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2067
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2068
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2069
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2070
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2071
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2072
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2073
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2074
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2075
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2076
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2333
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2046
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2047
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2048
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2049
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2050
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2051
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2052
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2053
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2054
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2055
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2056
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2057
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2058
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2059
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2060
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2334
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2030
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2031
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2032
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2033
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2034
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2035
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2036
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2037
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2038
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2039
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2040
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2041
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2042
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2043
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2044
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2335
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2014
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2015
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2016
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2017
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2018
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2019
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2020
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2021
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2022
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2023
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2024
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2025
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2026
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2027
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2028
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2336
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1998
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1999
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2000
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2001
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2002
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2003
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2004
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2005
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2006
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2007
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2008
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2009
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2010
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2011
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2012
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2337
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":594
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1982
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1983
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1984
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1985
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1986
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1987
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1988
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1989
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1990
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1991
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1992
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1993
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1994
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1966
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1967
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1968
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1969
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1970
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1971
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1972
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1973
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1974
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1975
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1976
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1977
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1978
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1979
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1980
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2339
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1952
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1953
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1954
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1955
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1956
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1957
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1958
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1959
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1960
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1961
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1962
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1963
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1964
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1934
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1935
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1936
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1937
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1938
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1939
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1940
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1941
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1942
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1943
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1944
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1945
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1946
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1947
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1948
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2341
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":594
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1918
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1919
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1920
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1921
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1922
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1923
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1924
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1925
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1926
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1927
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1928
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1929
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1930
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1931
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1932
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2342
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1902
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1903
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1904
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1905
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1906
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1907
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1908
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1909
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1910
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1911
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1912
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1913
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1914
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1915
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1916
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2343
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1886
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1890
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1891
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1892
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1893
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1894
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1895
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1896
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1897
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1898
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1899
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1900
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1870
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1871
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1872
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1873
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1874
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1875
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1876
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1877
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1878
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1879
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1880
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1881
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1882
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1883
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1884
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2345
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":594
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2135
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2329
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2215
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2258
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2321
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2176
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2111
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1889
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1888
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1887
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2344
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2208
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2198
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2325
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1996
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1995
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2338
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2291
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2284
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2320
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":595
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1951
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":1950
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2340
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2100
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2113
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2330
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2188
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2326
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2101
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2331
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                  , "line":25
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2168
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2327
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2302
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2318
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2286
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2328
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2211
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2324
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2292
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":2319
            , "start":"74"
            , "end":"74"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"512-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":682
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Product_class.B3"
        , "id":34
        , "start":"75"
        , "end":"77"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_Product_class.B8"
        , "id":39
        , "start":"77"
        , "end":"78"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":31
        , "to":32
      }
      , {
        "from":5198
        , "to":5199
      }
      , {
        "from":5199
        , "to":5200
      }
      , {
        "from":5199
        , "to":5202
      }
      , {
        "from":5200
        , "to":5201
      }
      , {
        "from":5201
        , "to":5202
      }
      , {
        "from":5202
        , "to":5220
      }
      , {
        "from":5202
        , "to":5203
      }
      , {
        "from":5203
        , "to":5231
      }
      , {
        "from":5203
        , "to":5230
      }
      , {
        "from":5230
        , "to":5231
      }
      , {
        "from":5231
        , "to":5232
      }
      , {
        "from":5232
        , "to":5233
      }
      , {
        "from":5233
        , "to":5242
      }
      , {
        "from":5220
        , "to":5238
      }
      , {
        "from":5204
        , "to":5205
      }
      , {
        "from":5205
        , "to":5206
      }
      , {
        "from":5205
        , "to":5208
      }
      , {
        "from":5206
        , "to":5207
      }
      , {
        "from":5207
        , "to":5208
      }
      , {
        "from":5208
        , "to":5234
      }
      , {
        "from":5208
        , "to":5209
      }
      , {
        "from":5209
        , "to":5227
      }
      , {
        "from":5209
        , "to":5226
      }
      , {
        "from":5226
        , "to":5227
      }
      , {
        "from":5227
        , "to":5228
      }
      , {
        "from":5228
        , "to":5229
      }
      , {
        "from":5229
        , "to":5241
      }
      , {
        "from":5210
        , "to":5211
      }
      , {
        "from":5211
        , "to":5212
      }
      , {
        "from":5211
        , "to":5214
      }
      , {
        "from":5212
        , "to":5213
      }
      , {
        "from":5213
        , "to":5214
      }
      , {
        "from":5214
        , "to":5235
      }
      , {
        "from":5214
        , "to":5215
      }
      , {
        "from":5215
        , "to":5222
      }
      , {
        "from":5215
        , "to":5221
      }
      , {
        "from":5221
        , "to":5222
      }
      , {
        "from":5222
        , "to":5224
      }
      , {
        "from":5222
        , "to":5223
      }
      , {
        "from":5223
        , "to":5239
      }
      , {
        "from":5224
        , "to":5225
      }
      , {
        "from":5225
        , "to":5240
      }
      , {
        "from":5216
        , "to":5217
      }
      , {
        "from":5217
        , "to":5236
      }
      , {
        "from":5218
        , "to":5219
      }
      , {
        "from":5219
        , "to":5237
      }
      , {
        "from":32
        , "to":33
      }
      , {
        "from":250
        , "to":316
      }
      , {
        "from":250
        , "to":315
      }
      , {
        "from":250
        , "to":314
      }
      , {
        "from":250
        , "to":313
      }
      , {
        "from":250
        , "to":312
      }
      , {
        "from":250
        , "to":311
      }
      , {
        "from":250
        , "to":310
      }
      , {
        "from":250
        , "to":309
      }
      , {
        "from":250
        , "to":308
      }
      , {
        "from":250
        , "to":307
      }
      , {
        "from":250
        , "to":306
      }
      , {
        "from":250
        , "to":305
      }
      , {
        "from":250
        , "to":304
      }
      , {
        "from":250
        , "to":303
      }
      , {
        "from":250
        , "to":302
      }
      , {
        "from":250
        , "to":301
      }
      , {
        "from":250
        , "to":300
      }
      , {
        "from":250
        , "to":299
      }
      , {
        "from":250
        , "to":298
      }
      , {
        "from":250
        , "to":297
      }
      , {
        "from":250
        , "to":296
      }
      , {
        "from":250
        , "to":295
      }
      , {
        "from":250
        , "to":294
      }
      , {
        "from":250
        , "to":293
      }
      , {
        "from":250
        , "to":292
      }
      , {
        "from":250
        , "to":291
      }
      , {
        "from":250
        , "to":290
      }
      , {
        "from":250
        , "to":289
      }
      , {
        "from":250
        , "to":288
      }
      , {
        "from":250
        , "to":287
      }
      , {
        "from":250
        , "to":286
      }
      , {
        "from":250
        , "to":285
      }
      , {
        "from":250
        , "to":284
      }
      , {
        "from":250
        , "to":283
      }
      , {
        "from":250
        , "to":282
      }
      , {
        "from":250
        , "to":281
      }
      , {
        "from":250
        , "to":280
      }
      , {
        "from":250
        , "to":279
      }
      , {
        "from":250
        , "to":278
      }
      , {
        "from":250
        , "to":277
      }
      , {
        "from":250
        , "to":276
      }
      , {
        "from":250
        , "to":275
      }
      , {
        "from":250
        , "to":274
      }
      , {
        "from":250
        , "to":273
      }
      , {
        "from":250
        , "to":272
      }
      , {
        "from":250
        , "to":271
      }
      , {
        "from":250
        , "to":270
      }
      , {
        "from":250
        , "to":269
      }
      , {
        "from":250
        , "to":268
      }
      , {
        "from":250
        , "to":267
      }
      , {
        "from":250
        , "to":266
      }
      , {
        "from":250
        , "to":265
      }
      , {
        "from":250
        , "to":264
      }
      , {
        "from":250
        , "to":263
      }
      , {
        "from":250
        , "to":262
      }
      , {
        "from":250
        , "to":261
      }
      , {
        "from":250
        , "to":260
      }
      , {
        "from":250
        , "to":259
      }
      , {
        "from":250
        , "to":258
      }
      , {
        "from":250
        , "to":257
      }
      , {
        "from":250
        , "to":256
      }
      , {
        "from":250
        , "to":255
      }
      , {
        "from":250
        , "to":254
      }
      , {
        "from":250
        , "to":253
      }
      , {
        "from":250
        , "to":252
      }
      , {
        "from":250
        , "to":251
      }
      , {
        "from":5258
        , "to":5265
      }
      , {
        "from":5258
        , "to":5259
      }
      , {
        "from":5246
        , "to":5247
      }
      , {
        "from":5245
        , "to":5247
      }
      , {
        "from":5247
        , "to":5263
      }
      , {
        "from":5247
        , "to":5261
      }
      , {
        "from":5248
        , "to":5249
      }
      , {
        "from":5249
        , "to":5251
      }
      , {
        "from":5250
        , "to":5251
      }
      , {
        "from":5251
        , "to":5243
      }
      , {
        "from":5252
        , "to":5253
      }
      , {
        "from":5253
        , "to":5254
      }
      , {
        "from":5253
        , "to":5256
      }
      , {
        "from":5254
        , "to":5255
      }
      , {
        "from":5255
        , "to":5256
      }
      , {
        "from":5256
        , "to":5257
      }
      , {
        "from":5257
        , "to":5259
      }
      , {
        "from":5259
        , "to":5243
      }
      , {
        "from":5260
        , "to":5261
      }
      , {
        "from":5261
        , "to":5243
      }
      , {
        "from":33
        , "to":35
      }
      , {
        "from":388
        , "to":389
      }
      , {
        "from":388
        , "to":390
      }
      , {
        "from":388
        , "to":391
      }
      , {
        "from":388
        , "to":392
      }
      , {
        "from":388
        , "to":393
      }
      , {
        "from":388
        , "to":394
      }
      , {
        "from":388
        , "to":395
      }
      , {
        "from":388
        , "to":396
      }
      , {
        "from":388
        , "to":397
      }
      , {
        "from":388
        , "to":398
      }
      , {
        "from":388
        , "to":399
      }
      , {
        "from":388
        , "to":400
      }
      , {
        "from":388
        , "to":401
      }
      , {
        "from":388
        , "to":402
      }
      , {
        "from":388
        , "to":403
      }
      , {
        "from":388
        , "to":404
      }
      , {
        "from":388
        , "to":405
      }
      , {
        "from":388
        , "to":406
      }
      , {
        "from":388
        , "to":407
      }
      , {
        "from":388
        , "to":408
      }
      , {
        "from":388
        , "to":409
      }
      , {
        "from":388
        , "to":410
      }
      , {
        "from":388
        , "to":411
      }
      , {
        "from":388
        , "to":412
      }
      , {
        "from":388
        , "to":413
      }
      , {
        "from":388
        , "to":414
      }
      , {
        "from":388
        , "to":415
      }
      , {
        "from":388
        , "to":416
      }
      , {
        "from":388
        , "to":417
      }
      , {
        "from":388
        , "to":418
      }
      , {
        "from":388
        , "to":419
      }
      , {
        "from":388
        , "to":420
      }
      , {
        "from":388
        , "to":421
      }
      , {
        "from":388
        , "to":422
      }
      , {
        "from":388
        , "to":423
      }
      , {
        "from":388
        , "to":424
      }
      , {
        "from":388
        , "to":425
      }
      , {
        "from":388
        , "to":426
      }
      , {
        "from":388
        , "to":427
      }
      , {
        "from":388
        , "to":428
      }
      , {
        "from":388
        , "to":429
      }
      , {
        "from":388
        , "to":430
      }
      , {
        "from":388
        , "to":431
      }
      , {
        "from":388
        , "to":432
      }
      , {
        "from":388
        , "to":433
      }
      , {
        "from":388
        , "to":434
      }
      , {
        "from":388
        , "to":435
      }
      , {
        "from":388
        , "to":436
      }
      , {
        "from":388
        , "to":437
      }
      , {
        "from":388
        , "to":438
      }
      , {
        "from":388
        , "to":439
      }
      , {
        "from":388
        , "to":440
      }
      , {
        "from":388
        , "to":441
      }
      , {
        "from":388
        , "to":442
      }
      , {
        "from":388
        , "to":443
      }
      , {
        "from":388
        , "to":444
      }
      , {
        "from":388
        , "to":445
      }
      , {
        "from":388
        , "to":446
      }
      , {
        "from":388
        , "to":447
      }
      , {
        "from":388
        , "to":448
      }
      , {
        "from":388
        , "to":449
      }
      , {
        "from":388
        , "to":450
      }
      , {
        "from":388
        , "to":451
      }
      , {
        "from":388
        , "to":452
      }
      , {
        "from":388
        , "to":453
      }
      , {
        "from":5422
        , "to":5267
      }
      , {
        "from":5420
        , "to":5267
      }
      , {
        "from":5418
        , "to":5267
      }
      , {
        "from":5416
        , "to":5267
      }
      , {
        "from":5414
        , "to":5267
      }
      , {
        "from":5412
        , "to":5267
      }
      , {
        "from":5410
        , "to":5267
      }
      , {
        "from":5408
        , "to":5267
      }
      , {
        "from":5406
        , "to":5267
      }
      , {
        "from":5404
        , "to":5267
      }
      , {
        "from":5402
        , "to":5267
      }
      , {
        "from":5400
        , "to":5267
      }
      , {
        "from":5398
        , "to":5267
      }
      , {
        "from":5396
        , "to":5267
      }
      , {
        "from":5394
        , "to":5267
      }
      , {
        "from":5392
        , "to":5267
      }
      , {
        "from":5390
        , "to":5267
      }
      , {
        "from":5388
        , "to":5267
      }
      , {
        "from":5386
        , "to":5267
      }
      , {
        "from":5384
        , "to":5267
      }
      , {
        "from":5382
        , "to":5267
      }
      , {
        "from":5380
        , "to":5267
      }
      , {
        "from":5378
        , "to":5267
      }
      , {
        "from":5376
        , "to":5267
      }
      , {
        "from":5374
        , "to":5267
      }
      , {
        "from":5372
        , "to":5267
      }
      , {
        "from":5370
        , "to":5267
      }
      , {
        "from":5368
        , "to":5267
      }
      , {
        "from":5366
        , "to":5267
      }
      , {
        "from":5362
        , "to":5267
      }
      , {
        "from":5360
        , "to":5267
      }
      , {
        "from":5358
        , "to":5267
      }
      , {
        "from":5356
        , "to":5267
      }
      , {
        "from":5354
        , "to":5267
      }
      , {
        "from":5352
        , "to":5267
      }
      , {
        "from":5350
        , "to":5267
      }
      , {
        "from":5348
        , "to":5267
      }
      , {
        "from":5346
        , "to":5267
      }
      , {
        "from":5344
        , "to":5267
      }
      , {
        "from":5342
        , "to":5267
      }
      , {
        "from":5340
        , "to":5267
      }
      , {
        "from":5338
        , "to":5267
      }
      , {
        "from":5336
        , "to":5267
      }
      , {
        "from":5334
        , "to":5267
      }
      , {
        "from":5332
        , "to":5267
      }
      , {
        "from":5330
        , "to":5267
      }
      , {
        "from":5328
        , "to":5267
      }
      , {
        "from":5326
        , "to":5267
      }
      , {
        "from":5324
        , "to":5267
      }
      , {
        "from":5322
        , "to":5267
      }
      , {
        "from":5320
        , "to":5267
      }
      , {
        "from":5318
        , "to":5267
      }
      , {
        "from":5316
        , "to":5267
      }
      , {
        "from":5314
        , "to":5267
      }
      , {
        "from":5312
        , "to":5267
      }
      , {
        "from":5310
        , "to":5267
      }
      , {
        "from":5308
        , "to":5267
      }
      , {
        "from":5306
        , "to":5267
      }
      , {
        "from":5304
        , "to":5267
      }
      , {
        "from":5302
        , "to":5267
      }
      , {
        "from":5300
        , "to":5267
      }
      , {
        "from":5298
        , "to":5267
      }
      , {
        "from":5296
        , "to":5267
      }
      , {
        "from":5294
        , "to":5267
      }
      , {
        "from":5292
        , "to":5267
      }
      , {
        "from":5288
        , "to":5267
      }
      , {
        "from":5286
        , "to":5267
      }
      , {
        "from":5283
        , "to":5284
      }
      , {
        "from":5283
        , "to":5267
      }
      , {
        "from":5364
        , "to":5267
      }
      , {
        "from":5274
        , "to":5278
      }
      , {
        "from":5274
        , "to":5275
      }
      , {
        "from":5274
        , "to":5267
      }
      , {
        "from":5270
        , "to":5271
      }
      , {
        "from":5269
        , "to":5271
      }
      , {
        "from":5271
        , "to":5281
      }
      , {
        "from":5271
        , "to":5278
      }
      , {
        "from":5278
        , "to":5267
      }
      , {
        "from":5272
        , "to":5273
      }
      , {
        "from":5273
        , "to":5275
      }
      , {
        "from":5275
        , "to":5277
      }
      , {
        "from":5275
        , "to":5267
      }
      , {
        "from":5276
        , "to":5277
      }
      , {
        "from":5277
        , "to":5284
      }
      , {
        "from":5284
        , "to":5267
      }
      , {
        "from":35
        , "to":37
      }
      , {
        "from":5434
        , "to":5447
      }
      , {
        "from":5434
        , "to":5437
      }
      , {
        "from":5434
        , "to":5436
      }
      , {
        "from":5434
        , "to":5435
      }
      , {
        "from":5435
        , "to":5424
      }
      , {
        "from":6619
        , "to":5424
      }
      , {
        "from":6617
        , "to":5424
      }
      , {
        "from":6615
        , "to":5424
      }
      , {
        "from":6613
        , "to":5424
      }
      , {
        "from":6611
        , "to":5424
      }
      , {
        "from":6609
        , "to":5424
      }
      , {
        "from":6607
        , "to":5424
      }
      , {
        "from":6605
        , "to":5424
      }
      , {
        "from":6603
        , "to":5424
      }
      , {
        "from":6601
        , "to":5424
      }
      , {
        "from":6599
        , "to":5424
      }
      , {
        "from":6597
        , "to":5424
      }
      , {
        "from":6595
        , "to":5424
      }
      , {
        "from":6593
        , "to":5424
      }
      , {
        "from":6591
        , "to":5424
      }
      , {
        "from":6589
        , "to":5424
      }
      , {
        "from":6587
        , "to":5424
      }
      , {
        "from":6585
        , "to":5424
      }
      , {
        "from":6583
        , "to":5424
      }
      , {
        "from":6581
        , "to":5424
      }
      , {
        "from":6579
        , "to":5424
      }
      , {
        "from":6577
        , "to":5424
      }
      , {
        "from":6575
        , "to":5424
      }
      , {
        "from":6573
        , "to":5424
      }
      , {
        "from":6571
        , "to":5424
      }
      , {
        "from":6569
        , "to":5424
      }
      , {
        "from":6567
        , "to":5424
      }
      , {
        "from":6565
        , "to":5424
      }
      , {
        "from":6563
        , "to":5424
      }
      , {
        "from":6561
        , "to":5424
      }
      , {
        "from":6559
        , "to":5424
      }
      , {
        "from":6557
        , "to":5424
      }
      , {
        "from":6555
        , "to":5424
      }
      , {
        "from":6553
        , "to":5424
      }
      , {
        "from":6551
        , "to":5424
      }
      , {
        "from":6549
        , "to":5424
      }
      , {
        "from":6547
        , "to":5424
      }
      , {
        "from":6545
        , "to":5424
      }
      , {
        "from":6541
        , "to":5424
      }
      , {
        "from":6539
        , "to":5424
      }
      , {
        "from":6537
        , "to":5424
      }
      , {
        "from":6535
        , "to":5424
      }
      , {
        "from":6533
        , "to":5424
      }
      , {
        "from":6531
        , "to":5424
      }
      , {
        "from":6529
        , "to":5424
      }
      , {
        "from":6527
        , "to":5424
      }
      , {
        "from":6525
        , "to":5424
      }
      , {
        "from":6523
        , "to":5424
      }
      , {
        "from":6521
        , "to":5424
      }
      , {
        "from":6519
        , "to":5424
      }
      , {
        "from":6517
        , "to":5424
      }
      , {
        "from":6515
        , "to":5424
      }
      , {
        "from":6513
        , "to":5424
      }
      , {
        "from":6511
        , "to":5424
      }
      , {
        "from":6509
        , "to":5424
      }
      , {
        "from":6507
        , "to":5424
      }
      , {
        "from":6505
        , "to":5424
      }
      , {
        "from":6503
        , "to":5424
      }
      , {
        "from":6501
        , "to":5424
      }
      , {
        "from":6499
        , "to":5424
      }
      , {
        "from":6497
        , "to":5424
      }
      , {
        "from":6495
        , "to":5424
      }
      , {
        "from":6493
        , "to":5424
      }
      , {
        "from":6491
        , "to":5424
      }
      , {
        "from":6489
        , "to":5424
      }
      , {
        "from":6487
        , "to":5424
      }
      , {
        "from":6485
        , "to":5424
      }
      , {
        "from":6483
        , "to":5424
      }
      , {
        "from":6481
        , "to":5424
      }
      , {
        "from":6479
        , "to":5424
      }
      , {
        "from":6477
        , "to":5424
      }
      , {
        "from":6475
        , "to":5424
      }
      , {
        "from":6473
        , "to":5424
      }
      , {
        "from":6471
        , "to":5424
      }
      , {
        "from":6469
        , "to":5424
      }
      , {
        "from":6467
        , "to":5424
      }
      , {
        "from":6465
        , "to":5424
      }
      , {
        "from":6463
        , "to":5424
      }
      , {
        "from":6461
        , "to":5424
      }
      , {
        "from":6459
        , "to":5424
      }
      , {
        "from":6457
        , "to":5424
      }
      , {
        "from":6455
        , "to":5424
      }
      , {
        "from":6453
        , "to":5424
      }
      , {
        "from":6451
        , "to":5424
      }
      , {
        "from":6449
        , "to":5424
      }
      , {
        "from":6447
        , "to":5424
      }
      , {
        "from":6445
        , "to":5424
      }
      , {
        "from":6443
        , "to":5424
      }
      , {
        "from":6441
        , "to":5424
      }
      , {
        "from":6439
        , "to":5424
      }
      , {
        "from":6437
        , "to":5424
      }
      , {
        "from":6435
        , "to":5424
      }
      , {
        "from":6433
        , "to":5424
      }
      , {
        "from":6431
        , "to":5424
      }
      , {
        "from":6429
        , "to":5424
      }
      , {
        "from":6427
        , "to":5424
      }
      , {
        "from":6425
        , "to":5424
      }
      , {
        "from":6423
        , "to":5424
      }
      , {
        "from":6421
        , "to":5424
      }
      , {
        "from":6419
        , "to":5424
      }
      , {
        "from":6417
        , "to":5424
      }
      , {
        "from":6415
        , "to":5424
      }
      , {
        "from":6413
        , "to":5424
      }
      , {
        "from":6411
        , "to":5424
      }
      , {
        "from":6409
        , "to":5424
      }
      , {
        "from":6407
        , "to":5424
      }
      , {
        "from":6405
        , "to":5424
      }
      , {
        "from":6403
        , "to":5424
      }
      , {
        "from":6401
        , "to":5424
      }
      , {
        "from":6399
        , "to":5424
      }
      , {
        "from":6397
        , "to":5424
      }
      , {
        "from":6395
        , "to":5424
      }
      , {
        "from":6393
        , "to":5424
      }
      , {
        "from":6391
        , "to":5424
      }
      , {
        "from":6389
        , "to":5424
      }
      , {
        "from":6387
        , "to":5424
      }
      , {
        "from":6385
        , "to":5424
      }
      , {
        "from":6383
        , "to":5424
      }
      , {
        "from":6381
        , "to":5424
      }
      , {
        "from":6379
        , "to":5424
      }
      , {
        "from":6377
        , "to":5424
      }
      , {
        "from":6375
        , "to":5424
      }
      , {
        "from":6373
        , "to":5424
      }
      , {
        "from":6371
        , "to":5424
      }
      , {
        "from":6369
        , "to":5424
      }
      , {
        "from":6367
        , "to":5424
      }
      , {
        "from":6365
        , "to":5424
      }
      , {
        "from":6363
        , "to":5424
      }
      , {
        "from":6361
        , "to":5424
      }
      , {
        "from":6359
        , "to":5424
      }
      , {
        "from":6357
        , "to":5424
      }
      , {
        "from":6355
        , "to":5424
      }
      , {
        "from":6353
        , "to":5424
      }
      , {
        "from":6351
        , "to":5424
      }
      , {
        "from":6349
        , "to":5424
      }
      , {
        "from":6347
        , "to":5424
      }
      , {
        "from":6345
        , "to":5424
      }
      , {
        "from":6343
        , "to":5424
      }
      , {
        "from":6341
        , "to":5424
      }
      , {
        "from":6339
        , "to":5424
      }
      , {
        "from":6337
        , "to":5424
      }
      , {
        "from":6335
        , "to":5424
      }
      , {
        "from":6333
        , "to":5424
      }
      , {
        "from":6331
        , "to":5424
      }
      , {
        "from":6329
        , "to":5424
      }
      , {
        "from":6327
        , "to":5424
      }
      , {
        "from":6325
        , "to":5424
      }
      , {
        "from":6323
        , "to":5424
      }
      , {
        "from":6321
        , "to":5424
      }
      , {
        "from":6319
        , "to":5424
      }
      , {
        "from":6317
        , "to":5424
      }
      , {
        "from":6315
        , "to":5424
      }
      , {
        "from":6313
        , "to":5424
      }
      , {
        "from":6311
        , "to":5424
      }
      , {
        "from":6309
        , "to":5424
      }
      , {
        "from":6307
        , "to":5424
      }
      , {
        "from":6305
        , "to":5424
      }
      , {
        "from":6303
        , "to":5424
      }
      , {
        "from":6301
        , "to":5424
      }
      , {
        "from":6299
        , "to":5424
      }
      , {
        "from":6297
        , "to":5424
      }
      , {
        "from":6295
        , "to":5424
      }
      , {
        "from":6293
        , "to":5424
      }
      , {
        "from":6291
        , "to":5424
      }
      , {
        "from":6289
        , "to":5424
      }
      , {
        "from":6287
        , "to":5424
      }
      , {
        "from":6285
        , "to":5424
      }
      , {
        "from":6283
        , "to":5424
      }
      , {
        "from":6281
        , "to":5424
      }
      , {
        "from":6279
        , "to":5424
      }
      , {
        "from":6277
        , "to":5424
      }
      , {
        "from":6275
        , "to":5424
      }
      , {
        "from":6273
        , "to":5424
      }
      , {
        "from":6271
        , "to":5424
      }
      , {
        "from":6269
        , "to":5424
      }
      , {
        "from":6267
        , "to":5424
      }
      , {
        "from":6265
        , "to":5424
      }
      , {
        "from":6263
        , "to":5424
      }
      , {
        "from":6261
        , "to":5424
      }
      , {
        "from":6259
        , "to":5424
      }
      , {
        "from":6257
        , "to":5424
      }
      , {
        "from":6255
        , "to":5424
      }
      , {
        "from":6253
        , "to":5424
      }
      , {
        "from":6251
        , "to":5424
      }
      , {
        "from":6249
        , "to":5424
      }
      , {
        "from":6247
        , "to":5424
      }
      , {
        "from":6245
        , "to":5424
      }
      , {
        "from":6243
        , "to":5424
      }
      , {
        "from":6241
        , "to":5424
      }
      , {
        "from":6239
        , "to":5424
      }
      , {
        "from":6237
        , "to":5424
      }
      , {
        "from":6235
        , "to":5424
      }
      , {
        "from":6233
        , "to":5424
      }
      , {
        "from":6231
        , "to":5424
      }
      , {
        "from":6229
        , "to":5424
      }
      , {
        "from":6227
        , "to":5424
      }
      , {
        "from":6225
        , "to":5424
      }
      , {
        "from":6223
        , "to":5424
      }
      , {
        "from":6221
        , "to":5424
      }
      , {
        "from":6219
        , "to":5424
      }
      , {
        "from":6217
        , "to":5424
      }
      , {
        "from":6215
        , "to":5424
      }
      , {
        "from":6213
        , "to":5424
      }
      , {
        "from":6211
        , "to":5424
      }
      , {
        "from":6209
        , "to":5424
      }
      , {
        "from":6207
        , "to":5424
      }
      , {
        "from":6205
        , "to":5424
      }
      , {
        "from":6203
        , "to":5424
      }
      , {
        "from":6201
        , "to":5424
      }
      , {
        "from":6199
        , "to":5424
      }
      , {
        "from":6197
        , "to":5424
      }
      , {
        "from":6195
        , "to":5424
      }
      , {
        "from":6193
        , "to":5424
      }
      , {
        "from":6191
        , "to":5424
      }
      , {
        "from":6189
        , "to":5424
      }
      , {
        "from":6187
        , "to":5424
      }
      , {
        "from":6185
        , "to":5424
      }
      , {
        "from":6183
        , "to":5424
      }
      , {
        "from":6181
        , "to":5424
      }
      , {
        "from":6179
        , "to":5424
      }
      , {
        "from":6177
        , "to":5424
      }
      , {
        "from":6175
        , "to":5424
      }
      , {
        "from":6173
        , "to":5424
      }
      , {
        "from":6171
        , "to":5424
      }
      , {
        "from":6169
        , "to":5424
      }
      , {
        "from":6167
        , "to":5424
      }
      , {
        "from":6165
        , "to":5424
      }
      , {
        "from":6163
        , "to":5424
      }
      , {
        "from":6161
        , "to":5424
      }
      , {
        "from":6159
        , "to":5424
      }
      , {
        "from":6157
        , "to":5424
      }
      , {
        "from":6155
        , "to":5424
      }
      , {
        "from":6153
        , "to":5424
      }
      , {
        "from":6151
        , "to":5424
      }
      , {
        "from":6149
        , "to":5424
      }
      , {
        "from":6147
        , "to":5424
      }
      , {
        "from":6145
        , "to":5424
      }
      , {
        "from":6143
        , "to":5424
      }
      , {
        "from":6141
        , "to":5424
      }
      , {
        "from":6139
        , "to":5424
      }
      , {
        "from":6137
        , "to":5424
      }
      , {
        "from":6135
        , "to":5424
      }
      , {
        "from":6133
        , "to":5424
      }
      , {
        "from":6131
        , "to":5424
      }
      , {
        "from":6129
        , "to":5424
      }
      , {
        "from":6127
        , "to":5424
      }
      , {
        "from":6125
        , "to":5424
      }
      , {
        "from":6123
        , "to":5424
      }
      , {
        "from":6121
        , "to":5424
      }
      , {
        "from":6119
        , "to":5424
      }
      , {
        "from":6117
        , "to":5424
      }
      , {
        "from":6115
        , "to":5424
      }
      , {
        "from":6113
        , "to":5424
      }
      , {
        "from":6111
        , "to":5424
      }
      , {
        "from":6109
        , "to":5424
      }
      , {
        "from":6107
        , "to":5424
      }
      , {
        "from":6105
        , "to":5424
      }
      , {
        "from":6103
        , "to":5424
      }
      , {
        "from":6101
        , "to":5424
      }
      , {
        "from":6099
        , "to":5424
      }
      , {
        "from":6097
        , "to":5424
      }
      , {
        "from":6095
        , "to":5424
      }
      , {
        "from":6093
        , "to":5424
      }
      , {
        "from":6091
        , "to":5424
      }
      , {
        "from":6089
        , "to":5424
      }
      , {
        "from":6087
        , "to":5424
      }
      , {
        "from":6085
        , "to":5424
      }
      , {
        "from":6083
        , "to":5424
      }
      , {
        "from":6081
        , "to":5424
      }
      , {
        "from":6079
        , "to":5424
      }
      , {
        "from":6077
        , "to":5424
      }
      , {
        "from":6075
        , "to":5424
      }
      , {
        "from":6073
        , "to":5424
      }
      , {
        "from":6071
        , "to":5424
      }
      , {
        "from":6069
        , "to":5424
      }
      , {
        "from":6067
        , "to":5424
      }
      , {
        "from":6065
        , "to":5424
      }
      , {
        "from":6063
        , "to":5424
      }
      , {
        "from":6061
        , "to":5424
      }
      , {
        "from":6059
        , "to":5424
      }
      , {
        "from":6057
        , "to":5424
      }
      , {
        "from":6055
        , "to":5424
      }
      , {
        "from":6053
        , "to":5424
      }
      , {
        "from":6051
        , "to":5424
      }
      , {
        "from":6049
        , "to":5424
      }
      , {
        "from":6047
        , "to":5424
      }
      , {
        "from":6045
        , "to":5424
      }
      , {
        "from":6043
        , "to":5424
      }
      , {
        "from":6041
        , "to":5424
      }
      , {
        "from":6039
        , "to":5424
      }
      , {
        "from":6037
        , "to":5424
      }
      , {
        "from":6035
        , "to":5424
      }
      , {
        "from":6033
        , "to":5424
      }
      , {
        "from":6031
        , "to":5424
      }
      , {
        "from":6029
        , "to":5424
      }
      , {
        "from":6027
        , "to":5424
      }
      , {
        "from":6025
        , "to":5424
      }
      , {
        "from":6023
        , "to":5424
      }
      , {
        "from":6021
        , "to":5424
      }
      , {
        "from":6019
        , "to":5424
      }
      , {
        "from":6017
        , "to":5424
      }
      , {
        "from":6015
        , "to":5424
      }
      , {
        "from":6013
        , "to":5424
      }
      , {
        "from":6011
        , "to":5424
      }
      , {
        "from":6009
        , "to":5424
      }
      , {
        "from":6007
        , "to":5424
      }
      , {
        "from":6005
        , "to":5424
      }
      , {
        "from":6003
        , "to":5424
      }
      , {
        "from":6001
        , "to":5424
      }
      , {
        "from":5999
        , "to":5424
      }
      , {
        "from":5997
        , "to":5424
      }
      , {
        "from":5995
        , "to":5424
      }
      , {
        "from":5993
        , "to":5424
      }
      , {
        "from":5991
        , "to":5424
      }
      , {
        "from":5989
        , "to":5424
      }
      , {
        "from":5987
        , "to":5424
      }
      , {
        "from":5985
        , "to":5424
      }
      , {
        "from":5983
        , "to":5424
      }
      , {
        "from":5981
        , "to":5424
      }
      , {
        "from":5979
        , "to":5424
      }
      , {
        "from":5977
        , "to":5424
      }
      , {
        "from":5975
        , "to":5424
      }
      , {
        "from":5973
        , "to":5424
      }
      , {
        "from":5971
        , "to":5424
      }
      , {
        "from":5969
        , "to":5424
      }
      , {
        "from":5967
        , "to":5424
      }
      , {
        "from":5965
        , "to":5424
      }
      , {
        "from":5963
        , "to":5424
      }
      , {
        "from":5961
        , "to":5424
      }
      , {
        "from":5959
        , "to":5424
      }
      , {
        "from":5957
        , "to":5424
      }
      , {
        "from":5955
        , "to":5424
      }
      , {
        "from":5953
        , "to":5424
      }
      , {
        "from":5951
        , "to":5424
      }
      , {
        "from":5949
        , "to":5424
      }
      , {
        "from":5947
        , "to":5424
      }
      , {
        "from":5945
        , "to":5424
      }
      , {
        "from":5943
        , "to":5424
      }
      , {
        "from":5941
        , "to":5424
      }
      , {
        "from":5939
        , "to":5424
      }
      , {
        "from":5937
        , "to":5424
      }
      , {
        "from":5935
        , "to":5424
      }
      , {
        "from":5933
        , "to":5424
      }
      , {
        "from":5931
        , "to":5424
      }
      , {
        "from":5929
        , "to":5424
      }
      , {
        "from":5927
        , "to":5424
      }
      , {
        "from":5925
        , "to":5424
      }
      , {
        "from":5923
        , "to":5424
      }
      , {
        "from":5921
        , "to":5424
      }
      , {
        "from":5919
        , "to":5424
      }
      , {
        "from":5917
        , "to":5424
      }
      , {
        "from":5915
        , "to":5424
      }
      , {
        "from":5913
        , "to":5424
      }
      , {
        "from":5911
        , "to":5424
      }
      , {
        "from":5909
        , "to":5424
      }
      , {
        "from":5907
        , "to":5424
      }
      , {
        "from":5905
        , "to":5424
      }
      , {
        "from":5903
        , "to":5424
      }
      , {
        "from":5901
        , "to":5424
      }
      , {
        "from":5899
        , "to":5424
      }
      , {
        "from":5897
        , "to":5424
      }
      , {
        "from":5895
        , "to":5424
      }
      , {
        "from":5893
        , "to":5424
      }
      , {
        "from":5891
        , "to":5424
      }
      , {
        "from":5889
        , "to":5424
      }
      , {
        "from":5887
        , "to":5424
      }
      , {
        "from":5885
        , "to":5424
      }
      , {
        "from":5883
        , "to":5424
      }
      , {
        "from":5881
        , "to":5424
      }
      , {
        "from":5879
        , "to":5424
      }
      , {
        "from":5877
        , "to":5424
      }
      , {
        "from":5875
        , "to":5424
      }
      , {
        "from":5873
        , "to":5424
      }
      , {
        "from":5871
        , "to":5424
      }
      , {
        "from":5869
        , "to":5424
      }
      , {
        "from":5867
        , "to":5424
      }
      , {
        "from":5865
        , "to":5424
      }
      , {
        "from":5863
        , "to":5424
      }
      , {
        "from":5861
        , "to":5424
      }
      , {
        "from":5859
        , "to":5424
      }
      , {
        "from":5857
        , "to":5424
      }
      , {
        "from":5855
        , "to":5424
      }
      , {
        "from":5853
        , "to":5424
      }
      , {
        "from":5851
        , "to":5424
      }
      , {
        "from":5849
        , "to":5424
      }
      , {
        "from":5847
        , "to":5424
      }
      , {
        "from":5845
        , "to":5424
      }
      , {
        "from":5843
        , "to":5424
      }
      , {
        "from":5841
        , "to":5424
      }
      , {
        "from":5839
        , "to":5424
      }
      , {
        "from":5837
        , "to":5424
      }
      , {
        "from":5835
        , "to":5424
      }
      , {
        "from":5833
        , "to":5424
      }
      , {
        "from":5831
        , "to":5424
      }
      , {
        "from":5829
        , "to":5424
      }
      , {
        "from":5827
        , "to":5424
      }
      , {
        "from":5825
        , "to":5424
      }
      , {
        "from":5823
        , "to":5424
      }
      , {
        "from":5821
        , "to":5424
      }
      , {
        "from":5819
        , "to":5424
      }
      , {
        "from":5817
        , "to":5424
      }
      , {
        "from":5815
        , "to":5424
      }
      , {
        "from":5813
        , "to":5424
      }
      , {
        "from":5811
        , "to":5424
      }
      , {
        "from":5809
        , "to":5424
      }
      , {
        "from":5807
        , "to":5424
      }
      , {
        "from":5805
        , "to":5424
      }
      , {
        "from":5803
        , "to":5424
      }
      , {
        "from":5801
        , "to":5424
      }
      , {
        "from":5799
        , "to":5424
      }
      , {
        "from":5797
        , "to":5424
      }
      , {
        "from":5795
        , "to":5424
      }
      , {
        "from":5793
        , "to":5424
      }
      , {
        "from":5791
        , "to":5424
      }
      , {
        "from":5789
        , "to":5424
      }
      , {
        "from":5787
        , "to":5424
      }
      , {
        "from":5785
        , "to":5424
      }
      , {
        "from":5783
        , "to":5424
      }
      , {
        "from":5781
        , "to":5424
      }
      , {
        "from":5779
        , "to":5424
      }
      , {
        "from":5777
        , "to":5424
      }
      , {
        "from":5775
        , "to":5424
      }
      , {
        "from":5773
        , "to":5424
      }
      , {
        "from":5771
        , "to":5424
      }
      , {
        "from":5769
        , "to":5424
      }
      , {
        "from":5767
        , "to":5424
      }
      , {
        "from":5765
        , "to":5424
      }
      , {
        "from":5763
        , "to":5424
      }
      , {
        "from":5761
        , "to":5424
      }
      , {
        "from":5759
        , "to":5424
      }
      , {
        "from":5757
        , "to":5424
      }
      , {
        "from":5755
        , "to":5424
      }
      , {
        "from":5753
        , "to":5424
      }
      , {
        "from":5751
        , "to":5424
      }
      , {
        "from":5749
        , "to":5424
      }
      , {
        "from":5747
        , "to":5424
      }
      , {
        "from":5745
        , "to":5424
      }
      , {
        "from":5743
        , "to":5424
      }
      , {
        "from":5741
        , "to":5424
      }
      , {
        "from":5739
        , "to":5424
      }
      , {
        "from":5737
        , "to":5424
      }
      , {
        "from":5735
        , "to":5424
      }
      , {
        "from":5733
        , "to":5424
      }
      , {
        "from":5731
        , "to":5424
      }
      , {
        "from":5729
        , "to":5424
      }
      , {
        "from":5727
        , "to":5424
      }
      , {
        "from":5725
        , "to":5424
      }
      , {
        "from":5723
        , "to":5424
      }
      , {
        "from":5721
        , "to":5424
      }
      , {
        "from":5719
        , "to":5424
      }
      , {
        "from":5717
        , "to":5424
      }
      , {
        "from":5715
        , "to":5424
      }
      , {
        "from":5713
        , "to":5424
      }
      , {
        "from":5711
        , "to":5424
      }
      , {
        "from":5709
        , "to":5424
      }
      , {
        "from":5707
        , "to":5424
      }
      , {
        "from":5705
        , "to":5424
      }
      , {
        "from":5703
        , "to":5424
      }
      , {
        "from":5701
        , "to":5424
      }
      , {
        "from":5699
        , "to":5424
      }
      , {
        "from":5697
        , "to":5424
      }
      , {
        "from":5695
        , "to":5424
      }
      , {
        "from":5693
        , "to":5424
      }
      , {
        "from":5691
        , "to":5424
      }
      , {
        "from":5689
        , "to":5424
      }
      , {
        "from":5687
        , "to":5424
      }
      , {
        "from":5685
        , "to":5424
      }
      , {
        "from":5683
        , "to":5424
      }
      , {
        "from":5681
        , "to":5424
      }
      , {
        "from":5679
        , "to":5424
      }
      , {
        "from":5677
        , "to":5424
      }
      , {
        "from":5675
        , "to":5424
      }
      , {
        "from":5673
        , "to":5424
      }
      , {
        "from":5671
        , "to":5424
      }
      , {
        "from":5669
        , "to":5424
      }
      , {
        "from":5667
        , "to":5424
      }
      , {
        "from":5665
        , "to":5424
      }
      , {
        "from":5663
        , "to":5424
      }
      , {
        "from":5661
        , "to":5424
      }
      , {
        "from":5659
        , "to":5424
      }
      , {
        "from":5657
        , "to":5424
      }
      , {
        "from":5655
        , "to":5424
      }
      , {
        "from":5653
        , "to":5424
      }
      , {
        "from":5651
        , "to":5424
      }
      , {
        "from":5649
        , "to":5424
      }
      , {
        "from":5647
        , "to":5424
      }
      , {
        "from":5645
        , "to":5424
      }
      , {
        "from":5643
        , "to":5424
      }
      , {
        "from":5641
        , "to":5424
      }
      , {
        "from":5639
        , "to":5424
      }
      , {
        "from":5637
        , "to":5424
      }
      , {
        "from":5635
        , "to":5424
      }
      , {
        "from":5633
        , "to":5424
      }
      , {
        "from":5631
        , "to":5424
      }
      , {
        "from":5629
        , "to":5424
      }
      , {
        "from":5627
        , "to":5424
      }
      , {
        "from":5625
        , "to":5424
      }
      , {
        "from":5623
        , "to":5424
      }
      , {
        "from":5621
        , "to":5424
      }
      , {
        "from":5619
        , "to":5424
      }
      , {
        "from":5617
        , "to":5424
      }
      , {
        "from":5615
        , "to":5424
      }
      , {
        "from":5613
        , "to":5424
      }
      , {
        "from":5611
        , "to":5424
      }
      , {
        "from":5609
        , "to":5424
      }
      , {
        "from":5607
        , "to":5424
      }
      , {
        "from":5605
        , "to":5424
      }
      , {
        "from":5603
        , "to":5424
      }
      , {
        "from":5601
        , "to":5424
      }
      , {
        "from":5599
        , "to":5424
      }
      , {
        "from":5597
        , "to":5424
      }
      , {
        "from":5595
        , "to":5424
      }
      , {
        "from":5593
        , "to":5424
      }
      , {
        "from":5591
        , "to":5424
      }
      , {
        "from":5589
        , "to":5424
      }
      , {
        "from":5587
        , "to":5424
      }
      , {
        "from":5585
        , "to":5424
      }
      , {
        "from":5583
        , "to":5424
      }
      , {
        "from":5581
        , "to":5424
      }
      , {
        "from":5579
        , "to":5424
      }
      , {
        "from":5577
        , "to":5424
      }
      , {
        "from":5575
        , "to":5424
      }
      , {
        "from":5573
        , "to":5424
      }
      , {
        "from":5571
        , "to":5424
      }
      , {
        "from":5569
        , "to":5424
      }
      , {
        "from":5567
        , "to":5424
      }
      , {
        "from":5565
        , "to":5424
      }
      , {
        "from":5563
        , "to":5424
      }
      , {
        "from":5561
        , "to":5424
      }
      , {
        "from":5559
        , "to":5424
      }
      , {
        "from":5557
        , "to":5424
      }
      , {
        "from":5555
        , "to":5424
      }
      , {
        "from":5553
        , "to":5424
      }
      , {
        "from":5551
        , "to":5424
      }
      , {
        "from":5549
        , "to":5424
      }
      , {
        "from":5547
        , "to":5424
      }
      , {
        "from":5545
        , "to":5424
      }
      , {
        "from":5543
        , "to":5424
      }
      , {
        "from":5541
        , "to":5424
      }
      , {
        "from":5539
        , "to":5424
      }
      , {
        "from":5537
        , "to":5424
      }
      , {
        "from":5535
        , "to":5424
      }
      , {
        "from":5533
        , "to":5424
      }
      , {
        "from":5531
        , "to":5424
      }
      , {
        "from":5529
        , "to":5424
      }
      , {
        "from":5527
        , "to":5424
      }
      , {
        "from":5525
        , "to":5424
      }
      , {
        "from":5523
        , "to":5424
      }
      , {
        "from":5521
        , "to":5424
      }
      , {
        "from":5519
        , "to":5424
      }
      , {
        "from":5517
        , "to":5424
      }
      , {
        "from":5515
        , "to":5424
      }
      , {
        "from":5513
        , "to":5424
      }
      , {
        "from":5511
        , "to":5424
      }
      , {
        "from":5509
        , "to":5424
      }
      , {
        "from":5507
        , "to":5424
      }
      , {
        "from":5505
        , "to":5424
      }
      , {
        "from":5503
        , "to":5424
      }
      , {
        "from":5501
        , "to":5424
      }
      , {
        "from":5499
        , "to":5424
      }
      , {
        "from":5497
        , "to":5424
      }
      , {
        "from":5495
        , "to":5424
      }
      , {
        "from":5493
        , "to":5424
      }
      , {
        "from":5491
        , "to":5424
      }
      , {
        "from":5489
        , "to":5424
      }
      , {
        "from":5487
        , "to":5424
      }
      , {
        "from":5485
        , "to":5424
      }
      , {
        "from":5483
        , "to":5424
      }
      , {
        "from":5481
        , "to":5424
      }
      , {
        "from":5479
        , "to":5424
      }
      , {
        "from":5477
        , "to":5424
      }
      , {
        "from":5475
        , "to":5424
      }
      , {
        "from":5473
        , "to":5424
      }
      , {
        "from":5471
        , "to":5424
      }
      , {
        "from":5469
        , "to":5424
      }
      , {
        "from":5467
        , "to":5424
      }
      , {
        "from":5465
        , "to":5424
      }
      , {
        "from":5463
        , "to":5424
      }
      , {
        "from":5461
        , "to":5424
      }
      , {
        "from":5459
        , "to":5424
      }
      , {
        "from":5457
        , "to":5424
      }
      , {
        "from":5455
        , "to":5424
      }
      , {
        "from":5453
        , "to":5424
      }
      , {
        "from":5451
        , "to":5424
      }
      , {
        "from":5449
        , "to":5424
      }
      , {
        "from":5444
        , "to":5445
      }
      , {
        "from":5444
        , "to":5424
      }
      , {
        "from":5438
        , "to":5439
      }
      , {
        "from":5438
        , "to":5424
      }
      , {
        "from":5427
        , "to":5428
      }
      , {
        "from":5426
        , "to":5428
      }
      , {
        "from":5428
        , "to":5442
      }
      , {
        "from":5428
        , "to":5439
      }
      , {
        "from":5439
        , "to":5424
      }
      , {
        "from":5429
        , "to":5430
      }
      , {
        "from":5430
        , "to":5432
      }
      , {
        "from":5431
        , "to":5432
      }
      , {
        "from":5432
        , "to":5433
      }
      , {
        "from":5433
        , "to":5437
      }
      , {
        "from":5433
        , "to":5436
      }
      , {
        "from":5436
        , "to":5424
      }
      , {
        "from":5437
        , "to":5424
      }
      , {
        "from":37
        , "to":38
      }
      , {
        "from":3599
        , "to":3601
      }
      , {
        "from":3599
        , "to":3600
      }
      , {
        "from":3599
        , "to":3602
      }
      , {
        "from":6629
        , "to":6654
      }
      , {
        "from":6629
        , "to":6630
      }
      , {
        "from":6629
        , "to":6635
      }
      , {
        "from":6635
        , "to":6636
      }
      , {
        "from":6636
        , "to":6639
      }
      , {
        "from":6630
        , "to":6637
      }
      , {
        "from":6630
        , "to":6633
      }
      , {
        "from":6630
        , "to":6631
      }
      , {
        "from":6631
        , "to":6621
      }
      , {
        "from":6633
        , "to":6621
      }
      , {
        "from":6637
        , "to":6640
      }
      , {
        "from":7568
        , "to":6621
      }
      , {
        "from":7566
        , "to":6621
      }
      , {
        "from":7564
        , "to":6621
      }
      , {
        "from":7562
        , "to":6621
      }
      , {
        "from":7560
        , "to":6621
      }
      , {
        "from":7558
        , "to":6621
      }
      , {
        "from":7556
        , "to":6621
      }
      , {
        "from":7554
        , "to":6621
      }
      , {
        "from":7552
        , "to":6621
      }
      , {
        "from":7550
        , "to":6621
      }
      , {
        "from":7548
        , "to":6621
      }
      , {
        "from":7546
        , "to":6621
      }
      , {
        "from":7544
        , "to":6621
      }
      , {
        "from":7542
        , "to":6621
      }
      , {
        "from":7540
        , "to":6621
      }
      , {
        "from":7538
        , "to":6621
      }
      , {
        "from":7536
        , "to":6621
      }
      , {
        "from":7534
        , "to":6621
      }
      , {
        "from":7532
        , "to":6621
      }
      , {
        "from":7530
        , "to":6621
      }
      , {
        "from":7528
        , "to":6621
      }
      , {
        "from":7526
        , "to":6621
      }
      , {
        "from":7524
        , "to":6621
      }
      , {
        "from":7522
        , "to":6621
      }
      , {
        "from":7520
        , "to":6621
      }
      , {
        "from":7518
        , "to":6621
      }
      , {
        "from":7516
        , "to":6621
      }
      , {
        "from":7514
        , "to":6621
      }
      , {
        "from":7512
        , "to":6621
      }
      , {
        "from":7510
        , "to":6621
      }
      , {
        "from":7508
        , "to":6621
      }
      , {
        "from":7506
        , "to":6621
      }
      , {
        "from":7504
        , "to":6621
      }
      , {
        "from":7502
        , "to":6621
      }
      , {
        "from":7500
        , "to":6621
      }
      , {
        "from":7498
        , "to":6621
      }
      , {
        "from":7496
        , "to":6621
      }
      , {
        "from":7494
        , "to":6621
      }
      , {
        "from":7492
        , "to":6621
      }
      , {
        "from":7490
        , "to":6621
      }
      , {
        "from":7488
        , "to":6621
      }
      , {
        "from":7486
        , "to":6621
      }
      , {
        "from":7484
        , "to":6621
      }
      , {
        "from":7482
        , "to":6621
      }
      , {
        "from":7480
        , "to":6621
      }
      , {
        "from":7478
        , "to":6621
      }
      , {
        "from":7476
        , "to":6621
      }
      , {
        "from":7474
        , "to":6621
      }
      , {
        "from":7472
        , "to":6621
      }
      , {
        "from":7470
        , "to":6621
      }
      , {
        "from":7468
        , "to":6621
      }
      , {
        "from":7466
        , "to":6621
      }
      , {
        "from":7464
        , "to":6621
      }
      , {
        "from":7462
        , "to":6621
      }
      , {
        "from":7460
        , "to":6621
      }
      , {
        "from":7458
        , "to":6621
      }
      , {
        "from":7456
        , "to":6621
      }
      , {
        "from":7454
        , "to":6621
      }
      , {
        "from":7452
        , "to":6621
      }
      , {
        "from":7450
        , "to":6621
      }
      , {
        "from":7448
        , "to":6621
      }
      , {
        "from":7446
        , "to":6621
      }
      , {
        "from":7444
        , "to":6621
      }
      , {
        "from":7442
        , "to":6621
      }
      , {
        "from":7440
        , "to":6621
      }
      , {
        "from":7438
        , "to":6621
      }
      , {
        "from":7436
        , "to":6621
      }
      , {
        "from":7434
        , "to":6621
      }
      , {
        "from":7432
        , "to":6621
      }
      , {
        "from":7430
        , "to":6621
      }
      , {
        "from":7428
        , "to":6621
      }
      , {
        "from":7426
        , "to":6621
      }
      , {
        "from":7424
        , "to":6621
      }
      , {
        "from":7422
        , "to":6621
      }
      , {
        "from":7420
        , "to":6621
      }
      , {
        "from":7418
        , "to":6621
      }
      , {
        "from":7416
        , "to":6621
      }
      , {
        "from":7414
        , "to":6621
      }
      , {
        "from":7412
        , "to":6621
      }
      , {
        "from":7410
        , "to":6621
      }
      , {
        "from":7408
        , "to":6621
      }
      , {
        "from":7406
        , "to":6621
      }
      , {
        "from":7404
        , "to":6621
      }
      , {
        "from":7402
        , "to":6621
      }
      , {
        "from":7400
        , "to":6621
      }
      , {
        "from":7398
        , "to":6621
      }
      , {
        "from":7396
        , "to":6621
      }
      , {
        "from":7394
        , "to":6621
      }
      , {
        "from":7392
        , "to":6621
      }
      , {
        "from":7390
        , "to":6621
      }
      , {
        "from":7388
        , "to":6621
      }
      , {
        "from":7386
        , "to":6621
      }
      , {
        "from":7384
        , "to":6621
      }
      , {
        "from":7382
        , "to":6621
      }
      , {
        "from":7380
        , "to":6621
      }
      , {
        "from":7378
        , "to":6621
      }
      , {
        "from":7376
        , "to":6621
      }
      , {
        "from":7374
        , "to":6621
      }
      , {
        "from":7372
        , "to":6621
      }
      , {
        "from":7370
        , "to":6621
      }
      , {
        "from":7368
        , "to":6621
      }
      , {
        "from":7366
        , "to":6621
      }
      , {
        "from":7364
        , "to":6621
      }
      , {
        "from":7362
        , "to":6621
      }
      , {
        "from":7360
        , "to":6621
      }
      , {
        "from":7358
        , "to":6621
      }
      , {
        "from":7356
        , "to":6621
      }
      , {
        "from":7354
        , "to":6621
      }
      , {
        "from":7352
        , "to":6621
      }
      , {
        "from":7350
        , "to":6621
      }
      , {
        "from":7348
        , "to":6621
      }
      , {
        "from":7346
        , "to":6621
      }
      , {
        "from":7344
        , "to":6621
      }
      , {
        "from":7342
        , "to":6621
      }
      , {
        "from":7340
        , "to":6621
      }
      , {
        "from":7338
        , "to":6621
      }
      , {
        "from":7336
        , "to":6621
      }
      , {
        "from":7334
        , "to":6621
      }
      , {
        "from":7332
        , "to":6621
      }
      , {
        "from":7330
        , "to":6621
      }
      , {
        "from":7328
        , "to":6621
      }
      , {
        "from":7326
        , "to":6621
      }
      , {
        "from":7324
        , "to":6621
      }
      , {
        "from":7322
        , "to":6621
      }
      , {
        "from":7320
        , "to":6621
      }
      , {
        "from":7318
        , "to":6621
      }
      , {
        "from":7316
        , "to":6621
      }
      , {
        "from":7314
        , "to":6621
      }
      , {
        "from":7312
        , "to":6621
      }
      , {
        "from":7310
        , "to":6621
      }
      , {
        "from":7308
        , "to":6621
      }
      , {
        "from":7306
        , "to":6621
      }
      , {
        "from":7304
        , "to":6621
      }
      , {
        "from":7302
        , "to":6621
      }
      , {
        "from":7300
        , "to":6621
      }
      , {
        "from":7298
        , "to":6621
      }
      , {
        "from":7296
        , "to":6621
      }
      , {
        "from":7294
        , "to":6621
      }
      , {
        "from":7292
        , "to":6621
      }
      , {
        "from":7290
        , "to":6621
      }
      , {
        "from":7288
        , "to":6621
      }
      , {
        "from":7286
        , "to":6621
      }
      , {
        "from":7284
        , "to":6621
      }
      , {
        "from":7282
        , "to":6621
      }
      , {
        "from":7280
        , "to":6621
      }
      , {
        "from":7278
        , "to":6621
      }
      , {
        "from":7276
        , "to":6621
      }
      , {
        "from":7274
        , "to":6621
      }
      , {
        "from":7272
        , "to":6621
      }
      , {
        "from":7270
        , "to":6621
      }
      , {
        "from":7268
        , "to":6621
      }
      , {
        "from":7266
        , "to":6621
      }
      , {
        "from":7264
        , "to":6621
      }
      , {
        "from":7262
        , "to":6621
      }
      , {
        "from":7260
        , "to":6621
      }
      , {
        "from":7258
        , "to":6621
      }
      , {
        "from":7256
        , "to":6621
      }
      , {
        "from":7254
        , "to":6621
      }
      , {
        "from":7252
        , "to":6621
      }
      , {
        "from":7250
        , "to":6621
      }
      , {
        "from":7248
        , "to":6621
      }
      , {
        "from":7246
        , "to":6621
      }
      , {
        "from":7244
        , "to":6621
      }
      , {
        "from":7242
        , "to":6621
      }
      , {
        "from":7240
        , "to":6621
      }
      , {
        "from":7238
        , "to":6621
      }
      , {
        "from":7236
        , "to":6621
      }
      , {
        "from":7234
        , "to":6621
      }
      , {
        "from":7232
        , "to":6621
      }
      , {
        "from":7230
        , "to":6621
      }
      , {
        "from":7228
        , "to":6621
      }
      , {
        "from":7226
        , "to":6621
      }
      , {
        "from":7224
        , "to":6621
      }
      , {
        "from":7222
        , "to":6621
      }
      , {
        "from":7220
        , "to":6621
      }
      , {
        "from":7218
        , "to":6621
      }
      , {
        "from":7216
        , "to":6621
      }
      , {
        "from":7214
        , "to":6621
      }
      , {
        "from":7212
        , "to":6621
      }
      , {
        "from":7210
        , "to":6621
      }
      , {
        "from":7208
        , "to":6621
      }
      , {
        "from":7206
        , "to":6621
      }
      , {
        "from":7204
        , "to":6621
      }
      , {
        "from":7202
        , "to":6621
      }
      , {
        "from":7200
        , "to":6621
      }
      , {
        "from":7198
        , "to":6621
      }
      , {
        "from":7196
        , "to":6621
      }
      , {
        "from":7194
        , "to":6621
      }
      , {
        "from":7192
        , "to":6621
      }
      , {
        "from":7190
        , "to":6621
      }
      , {
        "from":7188
        , "to":6621
      }
      , {
        "from":7186
        , "to":6621
      }
      , {
        "from":7184
        , "to":6621
      }
      , {
        "from":7182
        , "to":6621
      }
      , {
        "from":7180
        , "to":6621
      }
      , {
        "from":7178
        , "to":6621
      }
      , {
        "from":7176
        , "to":6621
      }
      , {
        "from":7174
        , "to":6621
      }
      , {
        "from":7172
        , "to":6621
      }
      , {
        "from":7170
        , "to":6621
      }
      , {
        "from":7168
        , "to":6621
      }
      , {
        "from":7166
        , "to":6621
      }
      , {
        "from":7164
        , "to":6621
      }
      , {
        "from":7162
        , "to":6621
      }
      , {
        "from":7160
        , "to":6621
      }
      , {
        "from":7158
        , "to":6621
      }
      , {
        "from":7156
        , "to":6621
      }
      , {
        "from":7154
        , "to":6621
      }
      , {
        "from":7152
        , "to":6621
      }
      , {
        "from":7150
        , "to":6621
      }
      , {
        "from":7148
        , "to":6621
      }
      , {
        "from":7146
        , "to":6621
      }
      , {
        "from":7144
        , "to":6621
      }
      , {
        "from":7142
        , "to":6621
      }
      , {
        "from":7140
        , "to":6621
      }
      , {
        "from":7138
        , "to":6621
      }
      , {
        "from":7136
        , "to":6621
      }
      , {
        "from":7134
        , "to":6621
      }
      , {
        "from":7132
        , "to":6621
      }
      , {
        "from":7130
        , "to":6621
      }
      , {
        "from":7128
        , "to":6621
      }
      , {
        "from":7126
        , "to":6621
      }
      , {
        "from":7124
        , "to":6621
      }
      , {
        "from":7122
        , "to":6621
      }
      , {
        "from":7120
        , "to":6621
      }
      , {
        "from":7118
        , "to":6621
      }
      , {
        "from":7116
        , "to":6621
      }
      , {
        "from":7114
        , "to":6621
      }
      , {
        "from":7112
        , "to":6621
      }
      , {
        "from":7110
        , "to":6621
      }
      , {
        "from":7108
        , "to":6621
      }
      , {
        "from":7106
        , "to":6621
      }
      , {
        "from":7104
        , "to":6621
      }
      , {
        "from":7102
        , "to":6621
      }
      , {
        "from":7100
        , "to":6621
      }
      , {
        "from":7098
        , "to":6621
      }
      , {
        "from":7096
        , "to":6621
      }
      , {
        "from":7094
        , "to":6621
      }
      , {
        "from":7092
        , "to":6621
      }
      , {
        "from":7090
        , "to":6621
      }
      , {
        "from":7088
        , "to":6621
      }
      , {
        "from":7086
        , "to":6621
      }
      , {
        "from":7084
        , "to":6621
      }
      , {
        "from":7082
        , "to":6621
      }
      , {
        "from":7080
        , "to":6621
      }
      , {
        "from":7078
        , "to":6621
      }
      , {
        "from":7076
        , "to":6621
      }
      , {
        "from":7074
        , "to":6621
      }
      , {
        "from":7072
        , "to":6621
      }
      , {
        "from":7070
        , "to":6621
      }
      , {
        "from":7068
        , "to":6621
      }
      , {
        "from":7066
        , "to":6621
      }
      , {
        "from":7064
        , "to":6621
      }
      , {
        "from":7062
        , "to":6621
      }
      , {
        "from":7060
        , "to":6621
      }
      , {
        "from":7058
        , "to":6621
      }
      , {
        "from":7056
        , "to":6621
      }
      , {
        "from":7054
        , "to":6621
      }
      , {
        "from":7052
        , "to":6621
      }
      , {
        "from":7050
        , "to":6621
      }
      , {
        "from":7048
        , "to":6621
      }
      , {
        "from":7046
        , "to":6621
      }
      , {
        "from":7044
        , "to":6621
      }
      , {
        "from":7042
        , "to":6621
      }
      , {
        "from":7040
        , "to":6621
      }
      , {
        "from":7038
        , "to":6621
      }
      , {
        "from":7036
        , "to":6621
      }
      , {
        "from":7034
        , "to":6621
      }
      , {
        "from":7032
        , "to":6621
      }
      , {
        "from":7030
        , "to":6621
      }
      , {
        "from":7028
        , "to":6621
      }
      , {
        "from":7026
        , "to":6621
      }
      , {
        "from":7024
        , "to":6621
      }
      , {
        "from":7022
        , "to":6621
      }
      , {
        "from":7020
        , "to":6621
      }
      , {
        "from":7018
        , "to":6621
      }
      , {
        "from":7016
        , "to":6621
      }
      , {
        "from":7014
        , "to":6621
      }
      , {
        "from":7012
        , "to":6621
      }
      , {
        "from":7010
        , "to":6621
      }
      , {
        "from":7008
        , "to":6621
      }
      , {
        "from":7006
        , "to":6621
      }
      , {
        "from":7004
        , "to":6621
      }
      , {
        "from":7002
        , "to":6621
      }
      , {
        "from":7000
        , "to":6621
      }
      , {
        "from":6998
        , "to":6621
      }
      , {
        "from":6996
        , "to":6621
      }
      , {
        "from":6994
        , "to":6621
      }
      , {
        "from":6992
        , "to":6621
      }
      , {
        "from":6990
        , "to":6621
      }
      , {
        "from":6988
        , "to":6621
      }
      , {
        "from":6986
        , "to":6621
      }
      , {
        "from":6984
        , "to":6621
      }
      , {
        "from":6982
        , "to":6621
      }
      , {
        "from":6980
        , "to":6621
      }
      , {
        "from":6978
        , "to":6621
      }
      , {
        "from":6976
        , "to":6621
      }
      , {
        "from":6974
        , "to":6621
      }
      , {
        "from":6972
        , "to":6621
      }
      , {
        "from":6970
        , "to":6621
      }
      , {
        "from":6968
        , "to":6621
      }
      , {
        "from":6966
        , "to":6621
      }
      , {
        "from":6964
        , "to":6621
      }
      , {
        "from":6962
        , "to":6621
      }
      , {
        "from":6960
        , "to":6621
      }
      , {
        "from":6958
        , "to":6621
      }
      , {
        "from":6956
        , "to":6621
      }
      , {
        "from":6954
        , "to":6621
      }
      , {
        "from":6952
        , "to":6621
      }
      , {
        "from":6950
        , "to":6621
      }
      , {
        "from":6948
        , "to":6621
      }
      , {
        "from":6946
        , "to":6621
      }
      , {
        "from":6944
        , "to":6621
      }
      , {
        "from":6942
        , "to":6621
      }
      , {
        "from":6940
        , "to":6621
      }
      , {
        "from":6938
        , "to":6621
      }
      , {
        "from":6936
        , "to":6621
      }
      , {
        "from":6934
        , "to":6621
      }
      , {
        "from":6932
        , "to":6621
      }
      , {
        "from":6930
        , "to":6621
      }
      , {
        "from":6928
        , "to":6621
      }
      , {
        "from":6926
        , "to":6621
      }
      , {
        "from":6924
        , "to":6621
      }
      , {
        "from":6922
        , "to":6621
      }
      , {
        "from":6920
        , "to":6621
      }
      , {
        "from":6918
        , "to":6621
      }
      , {
        "from":6916
        , "to":6621
      }
      , {
        "from":6914
        , "to":6621
      }
      , {
        "from":6912
        , "to":6621
      }
      , {
        "from":6910
        , "to":6621
      }
      , {
        "from":6908
        , "to":6621
      }
      , {
        "from":6906
        , "to":6621
      }
      , {
        "from":6904
        , "to":6621
      }
      , {
        "from":6902
        , "to":6621
      }
      , {
        "from":6900
        , "to":6621
      }
      , {
        "from":6898
        , "to":6621
      }
      , {
        "from":6896
        , "to":6621
      }
      , {
        "from":6894
        , "to":6621
      }
      , {
        "from":6892
        , "to":6621
      }
      , {
        "from":6890
        , "to":6621
      }
      , {
        "from":6888
        , "to":6621
      }
      , {
        "from":6886
        , "to":6621
      }
      , {
        "from":6884
        , "to":6621
      }
      , {
        "from":6882
        , "to":6621
      }
      , {
        "from":6880
        , "to":6621
      }
      , {
        "from":6878
        , "to":6621
      }
      , {
        "from":6876
        , "to":6621
      }
      , {
        "from":6874
        , "to":6621
      }
      , {
        "from":6872
        , "to":6621
      }
      , {
        "from":6870
        , "to":6621
      }
      , {
        "from":6868
        , "to":6621
      }
      , {
        "from":6866
        , "to":6621
      }
      , {
        "from":6864
        , "to":6621
      }
      , {
        "from":6862
        , "to":6621
      }
      , {
        "from":6860
        , "to":6621
      }
      , {
        "from":6858
        , "to":6621
      }
      , {
        "from":6856
        , "to":6621
      }
      , {
        "from":6854
        , "to":6621
      }
      , {
        "from":6852
        , "to":6621
      }
      , {
        "from":6850
        , "to":6621
      }
      , {
        "from":6848
        , "to":6621
      }
      , {
        "from":6846
        , "to":6621
      }
      , {
        "from":6844
        , "to":6621
      }
      , {
        "from":6842
        , "to":6621
      }
      , {
        "from":6840
        , "to":6621
      }
      , {
        "from":6838
        , "to":6621
      }
      , {
        "from":6836
        , "to":6621
      }
      , {
        "from":6834
        , "to":6621
      }
      , {
        "from":6832
        , "to":6621
      }
      , {
        "from":6830
        , "to":6621
      }
      , {
        "from":6828
        , "to":6621
      }
      , {
        "from":6826
        , "to":6621
      }
      , {
        "from":6824
        , "to":6621
      }
      , {
        "from":6822
        , "to":6621
      }
      , {
        "from":6820
        , "to":6621
      }
      , {
        "from":6818
        , "to":6621
      }
      , {
        "from":6816
        , "to":6621
      }
      , {
        "from":6814
        , "to":6621
      }
      , {
        "from":6812
        , "to":6621
      }
      , {
        "from":6810
        , "to":6621
      }
      , {
        "from":6808
        , "to":6621
      }
      , {
        "from":6806
        , "to":6621
      }
      , {
        "from":6804
        , "to":6621
      }
      , {
        "from":6802
        , "to":6621
      }
      , {
        "from":6800
        , "to":6621
      }
      , {
        "from":6798
        , "to":6621
      }
      , {
        "from":6796
        , "to":6621
      }
      , {
        "from":6794
        , "to":6621
      }
      , {
        "from":6792
        , "to":6621
      }
      , {
        "from":6790
        , "to":6621
      }
      , {
        "from":6788
        , "to":6621
      }
      , {
        "from":6786
        , "to":6621
      }
      , {
        "from":6784
        , "to":6621
      }
      , {
        "from":6782
        , "to":6621
      }
      , {
        "from":6780
        , "to":6621
      }
      , {
        "from":6778
        , "to":6621
      }
      , {
        "from":6776
        , "to":6621
      }
      , {
        "from":6774
        , "to":6621
      }
      , {
        "from":6772
        , "to":6621
      }
      , {
        "from":6770
        , "to":6621
      }
      , {
        "from":6768
        , "to":6621
      }
      , {
        "from":6766
        , "to":6621
      }
      , {
        "from":6764
        , "to":6621
      }
      , {
        "from":6762
        , "to":6621
      }
      , {
        "from":6760
        , "to":6621
      }
      , {
        "from":6758
        , "to":6621
      }
      , {
        "from":6756
        , "to":6621
      }
      , {
        "from":6754
        , "to":6621
      }
      , {
        "from":6752
        , "to":6621
      }
      , {
        "from":6750
        , "to":6621
      }
      , {
        "from":6748
        , "to":6621
      }
      , {
        "from":6746
        , "to":6621
      }
      , {
        "from":6744
        , "to":6621
      }
      , {
        "from":6742
        , "to":6621
      }
      , {
        "from":6740
        , "to":6621
      }
      , {
        "from":6738
        , "to":6621
      }
      , {
        "from":6736
        , "to":6621
      }
      , {
        "from":6734
        , "to":6621
      }
      , {
        "from":6732
        , "to":6621
      }
      , {
        "from":6730
        , "to":6621
      }
      , {
        "from":6728
        , "to":6621
      }
      , {
        "from":6726
        , "to":6621
      }
      , {
        "from":6724
        , "to":6621
      }
      , {
        "from":6722
        , "to":6621
      }
      , {
        "from":6720
        , "to":6621
      }
      , {
        "from":6718
        , "to":6621
      }
      , {
        "from":6716
        , "to":6621
      }
      , {
        "from":6714
        , "to":6621
      }
      , {
        "from":6712
        , "to":6621
      }
      , {
        "from":6710
        , "to":6621
      }
      , {
        "from":6708
        , "to":6621
      }
      , {
        "from":6706
        , "to":6621
      }
      , {
        "from":6704
        , "to":6621
      }
      , {
        "from":6702
        , "to":6621
      }
      , {
        "from":6700
        , "to":6621
      }
      , {
        "from":6698
        , "to":6621
      }
      , {
        "from":6696
        , "to":6621
      }
      , {
        "from":6694
        , "to":6621
      }
      , {
        "from":6692
        , "to":6621
      }
      , {
        "from":6690
        , "to":6621
      }
      , {
        "from":6688
        , "to":6621
      }
      , {
        "from":6686
        , "to":6621
      }
      , {
        "from":6684
        , "to":6621
      }
      , {
        "from":6682
        , "to":6621
      }
      , {
        "from":6680
        , "to":6621
      }
      , {
        "from":6678
        , "to":6621
      }
      , {
        "from":6676
        , "to":6621
      }
      , {
        "from":6674
        , "to":6621
      }
      , {
        "from":6672
        , "to":6621
      }
      , {
        "from":6670
        , "to":6621
      }
      , {
        "from":6668
        , "to":6621
      }
      , {
        "from":6666
        , "to":6621
      }
      , {
        "from":6663
        , "to":6621
      }
      , {
        "from":6638
        , "to":6639
      }
      , {
        "from":6639
        , "to":6640
      }
      , {
        "from":6640
        , "to":6641
      }
      , {
        "from":6634
        , "to":6621
      }
      , {
        "from":6632
        , "to":6621
      }
      , {
        "from":6626
        , "to":6641
      }
      , {
        "from":6626
        , "to":6627
      }
      , {
        "from":6626
        , "to":6621
      }
      , {
        "from":6627
        , "to":6628
      }
      , {
        "from":6641
        , "to":6621
      }
      , {
        "from":6624
        , "to":6655
      }
      , {
        "from":6624
        , "to":6625
      }
      , {
        "from":6624
        , "to":6621
      }
      , {
        "from":6625
        , "to":6628
      }
      , {
        "from":6625
        , "to":6621
      }
      , {
        "from":6628
        , "to":6621
      }
      , {
        "from":6655
        , "to":6621
      }
      , {
        "from":3600
        , "to":3602
      }
      , {
        "from":3601
        , "to":3602
      }
      , {
        "from":3602
        , "to":3603
      }
      , {
        "from":8465
        , "to":8467
      }
      , {
        "from":8462
        , "to":8464
      }
      , {
        "from":8459
        , "to":8461
      }
      , {
        "from":8456
        , "to":8458
      }
      , {
        "from":8453
        , "to":8455
      }
      , {
        "from":8450
        , "to":8452
      }
      , {
        "from":8447
        , "to":8449
      }
      , {
        "from":8444
        , "to":8446
      }
      , {
        "from":8441
        , "to":8443
      }
      , {
        "from":8438
        , "to":8440
      }
      , {
        "from":8435
        , "to":8437
      }
      , {
        "from":8432
        , "to":8434
      }
      , {
        "from":8429
        , "to":8431
      }
      , {
        "from":8426
        , "to":8428
      }
      , {
        "from":8423
        , "to":8425
      }
      , {
        "from":8420
        , "to":8422
      }
      , {
        "from":8417
        , "to":8419
      }
      , {
        "from":8414
        , "to":8416
      }
      , {
        "from":8411
        , "to":8413
      }
      , {
        "from":8408
        , "to":8410
      }
      , {
        "from":8405
        , "to":8407
      }
      , {
        "from":8402
        , "to":8404
      }
      , {
        "from":8399
        , "to":8401
      }
      , {
        "from":8396
        , "to":8398
      }
      , {
        "from":8393
        , "to":8395
      }
      , {
        "from":8390
        , "to":8392
      }
      , {
        "from":8387
        , "to":8389
      }
      , {
        "from":8384
        , "to":8386
      }
      , {
        "from":8381
        , "to":8383
      }
      , {
        "from":8378
        , "to":8380
      }
      , {
        "from":8375
        , "to":8377
      }
      , {
        "from":8372
        , "to":8374
      }
      , {
        "from":8369
        , "to":8371
      }
      , {
        "from":8366
        , "to":8368
      }
      , {
        "from":8363
        , "to":8365
      }
      , {
        "from":8360
        , "to":8362
      }
      , {
        "from":8357
        , "to":8359
      }
      , {
        "from":8354
        , "to":8356
      }
      , {
        "from":8352
        , "to":8356
      }
      , {
        "from":8350
        , "to":8359
      }
      , {
        "from":8350
        , "to":8356
      }
      , {
        "from":8350
        , "to":8362
      }
      , {
        "from":8350
        , "to":8365
      }
      , {
        "from":8350
        , "to":8368
      }
      , {
        "from":8350
        , "to":8371
      }
      , {
        "from":8350
        , "to":8374
      }
      , {
        "from":8350
        , "to":8377
      }
      , {
        "from":8350
        , "to":8380
      }
      , {
        "from":8350
        , "to":8383
      }
      , {
        "from":8350
        , "to":8386
      }
      , {
        "from":8350
        , "to":8389
      }
      , {
        "from":8350
        , "to":8392
      }
      , {
        "from":8350
        , "to":8395
      }
      , {
        "from":8350
        , "to":8398
      }
      , {
        "from":8350
        , "to":8401
      }
      , {
        "from":8350
        , "to":8404
      }
      , {
        "from":8350
        , "to":8407
      }
      , {
        "from":8350
        , "to":8410
      }
      , {
        "from":8350
        , "to":8413
      }
      , {
        "from":8350
        , "to":8416
      }
      , {
        "from":8350
        , "to":8419
      }
      , {
        "from":8350
        , "to":8422
      }
      , {
        "from":8350
        , "to":8425
      }
      , {
        "from":8350
        , "to":8428
      }
      , {
        "from":8350
        , "to":8431
      }
      , {
        "from":8350
        , "to":8434
      }
      , {
        "from":8350
        , "to":8437
      }
      , {
        "from":8350
        , "to":8440
      }
      , {
        "from":8350
        , "to":8443
      }
      , {
        "from":8350
        , "to":8446
      }
      , {
        "from":8350
        , "to":8449
      }
      , {
        "from":8350
        , "to":8452
      }
      , {
        "from":8350
        , "to":8455
      }
      , {
        "from":8350
        , "to":8458
      }
      , {
        "from":8350
        , "to":8461
      }
      , {
        "from":8350
        , "to":8464
      }
      , {
        "from":8350
        , "to":8467
      }
      , {
        "from":8350
        , "to":7572
      }
      , {
        "from":8356
        , "to":7572
      }
      , {
        "from":8347
        , "to":8349
      }
      , {
        "from":8344
        , "to":8346
      }
      , {
        "from":8341
        , "to":8343
      }
      , {
        "from":8338
        , "to":8340
      }
      , {
        "from":8335
        , "to":8337
      }
      , {
        "from":8332
        , "to":8334
      }
      , {
        "from":8329
        , "to":8331
      }
      , {
        "from":8326
        , "to":8328
      }
      , {
        "from":8323
        , "to":8325
      }
      , {
        "from":8320
        , "to":8322
      }
      , {
        "from":8317
        , "to":8319
      }
      , {
        "from":8314
        , "to":8316
      }
      , {
        "from":8311
        , "to":8313
      }
      , {
        "from":8308
        , "to":8310
      }
      , {
        "from":8305
        , "to":8307
      }
      , {
        "from":8302
        , "to":8304
      }
      , {
        "from":8299
        , "to":8301
      }
      , {
        "from":8296
        , "to":8298
      }
      , {
        "from":8293
        , "to":8295
      }
      , {
        "from":8290
        , "to":8292
      }
      , {
        "from":8287
        , "to":8289
      }
      , {
        "from":8284
        , "to":8286
      }
      , {
        "from":8281
        , "to":8283
      }
      , {
        "from":8278
        , "to":8280
      }
      , {
        "from":8275
        , "to":8277
      }
      , {
        "from":8272
        , "to":8274
      }
      , {
        "from":8269
        , "to":8271
      }
      , {
        "from":8266
        , "to":8268
      }
      , {
        "from":8263
        , "to":8265
      }
      , {
        "from":8037
        , "to":8039
      }
      , {
        "from":8037
        , "to":8087
      }
      , {
        "from":8037
        , "to":8061
      }
      , {
        "from":8251
        , "to":8253
      }
      , {
        "from":8254
        , "to":8256
      }
      , {
        "from":8257
        , "to":8259
      }
      , {
        "from":8260
        , "to":8262
      }
      , {
        "from":7716
        , "to":8036
      }
      , {
        "from":7716
        , "to":8014
      }
      , {
        "from":7716
        , "to":7992
      }
      , {
        "from":7716
        , "to":7970
      }
      , {
        "from":7716
        , "to":7948
      }
      , {
        "from":7716
        , "to":7927
      }
      , {
        "from":7716
        , "to":7906
      }
      , {
        "from":7716
        , "to":7885
      }
      , {
        "from":7716
        , "to":7864
      }
      , {
        "from":7716
        , "to":7843
      }
      , {
        "from":7716
        , "to":7822
      }
      , {
        "from":7716
        , "to":7801
      }
      , {
        "from":7716
        , "to":7780
      }
      , {
        "from":7716
        , "to":7759
      }
      , {
        "from":7716
        , "to":7738
      }
      , {
        "from":7716
        , "to":7717
      }
      , {
        "from":7695
        , "to":7713
      }
      , {
        "from":7695
        , "to":7735
      }
      , {
        "from":7695
        , "to":7756
      }
      , {
        "from":7695
        , "to":7777
      }
      , {
        "from":7695
        , "to":7798
      }
      , {
        "from":7695
        , "to":7819
      }
      , {
        "from":7695
        , "to":7840
      }
      , {
        "from":7695
        , "to":7861
      }
      , {
        "from":7695
        , "to":7882
      }
      , {
        "from":7695
        , "to":7903
      }
      , {
        "from":7695
        , "to":7924
      }
      , {
        "from":7695
        , "to":7945
      }
      , {
        "from":7695
        , "to":7966
      }
      , {
        "from":7695
        , "to":7988
      }
      , {
        "from":7695
        , "to":8010
      }
      , {
        "from":7695
        , "to":8032
      }
      , {
        "from":8248
        , "to":8250
      }
      , {
        "from":8245
        , "to":8247
      }
      , {
        "from":8242
        , "to":8244
      }
      , {
        "from":8239
        , "to":8241
      }
      , {
        "from":8236
        , "to":8238
      }
      , {
        "from":8233
        , "to":8235
      }
      , {
        "from":8230
        , "to":8232
      }
      , {
        "from":8227
        , "to":8229
      }
      , {
        "from":8224
        , "to":8226
      }
      , {
        "from":8221
        , "to":8223
      }
      , {
        "from":8218
        , "to":8220
      }
      , {
        "from":8215
        , "to":8217
      }
      , {
        "from":8212
        , "to":8214
      }
      , {
        "from":8209
        , "to":8211
      }
      , {
        "from":8206
        , "to":8208
      }
      , {
        "from":8203
        , "to":8205
      }
      , {
        "from":8200
        , "to":8202
      }
      , {
        "from":8197
        , "to":8199
      }
      , {
        "from":8194
        , "to":8196
      }
      , {
        "from":8191
        , "to":8193
      }
      , {
        "from":8188
        , "to":8190
      }
      , {
        "from":8185
        , "to":8187
      }
      , {
        "from":8182
        , "to":8184
      }
      , {
        "from":8179
        , "to":8181
      }
      , {
        "from":8176
        , "to":8178
      }
      , {
        "from":8173
        , "to":8175
      }
      , {
        "from":8170
        , "to":8172
      }
      , {
        "from":8167
        , "to":8169
      }
      , {
        "from":8164
        , "to":8166
      }
      , {
        "from":8161
        , "to":8163
      }
      , {
        "from":8158
        , "to":8160
      }
      , {
        "from":8155
        , "to":8157
      }
      , {
        "from":7575
        , "to":7576
      }
      , {
        "from":7575
        , "to":7717
      }
      , {
        "from":7575
        , "to":7572
      }
      , {
        "from":7577
        , "to":7578
      }
      , {
        "from":7577
        , "to":7801
      }
      , {
        "from":7577
        , "to":7572
      }
      , {
        "from":7579
        , "to":7580
      }
      , {
        "from":7579
        , "to":7885
      }
      , {
        "from":7579
        , "to":7572
      }
      , {
        "from":7581
        , "to":7582
      }
      , {
        "from":7581
        , "to":7738
      }
      , {
        "from":7581
        , "to":7572
      }
      , {
        "from":7583
        , "to":7584
      }
      , {
        "from":7583
        , "to":7822
      }
      , {
        "from":7583
        , "to":7572
      }
      , {
        "from":7585
        , "to":7586
      }
      , {
        "from":7585
        , "to":7906
      }
      , {
        "from":7585
        , "to":7572
      }
      , {
        "from":7587
        , "to":7588
      }
      , {
        "from":7587
        , "to":7759
      }
      , {
        "from":7587
        , "to":7572
      }
      , {
        "from":7589
        , "to":7590
      }
      , {
        "from":7589
        , "to":7843
      }
      , {
        "from":7589
        , "to":7572
      }
      , {
        "from":7591
        , "to":7592
      }
      , {
        "from":7591
        , "to":7927
      }
      , {
        "from":7591
        , "to":7572
      }
      , {
        "from":7593
        , "to":7594
      }
      , {
        "from":7593
        , "to":7780
      }
      , {
        "from":7593
        , "to":7572
      }
      , {
        "from":7595
        , "to":7596
      }
      , {
        "from":7595
        , "to":7864
      }
      , {
        "from":7595
        , "to":7572
      }
      , {
        "from":7597
        , "to":7598
      }
      , {
        "from":7597
        , "to":7948
      }
      , {
        "from":7597
        , "to":7572
      }
      , {
        "from":7599
        , "to":7600
      }
      , {
        "from":7599
        , "to":7712
      }
      , {
        "from":7599
        , "to":7572
      }
      , {
        "from":7712
        , "to":7713
      }
      , {
        "from":7713
        , "to":7714
      }
      , {
        "from":7601
        , "to":7602
      }
      , {
        "from":7601
        , "to":7797
      }
      , {
        "from":7601
        , "to":7572
      }
      , {
        "from":7797
        , "to":7798
      }
      , {
        "from":7798
        , "to":7799
      }
      , {
        "from":7603
        , "to":7604
      }
      , {
        "from":7603
        , "to":7881
      }
      , {
        "from":7603
        , "to":7572
      }
      , {
        "from":7881
        , "to":7882
      }
      , {
        "from":7882
        , "to":7883
      }
      , {
        "from":7605
        , "to":7606
      }
      , {
        "from":7605
        , "to":7965
      }
      , {
        "from":7605
        , "to":7572
      }
      , {
        "from":7965
        , "to":7966
      }
      , {
        "from":7966
        , "to":7967
      }
      , {
        "from":7607
        , "to":7608
      }
      , {
        "from":7607
        , "to":7734
      }
      , {
        "from":7607
        , "to":7572
      }
      , {
        "from":7734
        , "to":7735
      }
      , {
        "from":7735
        , "to":7736
      }
      , {
        "from":7609
        , "to":7610
      }
      , {
        "from":7609
        , "to":7818
      }
      , {
        "from":7609
        , "to":7572
      }
      , {
        "from":7818
        , "to":7819
      }
      , {
        "from":7819
        , "to":7820
      }
      , {
        "from":7611
        , "to":7612
      }
      , {
        "from":7611
        , "to":7902
      }
      , {
        "from":7611
        , "to":7572
      }
      , {
        "from":7902
        , "to":7903
      }
      , {
        "from":7903
        , "to":7904
      }
      , {
        "from":7613
        , "to":7614
      }
      , {
        "from":7613
        , "to":7987
      }
      , {
        "from":7613
        , "to":7572
      }
      , {
        "from":7987
        , "to":7988
      }
      , {
        "from":7988
        , "to":7989
      }
      , {
        "from":7615
        , "to":7616
      }
      , {
        "from":7615
        , "to":7755
      }
      , {
        "from":7615
        , "to":7572
      }
      , {
        "from":7755
        , "to":7756
      }
      , {
        "from":7756
        , "to":7757
      }
      , {
        "from":7617
        , "to":7618
      }
      , {
        "from":7617
        , "to":7839
      }
      , {
        "from":7617
        , "to":7572
      }
      , {
        "from":7839
        , "to":7840
      }
      , {
        "from":7840
        , "to":7841
      }
      , {
        "from":7619
        , "to":7620
      }
      , {
        "from":7619
        , "to":7923
      }
      , {
        "from":7619
        , "to":7572
      }
      , {
        "from":7923
        , "to":7924
      }
      , {
        "from":7924
        , "to":7925
      }
      , {
        "from":7621
        , "to":7622
      }
      , {
        "from":7621
        , "to":8009
      }
      , {
        "from":7621
        , "to":7572
      }
      , {
        "from":8009
        , "to":8010
      }
      , {
        "from":8010
        , "to":8011
      }
      , {
        "from":7623
        , "to":7624
      }
      , {
        "from":7623
        , "to":7776
      }
      , {
        "from":7623
        , "to":7572
      }
      , {
        "from":7776
        , "to":7777
      }
      , {
        "from":7777
        , "to":7778
      }
      , {
        "from":7625
        , "to":7626
      }
      , {
        "from":7625
        , "to":7860
      }
      , {
        "from":7625
        , "to":7572
      }
      , {
        "from":7860
        , "to":7861
      }
      , {
        "from":7861
        , "to":7862
      }
      , {
        "from":7627
        , "to":7628
      }
      , {
        "from":7627
        , "to":7944
      }
      , {
        "from":7627
        , "to":7572
      }
      , {
        "from":7944
        , "to":7945
      }
      , {
        "from":7945
        , "to":7946
      }
      , {
        "from":7629
        , "to":7630
      }
      , {
        "from":7629
        , "to":8031
      }
      , {
        "from":7629
        , "to":7572
      }
      , {
        "from":8031
        , "to":8032
      }
      , {
        "from":8032
        , "to":8033
      }
      , {
        "from":7631
        , "to":7632
      }
      , {
        "from":7632
        , "to":8157
      }
      , {
        "from":7632
        , "to":7774
      }
      , {
        "from":7774
        , "to":7775
      }
      , {
        "from":7775
        , "to":7858
      }
      , {
        "from":7775
        , "to":7778
      }
      , {
        "from":7858
        , "to":7859
      }
      , {
        "from":7859
        , "to":7942
      }
      , {
        "from":7859
        , "to":7862
      }
      , {
        "from":7942
        , "to":7943
      }
      , {
        "from":7943
        , "to":8029
      }
      , {
        "from":7943
        , "to":7946
      }
      , {
        "from":8029
        , "to":8030
      }
      , {
        "from":8030
        , "to":8033
      }
      , {
        "from":8157
        , "to":8467
      }
      , {
        "from":8157
        , "to":7572
      }
      , {
        "from":8467
        , "to":7572
      }
      , {
        "from":7633
        , "to":7634
      }
      , {
        "from":7634
        , "to":8160
      }
      , {
        "from":7634
        , "to":7772
      }
      , {
        "from":7772
        , "to":7773
      }
      , {
        "from":7773
        , "to":7856
      }
      , {
        "from":7773
        , "to":7778
      }
      , {
        "from":7856
        , "to":7857
      }
      , {
        "from":7857
        , "to":7940
      }
      , {
        "from":7857
        , "to":7862
      }
      , {
        "from":7940
        , "to":7941
      }
      , {
        "from":7941
        , "to":8027
      }
      , {
        "from":7941
        , "to":7946
      }
      , {
        "from":8027
        , "to":8028
      }
      , {
        "from":8028
        , "to":8033
      }
      , {
        "from":8160
        , "to":8464
      }
      , {
        "from":8160
        , "to":7572
      }
      , {
        "from":8464
        , "to":7572
      }
      , {
        "from":7635
        , "to":7636
      }
      , {
        "from":7636
        , "to":8163
      }
      , {
        "from":7636
        , "to":7770
      }
      , {
        "from":7770
        , "to":7771
      }
      , {
        "from":7771
        , "to":7854
      }
      , {
        "from":7771
        , "to":7778
      }
      , {
        "from":7854
        , "to":7855
      }
      , {
        "from":7855
        , "to":7938
      }
      , {
        "from":7855
        , "to":7862
      }
      , {
        "from":7938
        , "to":7939
      }
      , {
        "from":7939
        , "to":8025
      }
      , {
        "from":7939
        , "to":7946
      }
      , {
        "from":8025
        , "to":8026
      }
      , {
        "from":8026
        , "to":8033
      }
      , {
        "from":8163
        , "to":8461
      }
      , {
        "from":8163
        , "to":7572
      }
      , {
        "from":8461
        , "to":7572
      }
      , {
        "from":7637
        , "to":7638
      }
      , {
        "from":7638
        , "to":8166
      }
      , {
        "from":7638
        , "to":7768
      }
      , {
        "from":7768
        , "to":7769
      }
      , {
        "from":7769
        , "to":7852
      }
      , {
        "from":7769
        , "to":7778
      }
      , {
        "from":7852
        , "to":7853
      }
      , {
        "from":7853
        , "to":7936
      }
      , {
        "from":7853
        , "to":7862
      }
      , {
        "from":7936
        , "to":7937
      }
      , {
        "from":7937
        , "to":8023
      }
      , {
        "from":7937
        , "to":7946
      }
      , {
        "from":8023
        , "to":8024
      }
      , {
        "from":8024
        , "to":8033
      }
      , {
        "from":8166
        , "to":8458
      }
      , {
        "from":8166
        , "to":7572
      }
      , {
        "from":8458
        , "to":7572
      }
      , {
        "from":7639
        , "to":7640
      }
      , {
        "from":7640
        , "to":8169
      }
      , {
        "from":7640
        , "to":7753
      }
      , {
        "from":7753
        , "to":7754
      }
      , {
        "from":7754
        , "to":7837
      }
      , {
        "from":7754
        , "to":7757
      }
      , {
        "from":7837
        , "to":7838
      }
      , {
        "from":7838
        , "to":7921
      }
      , {
        "from":7838
        , "to":7841
      }
      , {
        "from":7921
        , "to":7922
      }
      , {
        "from":7922
        , "to":8007
      }
      , {
        "from":7922
        , "to":7925
      }
      , {
        "from":8007
        , "to":8008
      }
      , {
        "from":8008
        , "to":8011
      }
      , {
        "from":8169
        , "to":8455
      }
      , {
        "from":8169
        , "to":7572
      }
      , {
        "from":8455
        , "to":7572
      }
      , {
        "from":7641
        , "to":7642
      }
      , {
        "from":7642
        , "to":8172
      }
      , {
        "from":7642
        , "to":7751
      }
      , {
        "from":7751
        , "to":7752
      }
      , {
        "from":7752
        , "to":7835
      }
      , {
        "from":7752
        , "to":7757
      }
      , {
        "from":7835
        , "to":7836
      }
      , {
        "from":7836
        , "to":7919
      }
      , {
        "from":7836
        , "to":7841
      }
      , {
        "from":7919
        , "to":7920
      }
      , {
        "from":7920
        , "to":8005
      }
      , {
        "from":7920
        , "to":7925
      }
      , {
        "from":8005
        , "to":8006
      }
      , {
        "from":8006
        , "to":8011
      }
      , {
        "from":8172
        , "to":8452
      }
      , {
        "from":8172
        , "to":7572
      }
      , {
        "from":8452
        , "to":7572
      }
      , {
        "from":7643
        , "to":7644
      }
      , {
        "from":7644
        , "to":8175
      }
      , {
        "from":7644
        , "to":7749
      }
      , {
        "from":7749
        , "to":7750
      }
      , {
        "from":7750
        , "to":7833
      }
      , {
        "from":7750
        , "to":7757
      }
      , {
        "from":7833
        , "to":7834
      }
      , {
        "from":7834
        , "to":7917
      }
      , {
        "from":7834
        , "to":7841
      }
      , {
        "from":7917
        , "to":7918
      }
      , {
        "from":7918
        , "to":8003
      }
      , {
        "from":7918
        , "to":7925
      }
      , {
        "from":8003
        , "to":8004
      }
      , {
        "from":8004
        , "to":8011
      }
      , {
        "from":8175
        , "to":8449
      }
      , {
        "from":8175
        , "to":7572
      }
      , {
        "from":8449
        , "to":7572
      }
      , {
        "from":7645
        , "to":7646
      }
      , {
        "from":7646
        , "to":8178
      }
      , {
        "from":7646
        , "to":7747
      }
      , {
        "from":7747
        , "to":7748
      }
      , {
        "from":7748
        , "to":7831
      }
      , {
        "from":7748
        , "to":7757
      }
      , {
        "from":7831
        , "to":7832
      }
      , {
        "from":7832
        , "to":7915
      }
      , {
        "from":7832
        , "to":7841
      }
      , {
        "from":7915
        , "to":7916
      }
      , {
        "from":7916
        , "to":8001
      }
      , {
        "from":7916
        , "to":7925
      }
      , {
        "from":8001
        , "to":8002
      }
      , {
        "from":8002
        , "to":8011
      }
      , {
        "from":8178
        , "to":8446
      }
      , {
        "from":8178
        , "to":7572
      }
      , {
        "from":8446
        , "to":7572
      }
      , {
        "from":7647
        , "to":7648
      }
      , {
        "from":7648
        , "to":8181
      }
      , {
        "from":7648
        , "to":7732
      }
      , {
        "from":7732
        , "to":7733
      }
      , {
        "from":7733
        , "to":7816
      }
      , {
        "from":7733
        , "to":7736
      }
      , {
        "from":7816
        , "to":7817
      }
      , {
        "from":7817
        , "to":7900
      }
      , {
        "from":7817
        , "to":7820
      }
      , {
        "from":7900
        , "to":7901
      }
      , {
        "from":7901
        , "to":7985
      }
      , {
        "from":7901
        , "to":7904
      }
      , {
        "from":7985
        , "to":7986
      }
      , {
        "from":7986
        , "to":7989
      }
      , {
        "from":8181
        , "to":8443
      }
      , {
        "from":8181
        , "to":7572
      }
      , {
        "from":8443
        , "to":7572
      }
      , {
        "from":7649
        , "to":7650
      }
      , {
        "from":7650
        , "to":8184
      }
      , {
        "from":7650
        , "to":7730
      }
      , {
        "from":7730
        , "to":7731
      }
      , {
        "from":7731
        , "to":7814
      }
      , {
        "from":7731
        , "to":7736
      }
      , {
        "from":7814
        , "to":7815
      }
      , {
        "from":7815
        , "to":7898
      }
      , {
        "from":7815
        , "to":7820
      }
      , {
        "from":7898
        , "to":7899
      }
      , {
        "from":7899
        , "to":7983
      }
      , {
        "from":7899
        , "to":7904
      }
      , {
        "from":7983
        , "to":7984
      }
      , {
        "from":7984
        , "to":7989
      }
      , {
        "from":8184
        , "to":8440
      }
      , {
        "from":8184
        , "to":7572
      }
      , {
        "from":8440
        , "to":7572
      }
      , {
        "from":7651
        , "to":7652
      }
      , {
        "from":7652
        , "to":8187
      }
      , {
        "from":7652
        , "to":7728
      }
      , {
        "from":7728
        , "to":7729
      }
      , {
        "from":7729
        , "to":7812
      }
      , {
        "from":7729
        , "to":7736
      }
      , {
        "from":7812
        , "to":7813
      }
      , {
        "from":7813
        , "to":7896
      }
      , {
        "from":7813
        , "to":7820
      }
      , {
        "from":7896
        , "to":7897
      }
      , {
        "from":7897
        , "to":7981
      }
      , {
        "from":7897
        , "to":7904
      }
      , {
        "from":7981
        , "to":7982
      }
      , {
        "from":7982
        , "to":7989
      }
      , {
        "from":8187
        , "to":8437
      }
      , {
        "from":8187
        , "to":7572
      }
      , {
        "from":8437
        , "to":7572
      }
      , {
        "from":7653
        , "to":7654
      }
      , {
        "from":7654
        , "to":8190
      }
      , {
        "from":7654
        , "to":7726
      }
      , {
        "from":7726
        , "to":7727
      }
      , {
        "from":7727
        , "to":7810
      }
      , {
        "from":7727
        , "to":7736
      }
      , {
        "from":7810
        , "to":7811
      }
      , {
        "from":7811
        , "to":7894
      }
      , {
        "from":7811
        , "to":7820
      }
      , {
        "from":7894
        , "to":7895
      }
      , {
        "from":7895
        , "to":7979
      }
      , {
        "from":7895
        , "to":7904
      }
      , {
        "from":7979
        , "to":7980
      }
      , {
        "from":7980
        , "to":7989
      }
      , {
        "from":8190
        , "to":8434
      }
      , {
        "from":8190
        , "to":7572
      }
      , {
        "from":8434
        , "to":7572
      }
      , {
        "from":7655
        , "to":7656
      }
      , {
        "from":7656
        , "to":8193
      }
      , {
        "from":7656
        , "to":7710
      }
      , {
        "from":7710
        , "to":7711
      }
      , {
        "from":7711
        , "to":7795
      }
      , {
        "from":7711
        , "to":7714
      }
      , {
        "from":7795
        , "to":7796
      }
      , {
        "from":7796
        , "to":7879
      }
      , {
        "from":7796
        , "to":7799
      }
      , {
        "from":7879
        , "to":7880
      }
      , {
        "from":7880
        , "to":7963
      }
      , {
        "from":7880
        , "to":7883
      }
      , {
        "from":7963
        , "to":7964
      }
      , {
        "from":7964
        , "to":7967
      }
      , {
        "from":8193
        , "to":8431
      }
      , {
        "from":8193
        , "to":7572
      }
      , {
        "from":8431
        , "to":7572
      }
      , {
        "from":7657
        , "to":7658
      }
      , {
        "from":7658
        , "to":8196
      }
      , {
        "from":7658
        , "to":7708
      }
      , {
        "from":7708
        , "to":7709
      }
      , {
        "from":7709
        , "to":7793
      }
      , {
        "from":7709
        , "to":7714
      }
      , {
        "from":7793
        , "to":7794
      }
      , {
        "from":7794
        , "to":7877
      }
      , {
        "from":7794
        , "to":7799
      }
      , {
        "from":7877
        , "to":7878
      }
      , {
        "from":7878
        , "to":7961
      }
      , {
        "from":7878
        , "to":7883
      }
      , {
        "from":7961
        , "to":7962
      }
      , {
        "from":7962
        , "to":7967
      }
      , {
        "from":8196
        , "to":8428
      }
      , {
        "from":8196
        , "to":7572
      }
      , {
        "from":8428
        , "to":7572
      }
      , {
        "from":7659
        , "to":7660
      }
      , {
        "from":7660
        , "to":8199
      }
      , {
        "from":7660
        , "to":7706
      }
      , {
        "from":7706
        , "to":7707
      }
      , {
        "from":7707
        , "to":7791
      }
      , {
        "from":7707
        , "to":7714
      }
      , {
        "from":7791
        , "to":7792
      }
      , {
        "from":7792
        , "to":7875
      }
      , {
        "from":7792
        , "to":7799
      }
      , {
        "from":7875
        , "to":7876
      }
      , {
        "from":7876
        , "to":7959
      }
      , {
        "from":7876
        , "to":7883
      }
      , {
        "from":7959
        , "to":7960
      }
      , {
        "from":7960
        , "to":7967
      }
      , {
        "from":8199
        , "to":8425
      }
      , {
        "from":8199
        , "to":7572
      }
      , {
        "from":8425
        , "to":7572
      }
      , {
        "from":7661
        , "to":7662
      }
      , {
        "from":7662
        , "to":8202
      }
      , {
        "from":7662
        , "to":7704
      }
      , {
        "from":7704
        , "to":7705
      }
      , {
        "from":7705
        , "to":7789
      }
      , {
        "from":7705
        , "to":7714
      }
      , {
        "from":7789
        , "to":7790
      }
      , {
        "from":7790
        , "to":7873
      }
      , {
        "from":7790
        , "to":7799
      }
      , {
        "from":7873
        , "to":7874
      }
      , {
        "from":7874
        , "to":7957
      }
      , {
        "from":7874
        , "to":7883
      }
      , {
        "from":7957
        , "to":7958
      }
      , {
        "from":7958
        , "to":7967
      }
      , {
        "from":8202
        , "to":8422
      }
      , {
        "from":8202
        , "to":7572
      }
      , {
        "from":8422
        , "to":7572
      }
      , {
        "from":7663
        , "to":7664
      }
      , {
        "from":7664
        , "to":8205
      }
      , {
        "from":7664
        , "to":7955
      }
      , {
        "from":7955
        , "to":7956
      }
      , {
        "from":7956
        , "to":7977
      }
      , {
        "from":7956
        , "to":7967
      }
      , {
        "from":7977
        , "to":7978
      }
      , {
        "from":7978
        , "to":7999
      }
      , {
        "from":7978
        , "to":7989
      }
      , {
        "from":7999
        , "to":8000
      }
      , {
        "from":8000
        , "to":8021
      }
      , {
        "from":8000
        , "to":8011
      }
      , {
        "from":8021
        , "to":8022
      }
      , {
        "from":8022
        , "to":8033
      }
      , {
        "from":8205
        , "to":8419
      }
      , {
        "from":8205
        , "to":7572
      }
      , {
        "from":8419
        , "to":7572
      }
      , {
        "from":7665
        , "to":7666
      }
      , {
        "from":7666
        , "to":8208
      }
      , {
        "from":7666
        , "to":7953
      }
      , {
        "from":7953
        , "to":7954
      }
      , {
        "from":7954
        , "to":7975
      }
      , {
        "from":7954
        , "to":7967
      }
      , {
        "from":7975
        , "to":7976
      }
      , {
        "from":7976
        , "to":7997
      }
      , {
        "from":7976
        , "to":7989
      }
      , {
        "from":7997
        , "to":7998
      }
      , {
        "from":7998
        , "to":8019
      }
      , {
        "from":7998
        , "to":8011
      }
      , {
        "from":8019
        , "to":8020
      }
      , {
        "from":8020
        , "to":8033
      }
      , {
        "from":8208
        , "to":8416
      }
      , {
        "from":8208
        , "to":7572
      }
      , {
        "from":8416
        , "to":7572
      }
      , {
        "from":7667
        , "to":7668
      }
      , {
        "from":7668
        , "to":8211
      }
      , {
        "from":7668
        , "to":7951
      }
      , {
        "from":7951
        , "to":7952
      }
      , {
        "from":7952
        , "to":7973
      }
      , {
        "from":7952
        , "to":7967
      }
      , {
        "from":7973
        , "to":7974
      }
      , {
        "from":7974
        , "to":7995
      }
      , {
        "from":7974
        , "to":7989
      }
      , {
        "from":7995
        , "to":7996
      }
      , {
        "from":7996
        , "to":8017
      }
      , {
        "from":7996
        , "to":8011
      }
      , {
        "from":8017
        , "to":8018
      }
      , {
        "from":8018
        , "to":8033
      }
      , {
        "from":8211
        , "to":8413
      }
      , {
        "from":8211
        , "to":7572
      }
      , {
        "from":8413
        , "to":7572
      }
      , {
        "from":7669
        , "to":7670
      }
      , {
        "from":7670
        , "to":8214
      }
      , {
        "from":7670
        , "to":7949
      }
      , {
        "from":7949
        , "to":7950
      }
      , {
        "from":7950
        , "to":7971
      }
      , {
        "from":7950
        , "to":7967
      }
      , {
        "from":7967
        , "to":7968
      }
      , {
        "from":7968
        , "to":8304
      }
      , {
        "from":7968
        , "to":7970
      }
      , {
        "from":8304
        , "to":7572
      }
      , {
        "from":7971
        , "to":7972
      }
      , {
        "from":7972
        , "to":7993
      }
      , {
        "from":7972
        , "to":7989
      }
      , {
        "from":7989
        , "to":7990
      }
      , {
        "from":7990
        , "to":8292
      }
      , {
        "from":7990
        , "to":7992
      }
      , {
        "from":8292
        , "to":7572
      }
      , {
        "from":7993
        , "to":7994
      }
      , {
        "from":7994
        , "to":8015
      }
      , {
        "from":7994
        , "to":8011
      }
      , {
        "from":8011
        , "to":8012
      }
      , {
        "from":8012
        , "to":8280
      }
      , {
        "from":8012
        , "to":8014
      }
      , {
        "from":8280
        , "to":7572
      }
      , {
        "from":8015
        , "to":8016
      }
      , {
        "from":8016
        , "to":8033
      }
      , {
        "from":8033
        , "to":8034
      }
      , {
        "from":8034
        , "to":8268
      }
      , {
        "from":8034
        , "to":8036
      }
      , {
        "from":8268
        , "to":7572
      }
      , {
        "from":8214
        , "to":8410
      }
      , {
        "from":8214
        , "to":7572
      }
      , {
        "from":8410
        , "to":7572
      }
      , {
        "from":7671
        , "to":7672
      }
      , {
        "from":7672
        , "to":8217
      }
      , {
        "from":7672
        , "to":7871
      }
      , {
        "from":7871
        , "to":7872
      }
      , {
        "from":7872
        , "to":7892
      }
      , {
        "from":7872
        , "to":7883
      }
      , {
        "from":7892
        , "to":7893
      }
      , {
        "from":7893
        , "to":7913
      }
      , {
        "from":7893
        , "to":7904
      }
      , {
        "from":7913
        , "to":7914
      }
      , {
        "from":7914
        , "to":7934
      }
      , {
        "from":7914
        , "to":7925
      }
      , {
        "from":7934
        , "to":7935
      }
      , {
        "from":7935
        , "to":7946
      }
      , {
        "from":8217
        , "to":8407
      }
      , {
        "from":8217
        , "to":7572
      }
      , {
        "from":8407
        , "to":7572
      }
      , {
        "from":7673
        , "to":7674
      }
      , {
        "from":7674
        , "to":8220
      }
      , {
        "from":7674
        , "to":7869
      }
      , {
        "from":7869
        , "to":7870
      }
      , {
        "from":7870
        , "to":7890
      }
      , {
        "from":7870
        , "to":7883
      }
      , {
        "from":7890
        , "to":7891
      }
      , {
        "from":7891
        , "to":7911
      }
      , {
        "from":7891
        , "to":7904
      }
      , {
        "from":7911
        , "to":7912
      }
      , {
        "from":7912
        , "to":7932
      }
      , {
        "from":7912
        , "to":7925
      }
      , {
        "from":7932
        , "to":7933
      }
      , {
        "from":7933
        , "to":7946
      }
      , {
        "from":8220
        , "to":8404
      }
      , {
        "from":8220
        , "to":7572
      }
      , {
        "from":8404
        , "to":7572
      }
      , {
        "from":7675
        , "to":7676
      }
      , {
        "from":7676
        , "to":8223
      }
      , {
        "from":7676
        , "to":7867
      }
      , {
        "from":7867
        , "to":7868
      }
      , {
        "from":7868
        , "to":7888
      }
      , {
        "from":7868
        , "to":7883
      }
      , {
        "from":7888
        , "to":7889
      }
      , {
        "from":7889
        , "to":7909
      }
      , {
        "from":7889
        , "to":7904
      }
      , {
        "from":7909
        , "to":7910
      }
      , {
        "from":7910
        , "to":7930
      }
      , {
        "from":7910
        , "to":7925
      }
      , {
        "from":7930
        , "to":7931
      }
      , {
        "from":7931
        , "to":7946
      }
      , {
        "from":8223
        , "to":8401
      }
      , {
        "from":8223
        , "to":7572
      }
      , {
        "from":8401
        , "to":7572
      }
      , {
        "from":7677
        , "to":7678
      }
      , {
        "from":7678
        , "to":8226
      }
      , {
        "from":7678
        , "to":7865
      }
      , {
        "from":7865
        , "to":7866
      }
      , {
        "from":7866
        , "to":7886
      }
      , {
        "from":7866
        , "to":7883
      }
      , {
        "from":7883
        , "to":7884
      }
      , {
        "from":7884
        , "to":8307
      }
      , {
        "from":7884
        , "to":7885
      }
      , {
        "from":7885
        , "to":8065
      }
      , {
        "from":8065
        , "to":8066
      }
      , {
        "from":8066
        , "to":8346
      }
      , {
        "from":8346
        , "to":7572
      }
      , {
        "from":8307
        , "to":7572
      }
      , {
        "from":7886
        , "to":7887
      }
      , {
        "from":7887
        , "to":7907
      }
      , {
        "from":7887
        , "to":7904
      }
      , {
        "from":7904
        , "to":7905
      }
      , {
        "from":7905
        , "to":8295
      }
      , {
        "from":7905
        , "to":7906
      }
      , {
        "from":7906
        , "to":8071
      }
      , {
        "from":8071
        , "to":8072
      }
      , {
        "from":8072
        , "to":8337
      }
      , {
        "from":8337
        , "to":7572
      }
      , {
        "from":8295
        , "to":7572
      }
      , {
        "from":7907
        , "to":7908
      }
      , {
        "from":7908
        , "to":7928
      }
      , {
        "from":7908
        , "to":7925
      }
      , {
        "from":7925
        , "to":7926
      }
      , {
        "from":7926
        , "to":8283
      }
      , {
        "from":7926
        , "to":7927
      }
      , {
        "from":7927
        , "to":8077
      }
      , {
        "from":8077
        , "to":8078
      }
      , {
        "from":8078
        , "to":8328
      }
      , {
        "from":8328
        , "to":7572
      }
      , {
        "from":8283
        , "to":7572
      }
      , {
        "from":7928
        , "to":7929
      }
      , {
        "from":7929
        , "to":7946
      }
      , {
        "from":7946
        , "to":7947
      }
      , {
        "from":7947
        , "to":8271
      }
      , {
        "from":7947
        , "to":7948
      }
      , {
        "from":7948
        , "to":8083
      }
      , {
        "from":8083
        , "to":8084
      }
      , {
        "from":8084
        , "to":8319
      }
      , {
        "from":8319
        , "to":7572
      }
      , {
        "from":8271
        , "to":7572
      }
      , {
        "from":8226
        , "to":8398
      }
      , {
        "from":8226
        , "to":7572
      }
      , {
        "from":8398
        , "to":7572
      }
      , {
        "from":7679
        , "to":7680
      }
      , {
        "from":7680
        , "to":8229
      }
      , {
        "from":7680
        , "to":7787
      }
      , {
        "from":7787
        , "to":7788
      }
      , {
        "from":7788
        , "to":7808
      }
      , {
        "from":7788
        , "to":7799
      }
      , {
        "from":7808
        , "to":7809
      }
      , {
        "from":7809
        , "to":7829
      }
      , {
        "from":7809
        , "to":7820
      }
      , {
        "from":7829
        , "to":7830
      }
      , {
        "from":7830
        , "to":7850
      }
      , {
        "from":7830
        , "to":7841
      }
      , {
        "from":7850
        , "to":7851
      }
      , {
        "from":7851
        , "to":7862
      }
      , {
        "from":8229
        , "to":8395
      }
      , {
        "from":8229
        , "to":7572
      }
      , {
        "from":8395
        , "to":7572
      }
      , {
        "from":7681
        , "to":7682
      }
      , {
        "from":7682
        , "to":8232
      }
      , {
        "from":7682
        , "to":7785
      }
      , {
        "from":7785
        , "to":7786
      }
      , {
        "from":7786
        , "to":7806
      }
      , {
        "from":7786
        , "to":7799
      }
      , {
        "from":7806
        , "to":7807
      }
      , {
        "from":7807
        , "to":7827
      }
      , {
        "from":7807
        , "to":7820
      }
      , {
        "from":7827
        , "to":7828
      }
      , {
        "from":7828
        , "to":7848
      }
      , {
        "from":7828
        , "to":7841
      }
      , {
        "from":7848
        , "to":7849
      }
      , {
        "from":7849
        , "to":7862
      }
      , {
        "from":8232
        , "to":8392
      }
      , {
        "from":8232
        , "to":7572
      }
      , {
        "from":8392
        , "to":7572
      }
      , {
        "from":7683
        , "to":7684
      }
      , {
        "from":7684
        , "to":8235
      }
      , {
        "from":7684
        , "to":7783
      }
      , {
        "from":7783
        , "to":7784
      }
      , {
        "from":7784
        , "to":7804
      }
      , {
        "from":7784
        , "to":7799
      }
      , {
        "from":7804
        , "to":7805
      }
      , {
        "from":7805
        , "to":7825
      }
      , {
        "from":7805
        , "to":7820
      }
      , {
        "from":7825
        , "to":7826
      }
      , {
        "from":7826
        , "to":7846
      }
      , {
        "from":7826
        , "to":7841
      }
      , {
        "from":7846
        , "to":7847
      }
      , {
        "from":7847
        , "to":7862
      }
      , {
        "from":8235
        , "to":8389
      }
      , {
        "from":8235
        , "to":7572
      }
      , {
        "from":8389
        , "to":7572
      }
      , {
        "from":7685
        , "to":7686
      }
      , {
        "from":7686
        , "to":8238
      }
      , {
        "from":7686
        , "to":7781
      }
      , {
        "from":7781
        , "to":7782
      }
      , {
        "from":7782
        , "to":7802
      }
      , {
        "from":7782
        , "to":7799
      }
      , {
        "from":7799
        , "to":7800
      }
      , {
        "from":7800
        , "to":8310
      }
      , {
        "from":7800
        , "to":7801
      }
      , {
        "from":7801
        , "to":8063
      }
      , {
        "from":8063
        , "to":8064
      }
      , {
        "from":8064
        , "to":8349
      }
      , {
        "from":8349
        , "to":7572
      }
      , {
        "from":8310
        , "to":7572
      }
      , {
        "from":7802
        , "to":7803
      }
      , {
        "from":7803
        , "to":7823
      }
      , {
        "from":7803
        , "to":7820
      }
      , {
        "from":7820
        , "to":7821
      }
      , {
        "from":7821
        , "to":8298
      }
      , {
        "from":7821
        , "to":7822
      }
      , {
        "from":7822
        , "to":8069
      }
      , {
        "from":8069
        , "to":8070
      }
      , {
        "from":8070
        , "to":8340
      }
      , {
        "from":8340
        , "to":7572
      }
      , {
        "from":8298
        , "to":7572
      }
      , {
        "from":7823
        , "to":7824
      }
      , {
        "from":7824
        , "to":7844
      }
      , {
        "from":7824
        , "to":7841
      }
      , {
        "from":7841
        , "to":7842
      }
      , {
        "from":7842
        , "to":8286
      }
      , {
        "from":7842
        , "to":7843
      }
      , {
        "from":7843
        , "to":8075
      }
      , {
        "from":8075
        , "to":8076
      }
      , {
        "from":8076
        , "to":8331
      }
      , {
        "from":8331
        , "to":7572
      }
      , {
        "from":8286
        , "to":7572
      }
      , {
        "from":7844
        , "to":7845
      }
      , {
        "from":7845
        , "to":7862
      }
      , {
        "from":7862
        , "to":7863
      }
      , {
        "from":7863
        , "to":8274
      }
      , {
        "from":7863
        , "to":7864
      }
      , {
        "from":7864
        , "to":8081
      }
      , {
        "from":8081
        , "to":8082
      }
      , {
        "from":8082
        , "to":8322
      }
      , {
        "from":8322
        , "to":7572
      }
      , {
        "from":8274
        , "to":7572
      }
      , {
        "from":8238
        , "to":8386
      }
      , {
        "from":8238
        , "to":7572
      }
      , {
        "from":8386
        , "to":7572
      }
      , {
        "from":7687
        , "to":7688
      }
      , {
        "from":7688
        , "to":8241
      }
      , {
        "from":7688
        , "to":7702
      }
      , {
        "from":7702
        , "to":7703
      }
      , {
        "from":7703
        , "to":7724
      }
      , {
        "from":7703
        , "to":7714
      }
      , {
        "from":7724
        , "to":7725
      }
      , {
        "from":7725
        , "to":7745
      }
      , {
        "from":7725
        , "to":7736
      }
      , {
        "from":7745
        , "to":7746
      }
      , {
        "from":7746
        , "to":7766
      }
      , {
        "from":7746
        , "to":7757
      }
      , {
        "from":7766
        , "to":7767
      }
      , {
        "from":7767
        , "to":7778
      }
      , {
        "from":8241
        , "to":8383
      }
      , {
        "from":8241
        , "to":7572
      }
      , {
        "from":8383
        , "to":7572
      }
      , {
        "from":7689
        , "to":7690
      }
      , {
        "from":7690
        , "to":8244
      }
      , {
        "from":7690
        , "to":7700
      }
      , {
        "from":7700
        , "to":7701
      }
      , {
        "from":7701
        , "to":7722
      }
      , {
        "from":7701
        , "to":7714
      }
      , {
        "from":7722
        , "to":7723
      }
      , {
        "from":7723
        , "to":7743
      }
      , {
        "from":7723
        , "to":7736
      }
      , {
        "from":7743
        , "to":7744
      }
      , {
        "from":7744
        , "to":7764
      }
      , {
        "from":7744
        , "to":7757
      }
      , {
        "from":7764
        , "to":7765
      }
      , {
        "from":7765
        , "to":7778
      }
      , {
        "from":8244
        , "to":8380
      }
      , {
        "from":8244
        , "to":7572
      }
      , {
        "from":8380
        , "to":7572
      }
      , {
        "from":7691
        , "to":7692
      }
      , {
        "from":7692
        , "to":8247
      }
      , {
        "from":7692
        , "to":7698
      }
      , {
        "from":7698
        , "to":7699
      }
      , {
        "from":7699
        , "to":7720
      }
      , {
        "from":7699
        , "to":7714
      }
      , {
        "from":7720
        , "to":7721
      }
      , {
        "from":7721
        , "to":7741
      }
      , {
        "from":7721
        , "to":7736
      }
      , {
        "from":7741
        , "to":7742
      }
      , {
        "from":7742
        , "to":7762
      }
      , {
        "from":7742
        , "to":7757
      }
      , {
        "from":7762
        , "to":7763
      }
      , {
        "from":7763
        , "to":7778
      }
      , {
        "from":8247
        , "to":8377
      }
      , {
        "from":8247
        , "to":7572
      }
      , {
        "from":8377
        , "to":7572
      }
      , {
        "from":7693
        , "to":7694
      }
      , {
        "from":7694
        , "to":8250
      }
      , {
        "from":7694
        , "to":7696
      }
      , {
        "from":7696
        , "to":7697
      }
      , {
        "from":7697
        , "to":7718
      }
      , {
        "from":7697
        , "to":7714
      }
      , {
        "from":7714
        , "to":7715
      }
      , {
        "from":7715
        , "to":8313
      }
      , {
        "from":7715
        , "to":7717
      }
      , {
        "from":7717
        , "to":8040
      }
      , {
        "from":8040
        , "to":8041
      }
      , {
        "from":8041
        , "to":8042
      }
      , {
        "from":8042
        , "to":8043
      }
      , {
        "from":8043
        , "to":8046
      }
      , {
        "from":8046
        , "to":8047
      }
      , {
        "from":8047
        , "to":8052
      }
      , {
        "from":8052
        , "to":8053
      }
      , {
        "from":8053
        , "to":7572
      }
      , {
        "from":8313
        , "to":7572
      }
      , {
        "from":7718
        , "to":7719
      }
      , {
        "from":7719
        , "to":7739
      }
      , {
        "from":7719
        , "to":7736
      }
      , {
        "from":7736
        , "to":7737
      }
      , {
        "from":7737
        , "to":8301
      }
      , {
        "from":7737
        , "to":7738
      }
      , {
        "from":7738
        , "to":8044
      }
      , {
        "from":8044
        , "to":8045
      }
      , {
        "from":8045
        , "to":8048
      }
      , {
        "from":8048
        , "to":8049
      }
      , {
        "from":8049
        , "to":8054
      }
      , {
        "from":8054
        , "to":8055
      }
      , {
        "from":8055
        , "to":7572
      }
      , {
        "from":8301
        , "to":7572
      }
      , {
        "from":7739
        , "to":7740
      }
      , {
        "from":7740
        , "to":7760
      }
      , {
        "from":7740
        , "to":7757
      }
      , {
        "from":7757
        , "to":7758
      }
      , {
        "from":7758
        , "to":8289
      }
      , {
        "from":7758
        , "to":7759
      }
      , {
        "from":7759
        , "to":8050
      }
      , {
        "from":8050
        , "to":8051
      }
      , {
        "from":8051
        , "to":8056
      }
      , {
        "from":8056
        , "to":8057
      }
      , {
        "from":8057
        , "to":7572
      }
      , {
        "from":8289
        , "to":7572
      }
      , {
        "from":7760
        , "to":7761
      }
      , {
        "from":7761
        , "to":7778
      }
      , {
        "from":7778
        , "to":7779
      }
      , {
        "from":7779
        , "to":8277
      }
      , {
        "from":7779
        , "to":7780
      }
      , {
        "from":7780
        , "to":8058
      }
      , {
        "from":8058
        , "to":8059
      }
      , {
        "from":8059
        , "to":7572
      }
      , {
        "from":8277
        , "to":7572
      }
      , {
        "from":8250
        , "to":8374
      }
      , {
        "from":8250
        , "to":7572
      }
      , {
        "from":8374
        , "to":7572
      }
      , {
        "from":7969
        , "to":7970
      }
      , {
        "from":7970
        , "to":8262
      }
      , {
        "from":7970
        , "to":8067
      }
      , {
        "from":8067
        , "to":8068
      }
      , {
        "from":8068
        , "to":8343
      }
      , {
        "from":8343
        , "to":7572
      }
      , {
        "from":8262
        , "to":8362
      }
      , {
        "from":8262
        , "to":7572
      }
      , {
        "from":8362
        , "to":7572
      }
      , {
        "from":7991
        , "to":7992
      }
      , {
        "from":7992
        , "to":8259
      }
      , {
        "from":7992
        , "to":8073
      }
      , {
        "from":8073
        , "to":8074
      }
      , {
        "from":8074
        , "to":8334
      }
      , {
        "from":8334
        , "to":7572
      }
      , {
        "from":8259
        , "to":8365
      }
      , {
        "from":8259
        , "to":7572
      }
      , {
        "from":8365
        , "to":7572
      }
      , {
        "from":8013
        , "to":8014
      }
      , {
        "from":8014
        , "to":8256
      }
      , {
        "from":8014
        , "to":8079
      }
      , {
        "from":8079
        , "to":8080
      }
      , {
        "from":8080
        , "to":8325
      }
      , {
        "from":8325
        , "to":7572
      }
      , {
        "from":8256
        , "to":8368
      }
      , {
        "from":8256
        , "to":7572
      }
      , {
        "from":8368
        , "to":7572
      }
      , {
        "from":8035
        , "to":8036
      }
      , {
        "from":8036
        , "to":8253
      }
      , {
        "from":8036
        , "to":8085
      }
      , {
        "from":8085
        , "to":8086
      }
      , {
        "from":8086
        , "to":8316
      }
      , {
        "from":8316
        , "to":7572
      }
      , {
        "from":8253
        , "to":8371
      }
      , {
        "from":8253
        , "to":7572
      }
      , {
        "from":8371
        , "to":7572
      }
      , {
        "from":8038
        , "to":8039
      }
      , {
        "from":8039
        , "to":8265
      }
      , {
        "from":8039
        , "to":8060
      }
      , {
        "from":8060
        , "to":8061
      }
      , {
        "from":8061
        , "to":8062
      }
      , {
        "from":8062
        , "to":7572
      }
      , {
        "from":8265
        , "to":8359
      }
      , {
        "from":8265
        , "to":7572
      }
      , {
        "from":8359
        , "to":7572
      }
      , {
        "from":38
        , "to":35
      }
      , {
        "from":38
        , "to":36
      }
      , {
        "from":36
        , "to":33
      }
      , {
        "from":36
        , "to":34
      }
      , {
        "from":2303
        , "to":2318
      }
      , {
        "from":2304
        , "to":2318
      }
      , {
        "from":2305
        , "to":2318
      }
      , {
        "from":2306
        , "to":2318
      }
      , {
        "from":2307
        , "to":2318
      }
      , {
        "from":2308
        , "to":2318
      }
      , {
        "from":2309
        , "to":2318
      }
      , {
        "from":2310
        , "to":2318
      }
      , {
        "from":2311
        , "to":2318
      }
      , {
        "from":2312
        , "to":2318
      }
      , {
        "from":2313
        , "to":2318
      }
      , {
        "from":2314
        , "to":2318
      }
      , {
        "from":2315
        , "to":2318
      }
      , {
        "from":2316
        , "to":2318
      }
      , {
        "from":2287
        , "to":2319
      }
      , {
        "from":2288
        , "to":2319
      }
      , {
        "from":2289
        , "to":2319
      }
      , {
        "from":2290
        , "to":2319
      }
      , {
        "from":2293
        , "to":2319
      }
      , {
        "from":2294
        , "to":2319
      }
      , {
        "from":2295
        , "to":2319
      }
      , {
        "from":2296
        , "to":2319
      }
      , {
        "from":2297
        , "to":2319
      }
      , {
        "from":2298
        , "to":2319
      }
      , {
        "from":2299
        , "to":2319
      }
      , {
        "from":2300
        , "to":2319
      }
      , {
        "from":2270
        , "to":2320
      }
      , {
        "from":2271
        , "to":2320
      }
      , {
        "from":2272
        , "to":2320
      }
      , {
        "from":2273
        , "to":2320
      }
      , {
        "from":2274
        , "to":2320
      }
      , {
        "from":2275
        , "to":2320
      }
      , {
        "from":2276
        , "to":2320
      }
      , {
        "from":2277
        , "to":2320
      }
      , {
        "from":2278
        , "to":2320
      }
      , {
        "from":2279
        , "to":2320
      }
      , {
        "from":2280
        , "to":2320
      }
      , {
        "from":2281
        , "to":2320
      }
      , {
        "from":2282
        , "to":2320
      }
      , {
        "from":2283
        , "to":2320
      }
      , {
        "from":2254
        , "to":2321
      }
      , {
        "from":2255
        , "to":2321
      }
      , {
        "from":2256
        , "to":2321
      }
      , {
        "from":2257
        , "to":2321
      }
      , {
        "from":2259
        , "to":2321
      }
      , {
        "from":2260
        , "to":2321
      }
      , {
        "from":2261
        , "to":2321
      }
      , {
        "from":2262
        , "to":2321
      }
      , {
        "from":2263
        , "to":2321
      }
      , {
        "from":2264
        , "to":2321
      }
      , {
        "from":2265
        , "to":2321
      }
      , {
        "from":2266
        , "to":2321
      }
      , {
        "from":2267
        , "to":2321
      }
      , {
        "from":2268
        , "to":2321
      }
      , {
        "from":2238
        , "to":2322
      }
      , {
        "from":2239
        , "to":2322
      }
      , {
        "from":2240
        , "to":2322
      }
      , {
        "from":2241
        , "to":2322
      }
      , {
        "from":2242
        , "to":2322
      }
      , {
        "from":2243
        , "to":2322
      }
      , {
        "from":2244
        , "to":2322
      }
      , {
        "from":2245
        , "to":2322
      }
      , {
        "from":2246
        , "to":2322
      }
      , {
        "from":2247
        , "to":2322
      }
      , {
        "from":2248
        , "to":2322
      }
      , {
        "from":2249
        , "to":2322
      }
      , {
        "from":2250
        , "to":2322
      }
      , {
        "from":2251
        , "to":2322
      }
      , {
        "from":2252
        , "to":2322
      }
      , {
        "from":2222
        , "to":2323
      }
      , {
        "from":2223
        , "to":2323
      }
      , {
        "from":2224
        , "to":2323
      }
      , {
        "from":2225
        , "to":2323
      }
      , {
        "from":2226
        , "to":2323
      }
      , {
        "from":2227
        , "to":2323
      }
      , {
        "from":2228
        , "to":2323
      }
      , {
        "from":2229
        , "to":2323
      }
      , {
        "from":2230
        , "to":2323
      }
      , {
        "from":2231
        , "to":2323
      }
      , {
        "from":2232
        , "to":2323
      }
      , {
        "from":2233
        , "to":2323
      }
      , {
        "from":2234
        , "to":2323
      }
      , {
        "from":2235
        , "to":2323
      }
      , {
        "from":2236
        , "to":2323
      }
      , {
        "from":2206
        , "to":2324
      }
      , {
        "from":2207
        , "to":2324
      }
      , {
        "from":2209
        , "to":2324
      }
      , {
        "from":2210
        , "to":2324
      }
      , {
        "from":2212
        , "to":2324
      }
      , {
        "from":2213
        , "to":2324
      }
      , {
        "from":2214
        , "to":2324
      }
      , {
        "from":2216
        , "to":2324
      }
      , {
        "from":2217
        , "to":2324
      }
      , {
        "from":2218
        , "to":2324
      }
      , {
        "from":2219
        , "to":2324
      }
      , {
        "from":2220
        , "to":2324
      }
      , {
        "from":2190
        , "to":2325
      }
      , {
        "from":2191
        , "to":2325
      }
      , {
        "from":2192
        , "to":2325
      }
      , {
        "from":2193
        , "to":2325
      }
      , {
        "from":2194
        , "to":2325
      }
      , {
        "from":2195
        , "to":2325
      }
      , {
        "from":2196
        , "to":2325
      }
      , {
        "from":2197
        , "to":2325
      }
      , {
        "from":2199
        , "to":2325
      }
      , {
        "from":2200
        , "to":2325
      }
      , {
        "from":2201
        , "to":2325
      }
      , {
        "from":2202
        , "to":2325
      }
      , {
        "from":2203
        , "to":2325
      }
      , {
        "from":2204
        , "to":2325
      }
      , {
        "from":2174
        , "to":2326
      }
      , {
        "from":2175
        , "to":2326
      }
      , {
        "from":2177
        , "to":2326
      }
      , {
        "from":2178
        , "to":2326
      }
      , {
        "from":2179
        , "to":2326
      }
      , {
        "from":2180
        , "to":2326
      }
      , {
        "from":2181
        , "to":2326
      }
      , {
        "from":2182
        , "to":2326
      }
      , {
        "from":2183
        , "to":2326
      }
      , {
        "from":2184
        , "to":2326
      }
      , {
        "from":2185
        , "to":2326
      }
      , {
        "from":2186
        , "to":2326
      }
      , {
        "from":2187
        , "to":2326
      }
      , {
        "from":2158
        , "to":2327
      }
      , {
        "from":2159
        , "to":2327
      }
      , {
        "from":2160
        , "to":2327
      }
      , {
        "from":2161
        , "to":2327
      }
      , {
        "from":2162
        , "to":2327
      }
      , {
        "from":2163
        , "to":2327
      }
      , {
        "from":2164
        , "to":2327
      }
      , {
        "from":2165
        , "to":2327
      }
      , {
        "from":2166
        , "to":2327
      }
      , {
        "from":2167
        , "to":2327
      }
      , {
        "from":2169
        , "to":2327
      }
      , {
        "from":2170
        , "to":2327
      }
      , {
        "from":2171
        , "to":2327
      }
      , {
        "from":2172
        , "to":2327
      }
      , {
        "from":2142
        , "to":2328
      }
      , {
        "from":2143
        , "to":2328
      }
      , {
        "from":2144
        , "to":2328
      }
      , {
        "from":2145
        , "to":2328
      }
      , {
        "from":2146
        , "to":2328
      }
      , {
        "from":2147
        , "to":2328
      }
      , {
        "from":2148
        , "to":2328
      }
      , {
        "from":2149
        , "to":2328
      }
      , {
        "from":2150
        , "to":2328
      }
      , {
        "from":2151
        , "to":2328
      }
      , {
        "from":2152
        , "to":2328
      }
      , {
        "from":2153
        , "to":2328
      }
      , {
        "from":2154
        , "to":2328
      }
      , {
        "from":2155
        , "to":2328
      }
      , {
        "from":2156
        , "to":2328
      }
      , {
        "from":2126
        , "to":2329
      }
      , {
        "from":2127
        , "to":2329
      }
      , {
        "from":2128
        , "to":2329
      }
      , {
        "from":2129
        , "to":2329
      }
      , {
        "from":2130
        , "to":2329
      }
      , {
        "from":2131
        , "to":2329
      }
      , {
        "from":2132
        , "to":2329
      }
      , {
        "from":2133
        , "to":2329
      }
      , {
        "from":2134
        , "to":2329
      }
      , {
        "from":2136
        , "to":2329
      }
      , {
        "from":2137
        , "to":2329
      }
      , {
        "from":2138
        , "to":2329
      }
      , {
        "from":2139
        , "to":2329
      }
      , {
        "from":2140
        , "to":2329
      }
      , {
        "from":2110
        , "to":2330
      }
      , {
        "from":2112
        , "to":2330
      }
      , {
        "from":2114
        , "to":2330
      }
      , {
        "from":2115
        , "to":2330
      }
      , {
        "from":2116
        , "to":2330
      }
      , {
        "from":2117
        , "to":2330
      }
      , {
        "from":2118
        , "to":2330
      }
      , {
        "from":2119
        , "to":2330
      }
      , {
        "from":2120
        , "to":2330
      }
      , {
        "from":2121
        , "to":2330
      }
      , {
        "from":2122
        , "to":2330
      }
      , {
        "from":2123
        , "to":2330
      }
      , {
        "from":2124
        , "to":2330
      }
      , {
        "from":2094
        , "to":2331
      }
      , {
        "from":2095
        , "to":2331
      }
      , {
        "from":2096
        , "to":2331
      }
      , {
        "from":2097
        , "to":2331
      }
      , {
        "from":2098
        , "to":2331
      }
      , {
        "from":2099
        , "to":2331
      }
      , {
        "from":2102
        , "to":2331
      }
      , {
        "from":2103
        , "to":2331
      }
      , {
        "from":2104
        , "to":2331
      }
      , {
        "from":2105
        , "to":2331
      }
      , {
        "from":2106
        , "to":2331
      }
      , {
        "from":2107
        , "to":2331
      }
      , {
        "from":2108
        , "to":2331
      }
      , {
        "from":2078
        , "to":2332
      }
      , {
        "from":2079
        , "to":2332
      }
      , {
        "from":2080
        , "to":2332
      }
      , {
        "from":2081
        , "to":2332
      }
      , {
        "from":2082
        , "to":2332
      }
      , {
        "from":2083
        , "to":2332
      }
      , {
        "from":2084
        , "to":2332
      }
      , {
        "from":2085
        , "to":2332
      }
      , {
        "from":2086
        , "to":2332
      }
      , {
        "from":2087
        , "to":2332
      }
      , {
        "from":2088
        , "to":2332
      }
      , {
        "from":2089
        , "to":2332
      }
      , {
        "from":2090
        , "to":2332
      }
      , {
        "from":2091
        , "to":2332
      }
      , {
        "from":2092
        , "to":2332
      }
      , {
        "from":2062
        , "to":2333
      }
      , {
        "from":2063
        , "to":2333
      }
      , {
        "from":2064
        , "to":2333
      }
      , {
        "from":2065
        , "to":2333
      }
      , {
        "from":2066
        , "to":2333
      }
      , {
        "from":2067
        , "to":2333
      }
      , {
        "from":2068
        , "to":2333
      }
      , {
        "from":2069
        , "to":2333
      }
      , {
        "from":2070
        , "to":2333
      }
      , {
        "from":2071
        , "to":2333
      }
      , {
        "from":2072
        , "to":2333
      }
      , {
        "from":2073
        , "to":2333
      }
      , {
        "from":2074
        , "to":2333
      }
      , {
        "from":2075
        , "to":2333
      }
      , {
        "from":2076
        , "to":2333
      }
      , {
        "from":2046
        , "to":2334
      }
      , {
        "from":2047
        , "to":2334
      }
      , {
        "from":2048
        , "to":2334
      }
      , {
        "from":2049
        , "to":2334
      }
      , {
        "from":2050
        , "to":2334
      }
      , {
        "from":2051
        , "to":2334
      }
      , {
        "from":2052
        , "to":2334
      }
      , {
        "from":2053
        , "to":2334
      }
      , {
        "from":2054
        , "to":2334
      }
      , {
        "from":2055
        , "to":2334
      }
      , {
        "from":2056
        , "to":2334
      }
      , {
        "from":2057
        , "to":2334
      }
      , {
        "from":2058
        , "to":2334
      }
      , {
        "from":2059
        , "to":2334
      }
      , {
        "from":2060
        , "to":2334
      }
      , {
        "from":2030
        , "to":2335
      }
      , {
        "from":2031
        , "to":2335
      }
      , {
        "from":2032
        , "to":2335
      }
      , {
        "from":2033
        , "to":2335
      }
      , {
        "from":2034
        , "to":2335
      }
      , {
        "from":2035
        , "to":2335
      }
      , {
        "from":2036
        , "to":2335
      }
      , {
        "from":2037
        , "to":2335
      }
      , {
        "from":2038
        , "to":2335
      }
      , {
        "from":2039
        , "to":2335
      }
      , {
        "from":2040
        , "to":2335
      }
      , {
        "from":2041
        , "to":2335
      }
      , {
        "from":2042
        , "to":2335
      }
      , {
        "from":2043
        , "to":2335
      }
      , {
        "from":2044
        , "to":2335
      }
      , {
        "from":2014
        , "to":2336
      }
      , {
        "from":2015
        , "to":2336
      }
      , {
        "from":2016
        , "to":2336
      }
      , {
        "from":2017
        , "to":2336
      }
      , {
        "from":2018
        , "to":2336
      }
      , {
        "from":2019
        , "to":2336
      }
      , {
        "from":2020
        , "to":2336
      }
      , {
        "from":2021
        , "to":2336
      }
      , {
        "from":2022
        , "to":2336
      }
      , {
        "from":2023
        , "to":2336
      }
      , {
        "from":2024
        , "to":2336
      }
      , {
        "from":2025
        , "to":2336
      }
      , {
        "from":2026
        , "to":2336
      }
      , {
        "from":2027
        , "to":2336
      }
      , {
        "from":2028
        , "to":2336
      }
      , {
        "from":1998
        , "to":2337
      }
      , {
        "from":1999
        , "to":2337
      }
      , {
        "from":2000
        , "to":2337
      }
      , {
        "from":2001
        , "to":2337
      }
      , {
        "from":2002
        , "to":2337
      }
      , {
        "from":2003
        , "to":2337
      }
      , {
        "from":2004
        , "to":2337
      }
      , {
        "from":2005
        , "to":2337
      }
      , {
        "from":2006
        , "to":2337
      }
      , {
        "from":2007
        , "to":2337
      }
      , {
        "from":2008
        , "to":2337
      }
      , {
        "from":2009
        , "to":2337
      }
      , {
        "from":2010
        , "to":2337
      }
      , {
        "from":2011
        , "to":2337
      }
      , {
        "from":2012
        , "to":2337
      }
      , {
        "from":1982
        , "to":2338
      }
      , {
        "from":1983
        , "to":2338
      }
      , {
        "from":1984
        , "to":2338
      }
      , {
        "from":1985
        , "to":2338
      }
      , {
        "from":1986
        , "to":2338
      }
      , {
        "from":1987
        , "to":2338
      }
      , {
        "from":1988
        , "to":2338
      }
      , {
        "from":1989
        , "to":2338
      }
      , {
        "from":1990
        , "to":2338
      }
      , {
        "from":1991
        , "to":2338
      }
      , {
        "from":1992
        , "to":2338
      }
      , {
        "from":1993
        , "to":2338
      }
      , {
        "from":1994
        , "to":2338
      }
      , {
        "from":1966
        , "to":2339
      }
      , {
        "from":1967
        , "to":2339
      }
      , {
        "from":1968
        , "to":2339
      }
      , {
        "from":1969
        , "to":2339
      }
      , {
        "from":1970
        , "to":2339
      }
      , {
        "from":1971
        , "to":2339
      }
      , {
        "from":1972
        , "to":2339
      }
      , {
        "from":1973
        , "to":2339
      }
      , {
        "from":1974
        , "to":2339
      }
      , {
        "from":1975
        , "to":2339
      }
      , {
        "from":1976
        , "to":2339
      }
      , {
        "from":1977
        , "to":2339
      }
      , {
        "from":1978
        , "to":2339
      }
      , {
        "from":1979
        , "to":2339
      }
      , {
        "from":1980
        , "to":2339
      }
      , {
        "from":1952
        , "to":2340
      }
      , {
        "from":1953
        , "to":2340
      }
      , {
        "from":1954
        , "to":2340
      }
      , {
        "from":1955
        , "to":2340
      }
      , {
        "from":1956
        , "to":2340
      }
      , {
        "from":1957
        , "to":2340
      }
      , {
        "from":1958
        , "to":2340
      }
      , {
        "from":1959
        , "to":2340
      }
      , {
        "from":1960
        , "to":2340
      }
      , {
        "from":1961
        , "to":2340
      }
      , {
        "from":1962
        , "to":2340
      }
      , {
        "from":1963
        , "to":2340
      }
      , {
        "from":1964
        , "to":2340
      }
      , {
        "from":1934
        , "to":2341
      }
      , {
        "from":1935
        , "to":2341
      }
      , {
        "from":1936
        , "to":2341
      }
      , {
        "from":1937
        , "to":2341
      }
      , {
        "from":1938
        , "to":2341
      }
      , {
        "from":1939
        , "to":2341
      }
      , {
        "from":1940
        , "to":2341
      }
      , {
        "from":1941
        , "to":2341
      }
      , {
        "from":1942
        , "to":2341
      }
      , {
        "from":1943
        , "to":2341
      }
      , {
        "from":1944
        , "to":2341
      }
      , {
        "from":1945
        , "to":2341
      }
      , {
        "from":1946
        , "to":2341
      }
      , {
        "from":1947
        , "to":2341
      }
      , {
        "from":1948
        , "to":2341
      }
      , {
        "from":1918
        , "to":2342
      }
      , {
        "from":1919
        , "to":2342
      }
      , {
        "from":1920
        , "to":2342
      }
      , {
        "from":1921
        , "to":2342
      }
      , {
        "from":1922
        , "to":2342
      }
      , {
        "from":1923
        , "to":2342
      }
      , {
        "from":1924
        , "to":2342
      }
      , {
        "from":1925
        , "to":2342
      }
      , {
        "from":1926
        , "to":2342
      }
      , {
        "from":1927
        , "to":2342
      }
      , {
        "from":1928
        , "to":2342
      }
      , {
        "from":1929
        , "to":2342
      }
      , {
        "from":1930
        , "to":2342
      }
      , {
        "from":1931
        , "to":2342
      }
      , {
        "from":1932
        , "to":2342
      }
      , {
        "from":1902
        , "to":2343
      }
      , {
        "from":1903
        , "to":2343
      }
      , {
        "from":1904
        , "to":2343
      }
      , {
        "from":1905
        , "to":2343
      }
      , {
        "from":1906
        , "to":2343
      }
      , {
        "from":1907
        , "to":2343
      }
      , {
        "from":1908
        , "to":2343
      }
      , {
        "from":1909
        , "to":2343
      }
      , {
        "from":1910
        , "to":2343
      }
      , {
        "from":1911
        , "to":2343
      }
      , {
        "from":1912
        , "to":2343
      }
      , {
        "from":1913
        , "to":2343
      }
      , {
        "from":1914
        , "to":2343
      }
      , {
        "from":1915
        , "to":2343
      }
      , {
        "from":1916
        , "to":2343
      }
      , {
        "from":1886
        , "to":2344
      }
      , {
        "from":1890
        , "to":2344
      }
      , {
        "from":1891
        , "to":2344
      }
      , {
        "from":1892
        , "to":2344
      }
      , {
        "from":1893
        , "to":2344
      }
      , {
        "from":1894
        , "to":2344
      }
      , {
        "from":1895
        , "to":2344
      }
      , {
        "from":1896
        , "to":2344
      }
      , {
        "from":1897
        , "to":2344
      }
      , {
        "from":1898
        , "to":2344
      }
      , {
        "from":1899
        , "to":2344
      }
      , {
        "from":1900
        , "to":2344
      }
      , {
        "from":1870
        , "to":2345
      }
      , {
        "from":1871
        , "to":2345
      }
      , {
        "from":1872
        , "to":2345
      }
      , {
        "from":1873
        , "to":2345
      }
      , {
        "from":1874
        , "to":2345
      }
      , {
        "from":1875
        , "to":2345
      }
      , {
        "from":1876
        , "to":2345
      }
      , {
        "from":1877
        , "to":2345
      }
      , {
        "from":1878
        , "to":2345
      }
      , {
        "from":1879
        , "to":2345
      }
      , {
        "from":1880
        , "to":2345
      }
      , {
        "from":1881
        , "to":2345
      }
      , {
        "from":1882
        , "to":2345
      }
      , {
        "from":1883
        , "to":2345
      }
      , {
        "from":1884
        , "to":2345
      }
      , {
        "from":2135
        , "to":2329
      }
      , {
        "from":2215
        , "to":2324
      }
      , {
        "from":2258
        , "to":2321
      }
      , {
        "from":2176
        , "to":2326
      }
      , {
        "from":2111
        , "to":2330
      }
      , {
        "from":1889
        , "to":2344
      }
      , {
        "from":1888
        , "to":2344
      }
      , {
        "from":1887
        , "to":2344
      }
      , {
        "from":2208
        , "to":2324
      }
      , {
        "from":2198
        , "to":2325
      }
      , {
        "from":1996
        , "to":2338
      }
      , {
        "from":1995
        , "to":2338
      }
      , {
        "from":2291
        , "to":2319
      }
      , {
        "from":2284
        , "to":2320
      }
      , {
        "from":1951
        , "to":2340
      }
      , {
        "from":1950
        , "to":2340
      }
      , {
        "from":2100
        , "to":2331
      }
      , {
        "from":2113
        , "to":2330
      }
      , {
        "from":2188
        , "to":2326
      }
      , {
        "from":2101
        , "to":2331
      }
      , {
        "from":2168
        , "to":2327
      }
      , {
        "from":2302
        , "to":2318
      }
      , {
        "from":2286
        , "to":2319
      }
      , {
        "from":2211
        , "to":2324
      }
      , {
        "from":2292
        , "to":2319
      }
      , {
        "from":34
        , "to":32
      }
      , {
        "from":34
        , "to":39
      }
    ]
  }
  , "6":
  {
    "nodes":
    [
      {
        "name":"kernel_cLoader_class.B0"
        , "id":40
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 20"
            , "id":4192
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k5_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter_k5_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_100674_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_A_extent_1"
                , "id":8526
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8527
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8528
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8529
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8530
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":8531
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8547
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8548
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8549
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8550
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8556
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8559"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8541
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8553
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_cLoader_class.B1, kernel_cLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8563"
                  , "8567"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":8532
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8533
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8534
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8535
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8536
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":8537
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8542
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8543
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":8544
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8554
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8565"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8545
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8546
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8555
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8577"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8540
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8552
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8562"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":8538
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FP Compare"
                , "id":8539
                , "start":"5"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":845
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8551
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader_class.B5"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8593"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":845
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8524
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":4191
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_cLoader_class.B1"
        , "id":41
        , "start":"9"
        , "end":"15"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 21"
            , "id":4194
            , "start":"10"
            , "end":"15"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k5_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter754_k5_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_100860_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'addr_temp'"
                , "id":8572
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'addr_temp'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":840
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":8560
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":840
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8559
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8556"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8561
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":840
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8570
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8562
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8552"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8563
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8553"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8564
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8565
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8554"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8566
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":844
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8573
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":844
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8567
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8553"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8568
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8557
                , "start":"12"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_cLoader_class.B2"
        , "id":42
        , "start":"15"
        , "end":"20"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 22"
            , "id":4199
            , "start":"16"
            , "end":"20"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_k5_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter785_k5_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_101017_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":8580
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":8586
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":840
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8587
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":844
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":8578
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":840
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8577
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8555"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8579
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":840
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8581
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"7"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8584
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":843
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8575
                , "start":"17"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"120"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_cLoader_class.B5"
        , "id":45
        , "start":"20"
        , "end":"275"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 23"
            , "id":4211
            , "start":"21"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body11_i_k5_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter936_k5_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_101265_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":8606
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":8597
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":840
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":8598
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":847
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8601
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8594
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8602
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"5"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":842
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8593
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8551"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":845
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8595
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":847
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":8596
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":845
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_C_serializer_mem_channel"
                , "id":8599
                , "start":"20"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_C_serializer_mem_channel'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":839
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":8600
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8591
                , "start":"22"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"160"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":4212
            , "start":"25"
            , "end":"275"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"128 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"4"
                , "Start Cycle":"5"
                , "Latency":"250"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":847
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"WR"
            , "id":4213
            , "start":"275"
            , "end":"275"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::cLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"255"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_cLoader_class.B4"
        , "id":44
        , "start":"275"
        , "end":"275"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_cLoader_class.B3"
        , "id":43
        , "start":"275"
        , "end":"275"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_cLoader_class.B6"
        , "id":46
        , "start":"275"
        , "end":"276"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":40
        , "to":41
      }
      , {
        "from":8526
        , "to":8527
      }
      , {
        "from":8527
        , "to":8528
      }
      , {
        "from":8527
        , "to":8530
      }
      , {
        "from":8528
        , "to":8529
      }
      , {
        "from":8529
        , "to":8530
      }
      , {
        "from":8530
        , "to":8541
      }
      , {
        "from":8530
        , "to":8531
      }
      , {
        "from":8531
        , "to":8548
      }
      , {
        "from":8531
        , "to":8547
      }
      , {
        "from":8547
        , "to":8548
      }
      , {
        "from":8548
        , "to":8549
      }
      , {
        "from":8549
        , "to":8550
      }
      , {
        "from":8550
        , "to":8556
      }
      , {
        "from":8541
        , "to":8553
      }
      , {
        "from":8532
        , "to":8533
      }
      , {
        "from":8533
        , "to":8534
      }
      , {
        "from":8533
        , "to":8536
      }
      , {
        "from":8534
        , "to":8535
      }
      , {
        "from":8535
        , "to":8536
      }
      , {
        "from":8536
        , "to":8540
      }
      , {
        "from":8536
        , "to":8537
      }
      , {
        "from":8537
        , "to":8543
      }
      , {
        "from":8537
        , "to":8542
      }
      , {
        "from":8542
        , "to":8543
      }
      , {
        "from":8543
        , "to":8545
      }
      , {
        "from":8543
        , "to":8544
      }
      , {
        "from":8544
        , "to":8554
      }
      , {
        "from":8545
        , "to":8546
      }
      , {
        "from":8546
        , "to":8555
      }
      , {
        "from":8540
        , "to":8552
      }
      , {
        "from":8538
        , "to":8539
      }
      , {
        "from":8539
        , "to":8551
      }
      , {
        "from":41
        , "to":42
      }
      , {
        "from":8572
        , "to":8573
      }
      , {
        "from":8572
        , "to":8557
      }
      , {
        "from":8560
        , "to":8561
      }
      , {
        "from":8559
        , "to":8561
      }
      , {
        "from":8561
        , "to":8570
      }
      , {
        "from":8561
        , "to":8568
      }
      , {
        "from":8562
        , "to":8564
      }
      , {
        "from":8563
        , "to":8564
      }
      , {
        "from":8564
        , "to":8566
      }
      , {
        "from":8564
        , "to":8557
      }
      , {
        "from":8565
        , "to":8566
      }
      , {
        "from":8566
        , "to":8573
      }
      , {
        "from":8567
        , "to":8568
      }
      , {
        "from":8568
        , "to":8557
      }
      , {
        "from":42
        , "to":45
      }
      , {
        "from":8580
        , "to":8581
      }
      , {
        "from":8580
        , "to":8575
      }
      , {
        "from":8586
        , "to":8587
      }
      , {
        "from":8586
        , "to":8575
      }
      , {
        "from":8578
        , "to":8579
      }
      , {
        "from":8577
        , "to":8579
      }
      , {
        "from":8579
        , "to":8584
      }
      , {
        "from":8579
        , "to":8581
      }
      , {
        "from":8581
        , "to":8575
      }
      , {
        "from":45
        , "to":44
      }
      , {
        "from":4211
        , "to":4213
      }
      , {
        "from":4211
        , "to":4212
      }
      , {
        "from":8606
        , "to":8591
      }
      , {
        "from":8597
        , "to":8601
      }
      , {
        "from":8597
        , "to":8598
      }
      , {
        "from":8598
        , "to":8600
      }
      , {
        "from":8594
        , "to":8602
      }
      , {
        "from":8594
        , "to":8595
      }
      , {
        "from":8602
        , "to":8591
      }
      , {
        "from":8593
        , "to":8595
      }
      , {
        "from":8595
        , "to":8596
      }
      , {
        "from":8596
        , "to":8591
      }
      , {
        "from":8599
        , "to":8600
      }
      , {
        "from":8600
        , "to":8591
      }
      , {
        "from":4212
        , "to":4213
      }
      , {
        "from":44
        , "to":42
      }
      , {
        "from":44
        , "to":43
      }
      , {
        "from":43
        , "to":41
      }
      , {
        "from":43
        , "to":46
      }
    ]
  }
  , "7":
  {
    "nodes":
    [
      {
        "name":"kernel_Out_class.B0"
        , "id":47
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 24"
            , "id":4216
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_103228_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_A_extent_1"
                , "id":8612
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8613
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8614
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8615
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8616
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":8617
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8633
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8634
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8635
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8636
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8641
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Out_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8644"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8627
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8638
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Out_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8647"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":8618
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8619
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":869
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8620
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":869
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8621
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":869
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8622
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":869
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":8623
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":869
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8629
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8630
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8631
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8632
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8640
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Out_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8654"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8626
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":869
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8628
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8639
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_Out_class.B2, kernel_Out_class.B5, kernel_Out_class.B5, kernel_Out_class.B5"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8657"
                  , "8666"
                  , "8669"
                  , "8672"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":8624
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FP Compare"
                , "id":8625
                , "start":"2"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":871
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8637
                , "start":"0"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_Out_class.B5, kernel_Out_class.B5, kernel_Out_class.B5, kernel_Out_class.B5, kernel_Out_class.B5"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8668"
                  , "8689"
                  , "8691"
                  , "8693"
                  , "8695"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":871
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8610
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":4215
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Out_class.B1"
        , "id":48
        , "start":"9"
        , "end":"14"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 25"
            , "id":4218
            , "start":"10"
            , "end":"14"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter654_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_103403_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":8645
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8644
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8641"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8646
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8650
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8647
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8638"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8648
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8642
                , "start":"11"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_Out_class.B2"
        , "id":49
        , "start":"14"
        , "end":"19"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 26"
            , "id":4221
            , "start":"15"
            , "end":"19"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter685_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_103517_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'j'"
                , "id":8655
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":869
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8654
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8640"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8656
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":869
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8660
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":869
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8657
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8639"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8658
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"5"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8652
                , "start":"16"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"40"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_Out_class.B5"
        , "id":52
        , "start":"19"
        , "end":"36"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 27"
            , "id":4229
            , "start":"20"
            , "end":"24"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body11_i_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter776_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_103732_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":8675
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8666
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8639"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":8667
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8668
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8637"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":871
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8669
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8639"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8670
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":8671
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8672
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8639"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8673
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"4"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":868
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8664
                , "start":"21"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"RD"
            , "id":4231
            , "start":"24"
            , "end":"24"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::cLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":4230
            , "start":"24"
            , "end":"24"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::Product_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 28"
            , "id":4232
            , "start":"24"
            , "end":"36"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body11_i_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c1_enter_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_103732_6gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"5"
                , "Cluster Latency":"12"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_p3"
                , "id":8681
                , "start":"19"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 *"
                , "id":8682
                , "start":"25"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":8683
                , "start":"19"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 *"
                , "id":8684
                , "start":"25"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":8685
                , "start":"19"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 *"
                , "id":8686
                , "start":"25"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":8687
                , "start":"19"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 *"
                , "id":8688
                , "start":"25"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8689
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8637"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":871
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8690
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8691
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8637"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":871
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8692
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8693
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8637"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":871
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8694
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8695
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8637"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":871
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8696
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p2"
                , "id":8697
                , "start":"19"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p2'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"10"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 FP *+"
                , "id":8701
                , "start":"29"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply-Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p2"
                , "id":8698
                , "start":"19"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p2'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"10"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 FP *+"
                , "id":8702
                , "start":"29"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply-Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p2"
                , "id":8699
                , "start":"19"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p2'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"10"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 FP *+"
                , "id":8703
                , "start":"29"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply-Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p2"
                , "id":8700
                , "start":"19"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p2'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"10"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 FP *+"
                , "id":8704
                , "start":"29"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply-Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8679
                , "start":"33"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"136"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":4233
            , "start":"36"
            , "end":"36"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::Out_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"17"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Out_class.B4"
        , "id":51
        , "start":"36"
        , "end":"36"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_Out_class.B3"
        , "id":50
        , "start":"36"
        , "end":"36"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_Out_class.B6"
        , "id":53
        , "start":"36"
        , "end":"37"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":47
        , "to":48
      }
      , {
        "from":8612
        , "to":8613
      }
      , {
        "from":8613
        , "to":8614
      }
      , {
        "from":8613
        , "to":8616
      }
      , {
        "from":8614
        , "to":8615
      }
      , {
        "from":8615
        , "to":8616
      }
      , {
        "from":8616
        , "to":8627
      }
      , {
        "from":8616
        , "to":8617
      }
      , {
        "from":8617
        , "to":8634
      }
      , {
        "from":8617
        , "to":8633
      }
      , {
        "from":8633
        , "to":8634
      }
      , {
        "from":8634
        , "to":8635
      }
      , {
        "from":8635
        , "to":8636
      }
      , {
        "from":8636
        , "to":8641
      }
      , {
        "from":8627
        , "to":8638
      }
      , {
        "from":8627
        , "to":8628
      }
      , {
        "from":8618
        , "to":8619
      }
      , {
        "from":8619
        , "to":8620
      }
      , {
        "from":8619
        , "to":8622
      }
      , {
        "from":8620
        , "to":8621
      }
      , {
        "from":8621
        , "to":8622
      }
      , {
        "from":8622
        , "to":8626
      }
      , {
        "from":8622
        , "to":8623
      }
      , {
        "from":8623
        , "to":8630
      }
      , {
        "from":8623
        , "to":8629
      }
      , {
        "from":8629
        , "to":8630
      }
      , {
        "from":8630
        , "to":8631
      }
      , {
        "from":8631
        , "to":8632
      }
      , {
        "from":8632
        , "to":8640
      }
      , {
        "from":8626
        , "to":8628
      }
      , {
        "from":8628
        , "to":8639
      }
      , {
        "from":8624
        , "to":8625
      }
      , {
        "from":8625
        , "to":8637
      }
      , {
        "from":48
        , "to":49
      }
      , {
        "from":8645
        , "to":8646
      }
      , {
        "from":8644
        , "to":8646
      }
      , {
        "from":8646
        , "to":8650
      }
      , {
        "from":8646
        , "to":8648
      }
      , {
        "from":8647
        , "to":8648
      }
      , {
        "from":8648
        , "to":8642
      }
      , {
        "from":49
        , "to":52
      }
      , {
        "from":8655
        , "to":8656
      }
      , {
        "from":8654
        , "to":8656
      }
      , {
        "from":8656
        , "to":8660
      }
      , {
        "from":8656
        , "to":8658
      }
      , {
        "from":8657
        , "to":8658
      }
      , {
        "from":8658
        , "to":8652
      }
      , {
        "from":52
        , "to":51
      }
      , {
        "from":4229
        , "to":4230
      }
      , {
        "from":4229
        , "to":4233
      }
      , {
        "from":4229
        , "to":4231
      }
      , {
        "from":8675
        , "to":8664
      }
      , {
        "from":8666
        , "to":8667
      }
      , {
        "from":8667
        , "to":8664
      }
      , {
        "from":8668
        , "to":8670
      }
      , {
        "from":8669
        , "to":8670
      }
      , {
        "from":8670
        , "to":8671
      }
      , {
        "from":8671
        , "to":8664
      }
      , {
        "from":8672
        , "to":8673
      }
      , {
        "from":8673
        , "to":8664
      }
      , {
        "from":4231
        , "to":4232
      }
      , {
        "from":4230
        , "to":4232
      }
      , {
        "from":4232
        , "to":4233
      }
      , {
        "from":8681
        , "to":8682
      }
      , {
        "from":8682
        , "to":8690
      }
      , {
        "from":8683
        , "to":8684
      }
      , {
        "from":8684
        , "to":8692
      }
      , {
        "from":8685
        , "to":8686
      }
      , {
        "from":8686
        , "to":8694
      }
      , {
        "from":8687
        , "to":8688
      }
      , {
        "from":8688
        , "to":8696
      }
      , {
        "from":8689
        , "to":8690
      }
      , {
        "from":8690
        , "to":8701
      }
      , {
        "from":8691
        , "to":8692
      }
      , {
        "from":8692
        , "to":8702
      }
      , {
        "from":8693
        , "to":8694
      }
      , {
        "from":8694
        , "to":8703
      }
      , {
        "from":8695
        , "to":8696
      }
      , {
        "from":8696
        , "to":8704
      }
      , {
        "from":8697
        , "to":8701
      }
      , {
        "from":8701
        , "to":8679
      }
      , {
        "from":8698
        , "to":8702
      }
      , {
        "from":8702
        , "to":8679
      }
      , {
        "from":8699
        , "to":8703
      }
      , {
        "from":8703
        , "to":8679
      }
      , {
        "from":8700
        , "to":8704
      }
      , {
        "from":8704
        , "to":8679
      }
      , {
        "from":51
        , "to":49
      }
      , {
        "from":51
        , "to":50
      }
      , {
        "from":50
        , "to":48
      }
      , {
        "from":50
        , "to":53
      }
    ]
  }
  , "8":
  {
    "nodes":
    [
      {
        "name":"kernel_unloader_class.B0"
        , "id":54
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 29"
            , "id":4236
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_105806_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_A_extent_1"
                , "id":8707
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8708
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8709
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8710
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8711
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":8712
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8726
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8727
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8728
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8729
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8734
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_unloader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8737"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8720
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8731
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_unloader_class.B1, kernel_unloader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8741"
                  , "8745"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":8713
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8714
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8715
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8716
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8717
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":8718
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8721
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8722
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":8723
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8732
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_unloader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8743"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8724
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8725
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8733
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_unloader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8755"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":8719
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":8730
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_unloader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8740"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8705
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":4235
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_unloader_class.B1"
        , "id":55
        , "start":"9"
        , "end":"15"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 30"
            , "id":4238
            , "start":"10"
            , "end":"15"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter614_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_105975_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":8750
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":964
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":8738
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":964
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8737
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8734"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8739
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":964
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8748
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8740
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8730"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8741
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8731"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8742
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8743
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8732"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8744
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":968
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8751
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":968
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8745
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8731"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8746
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8735
                , "start":"12"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_unloader_class.B2"
        , "id":56
        , "start":"15"
        , "end":"20"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 31"
            , "id":4243
            , "start":"16"
            , "end":"20"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter645_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_106132_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":8758
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":8764
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":964
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8765
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":968
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":8756
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":964
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":8755
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "8733"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":8757
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":964
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8759
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"7"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8762
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":967
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8753
                , "start":"17"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"120"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_unloader_class.B5"
        , "id":59
        , "start":"20"
        , "end":"31"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 32"
            , "id":4255
            , "start":"21"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body11_i_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter796_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_106380_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":8776
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":8771
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":8772
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":8773
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"4"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":966
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8769
                , "start":"22"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"136"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 33"
            , "id":4257
            , "start":"25"
            , "end":"29"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body11_i_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c1_enter_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_106380_5gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"5"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":8782
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":964
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":8783
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":970
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":8786
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":974
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_unloader_mem_channel"
                , "id":8784
                , "start":"20"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_unloader_mem_channel'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":963
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":8785
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":8780
                , "start":"26"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"RD"
            , "id":4256
            , "start":"29"
            , "end":"29"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::Out_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"9"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":4258
            , "start":"29"
            , "end":"31"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"128 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"2"
                , "Start Cycle":"9"
                , "Latency":"2"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                  , "line":970
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_unloader_class.B4"
        , "id":58
        , "start":"31"
        , "end":"31"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_unloader_class.B3"
        , "id":57
        , "start":"31"
        , "end":"31"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_unloader_class.B6"
        , "id":60
        , "start":"31"
        , "end":"32"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":54
        , "to":55
      }
      , {
        "from":8707
        , "to":8708
      }
      , {
        "from":8708
        , "to":8709
      }
      , {
        "from":8708
        , "to":8711
      }
      , {
        "from":8709
        , "to":8710
      }
      , {
        "from":8710
        , "to":8711
      }
      , {
        "from":8711
        , "to":8720
      }
      , {
        "from":8711
        , "to":8712
      }
      , {
        "from":8712
        , "to":8727
      }
      , {
        "from":8712
        , "to":8726
      }
      , {
        "from":8726
        , "to":8727
      }
      , {
        "from":8727
        , "to":8728
      }
      , {
        "from":8728
        , "to":8729
      }
      , {
        "from":8729
        , "to":8734
      }
      , {
        "from":8720
        , "to":8731
      }
      , {
        "from":8713
        , "to":8714
      }
      , {
        "from":8714
        , "to":8715
      }
      , {
        "from":8714
        , "to":8717
      }
      , {
        "from":8715
        , "to":8716
      }
      , {
        "from":8716
        , "to":8717
      }
      , {
        "from":8717
        , "to":8719
      }
      , {
        "from":8717
        , "to":8718
      }
      , {
        "from":8718
        , "to":8722
      }
      , {
        "from":8718
        , "to":8721
      }
      , {
        "from":8721
        , "to":8722
      }
      , {
        "from":8722
        , "to":8724
      }
      , {
        "from":8722
        , "to":8723
      }
      , {
        "from":8723
        , "to":8732
      }
      , {
        "from":8724
        , "to":8725
      }
      , {
        "from":8725
        , "to":8733
      }
      , {
        "from":8719
        , "to":8730
      }
      , {
        "from":55
        , "to":56
      }
      , {
        "from":8750
        , "to":8751
      }
      , {
        "from":8750
        , "to":8735
      }
      , {
        "from":8738
        , "to":8739
      }
      , {
        "from":8737
        , "to":8739
      }
      , {
        "from":8739
        , "to":8748
      }
      , {
        "from":8739
        , "to":8746
      }
      , {
        "from":8740
        , "to":8742
      }
      , {
        "from":8741
        , "to":8742
      }
      , {
        "from":8742
        , "to":8744
      }
      , {
        "from":8742
        , "to":8735
      }
      , {
        "from":8743
        , "to":8744
      }
      , {
        "from":8744
        , "to":8751
      }
      , {
        "from":8745
        , "to":8746
      }
      , {
        "from":8746
        , "to":8735
      }
      , {
        "from":56
        , "to":59
      }
      , {
        "from":8758
        , "to":8759
      }
      , {
        "from":8758
        , "to":8753
      }
      , {
        "from":8764
        , "to":8765
      }
      , {
        "from":8764
        , "to":8753
      }
      , {
        "from":8756
        , "to":8757
      }
      , {
        "from":8755
        , "to":8757
      }
      , {
        "from":8757
        , "to":8762
      }
      , {
        "from":8757
        , "to":8759
      }
      , {
        "from":8759
        , "to":8753
      }
      , {
        "from":59
        , "to":58
      }
      , {
        "from":4255
        , "to":4256
      }
      , {
        "from":4255
        , "to":4258
      }
      , {
        "from":4255
        , "to":4257
      }
      , {
        "from":8776
        , "to":8769
      }
      , {
        "from":8771
        , "to":8773
      }
      , {
        "from":8771
        , "to":8772
      }
      , {
        "from":8772
        , "to":8769
      }
      , {
        "from":8773
        , "to":8769
      }
      , {
        "from":4257
        , "to":4258
      }
      , {
        "from":8782
        , "to":8786
      }
      , {
        "from":8782
        , "to":8783
      }
      , {
        "from":8783
        , "to":8785
      }
      , {
        "from":8784
        , "to":8785
      }
      , {
        "from":8785
        , "to":8780
      }
      , {
        "from":4256
        , "to":4258
      }
      , {
        "from":58
        , "to":56
      }
      , {
        "from":58
        , "to":57
      }
      , {
        "from":57
        , "to":55
      }
      , {
        "from":57
        , "to":60
      }
    ]
  }
}
