
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: define.sv
Parsing Verilog input from `define.sv' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: top_formal.sv
Parsing formal Verilog input from `top_formal.sv' to AST representation.
Generating RTLIL representation for module `\top_formal'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: nerv_wrapper.sv
Parsing formal Verilog input from `nerv_wrapper.sv' to AST representation.
Generating RTLIL representation for module `\nerv_extended_wrapper'.
nerv_wrapper.sv:359: Warning: Identifier `\uut.trap' is implicitly declared.
nerv_wrapper.sv:359: Warning: Identifier `\uut.irq_num' is implicitly declared.
nerv_wrapper.sv:364: Warning: Identifier `\uut.insn' is implicitly declared.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: nerv.sv
Parsing Verilog input from `nerv.sv' to AST representation.
Generating RTLIL representation for module `\nerv'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: CheckerWrapper.sv
Parsing formal Verilog input from `CheckerWrapper.sv' to AST representation.
Generating RTLIL representation for module `\RiscvTrans'.
Generating RTLIL representation for module `\RiscvCore'.
Generating RTLIL representation for module `\CheckerWithResult'.
Generating RTLIL representation for module `\CheckerWrapper'.
Successfully finished Verilog frontend.

6. Executing PREP pass.

6.1. Executing HIERARCHY pass (managing design hierarchy).

6.1.1. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:     \nerv_extended_wrapper
Used module:         \nerv

6.1.2. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:     \nerv_extended_wrapper
Used module:         \nerv
Removed 0 unused modules.
Module CheckerWrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module CheckerWithResult directly or indirectly contains formal properties -> setting "keep" attribute.
Module nerv_extended_wrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module top_formal directly or indirectly contains formal properties -> setting "keep" attribute.
Warning: Resizing cell port top_formal.checker_inst.io_mem_write_memWidth from 7 bits to 6 bits.
Warning: Resizing cell port top_formal.checker_inst.io_mem_read_memWidth from 7 bits to 6 bits.
Warning: Resizing cell port top_formal.wrapper_inst.mem_write_data from 7 bits to 32 bits.

6.2. Executing PROC pass (convert processes to netlists).

6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `CheckerWithResult.$proc$CheckerWrapper.sv:14592$13886'.
Cleaned up 0 empty switches.

6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 70 switch rules as full_case in process $proc$CheckerWrapper.sv:13347$13590 in module RiscvCore.
Marked 3 switch rules as full_case in process $proc$nerv.sv:1115$950 in module nerv.
Marked 1 switch rules as full_case in process $proc$nerv.sv:1104$947 in module nerv.
Marked 93 switch rules as full_case in process $proc$nerv.sv:654$559 in module nerv.
Marked 19 switch rules as full_case in process $proc$nerv.sv:631$558 in module nerv.
Marked 1 switch rules as full_case in process $proc$nerv_wrapper.sv:272$165 in module nerv_extended_wrapper.
Marked 3 switch rules as full_case in process $proc$nerv_wrapper.sv:235$156 in module nerv_extended_wrapper.
Marked 3 switch rules as full_case in process $proc$nerv_wrapper.sv:168$68 in module nerv_extended_wrapper.
Removed a total of 0 dead cases.

6.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 72 redundant assignments.
Promoted 335 assignments to connections.

6.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
  Set init value: \csr_mstatus = 6144
  Set init value: \csr_misa = 0
  Set init value: \csr_mvendorid = 0
  Set init value: \csr_marchid = 0
  Set init value: \csr_mimpid = 0
  Set init value: \csr_mhartid = 0
  Set init value: \csr_mtvec = 0
  Set init value: \csr_mscratch = 0
  Set init value: \csr_mepc = 0
  Set init value: \csr_mcause = 0
  Set init value: \csr_mtval = 0
  Set init value: \csr_mip = 0
  Set init value: \csr_mie = 0
  Set init value: \csr_mcounteren = 0
  Set init value: \i = 32

6.2.5. Executing PROC_ARST pass (detect async resets in processes).

6.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~278 debug messages>

6.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\CheckerWithResult.$proc$CheckerWrapper.sv:15345$13887'.
     1/59: $assert$CheckerWrapper.sv:15580$14061_EN
     2/59: $assert$CheckerWrapper.sv:15576$14058_EN
     3/59: $assert$CheckerWrapper.sv:15572$14055_EN
     4/59: $assert$CheckerWrapper.sv:15568$14052_EN
     5/59: $assert$CheckerWrapper.sv:15564$14050_EN
     6/59: $assert$CheckerWrapper.sv:15560$14047_EN
     7/59: $assert$CheckerWrapper.sv:15556$14044_EN
     8/59: $assert$CheckerWrapper.sv:15552$14041_EN
     9/59: $assert$CheckerWrapper.sv:15548$14038_EN
    10/59: $assert$CheckerWrapper.sv:15544$14035_EN
    11/59: $assert$CheckerWrapper.sv:15540$14032_EN
    12/59: $assert$CheckerWrapper.sv:15536$14029_EN
    13/59: $assert$CheckerWrapper.sv:15532$14026_EN
    14/59: $assert$CheckerWrapper.sv:15528$14023_EN
    15/59: $assert$CheckerWrapper.sv:15524$14020_EN
    16/59: $assert$CheckerWrapper.sv:15520$14017_EN
    17/59: $assert$CheckerWrapper.sv:15516$14014_EN
    18/59: $assert$CheckerWrapper.sv:15512$14011_EN
    19/59: $assert$CheckerWrapper.sv:15508$14008_EN
    20/59: $assert$CheckerWrapper.sv:15504$14005_EN
    21/59: $assert$CheckerWrapper.sv:15500$14002_EN
    22/59: $assert$CheckerWrapper.sv:15496$13999_EN
    23/59: $assert$CheckerWrapper.sv:15492$13996_EN
    24/59: $assert$CheckerWrapper.sv:15488$13993_EN
    25/59: $assert$CheckerWrapper.sv:15484$13990_EN
    26/59: $assert$CheckerWrapper.sv:15480$13987_EN
    27/59: $assert$CheckerWrapper.sv:15476$13984_EN
    28/59: $assert$CheckerWrapper.sv:15472$13981_EN
    29/59: $assert$CheckerWrapper.sv:15468$13978_EN
    30/59: $assert$CheckerWrapper.sv:15464$13975_EN
    31/59: $assert$CheckerWrapper.sv:15460$13972_EN
    32/59: $assert$CheckerWrapper.sv:15456$13969_EN
    33/59: $assert$CheckerWrapper.sv:15452$13966_EN
    34/59: $assert$CheckerWrapper.sv:15448$13963_EN
    35/59: $assert$CheckerWrapper.sv:15444$13960_EN
    36/59: $assert$CheckerWrapper.sv:15440$13957_EN
    37/59: $assert$CheckerWrapper.sv:15436$13954_EN
    38/59: $assert$CheckerWrapper.sv:15432$13951_EN
    39/59: $assert$CheckerWrapper.sv:15428$13948_EN
    40/59: $assert$CheckerWrapper.sv:15424$13945_EN
    41/59: $assert$CheckerWrapper.sv:15420$13942_EN
    42/59: $assert$CheckerWrapper.sv:15416$13939_EN
    43/59: $assert$CheckerWrapper.sv:15412$13936_EN
    44/59: $assert$CheckerWrapper.sv:15408$13933_EN
    45/59: $assert$CheckerWrapper.sv:15404$13930_EN
    46/59: $assert$CheckerWrapper.sv:15400$13927_EN
    47/59: $assert$CheckerWrapper.sv:15396$13924_EN
    48/59: $assert$CheckerWrapper.sv:15392$13921_EN
    49/59: $assert$CheckerWrapper.sv:15388$13918_EN
    50/59: $assert$CheckerWrapper.sv:15384$13915_EN
    51/59: $assert$CheckerWrapper.sv:15380$13912_EN
    52/59: $assert$CheckerWrapper.sv:15376$13909_EN
    53/59: $assert$CheckerWrapper.sv:15372$13906_EN
    54/59: $assert$CheckerWrapper.sv:15368$13903_EN
    55/59: $assert$CheckerWrapper.sv:15364$13900_EN
    56/59: $assert$CheckerWrapper.sv:15360$13897_EN
    57/59: $assert$CheckerWrapper.sv:15356$13895_EN
    58/59: $assert$CheckerWrapper.sv:15352$13892_EN
    59/59: $assert$CheckerWrapper.sv:15348$13889_EN
Creating decoders for process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
     1/70: $0\state_internal_privilegeMode[1:0]
     2/70: $0\state_csr_ILEN[7:0]
     3/70: $0\state_csr_IALIGN[7:0]
     4/70: $0\state_csr_MXLEN[7:0]
     5/70: $0\state_csr_pmpaddr3[31:0]
     6/70: $0\state_csr_pmpaddr2[31:0]
     7/70: $0\state_csr_pmpaddr1[31:0]
     8/70: $0\state_csr_pmpaddr0[31:0]
     9/70: $0\state_csr_pmpcfg3[31:0]
    10/70: $0\state_csr_pmpcfg2[31:0]
    11/70: $0\state_csr_pmpcfg1[31:0]
    12/70: $0\state_csr_pmpcfg0[31:0]
    13/70: $0\state_csr_satp[31:0]
    14/70: $0\state_csr_sscratch[31:0]
    15/70: $0\state_csr_stval[31:0]
    16/70: $0\state_csr_sepc[31:0]
    17/70: $0\state_csr_stvec[31:0]
    18/70: $0\state_csr_scause[31:0]
    19/70: $0\state_csr_scounteren[31:0]
    20/70: $0\state_csr_cycle[31:0]
    21/70: $0\state_csr_mtval[31:0]
    22/70: $0\state_csr_mcause[31:0]
    23/70: $0\state_csr_mepc[31:0]
    24/70: $0\state_csr_mie[31:0]
    25/70: $0\state_csr_mip[31:0]
    26/70: $0\state_csr_mideleg[31:0]
    27/70: $0\state_csr_medeleg[31:0]
    28/70: $0\state_csr_mcounteren[31:0]
    29/70: $0\state_csr_mtvec[31:0]
    30/70: $0\state_csr_mscratch[31:0]
    31/70: $0\state_csr_mstatush[31:0]
    32/70: $0\state_csr_mstatus[31:0]
    33/70: $0\state_csr_mhartid[31:0]
    34/70: $0\state_csr_mimpid[31:0]
    35/70: $0\state_csr_marchid[31:0]
    36/70: $0\state_csr_mvendorid[31:0]
    37/70: $0\state_csr_misa[31:0]
    38/70: $0\state_pc[31:0]
    39/70: $0\state_reg_31[31:0]
    40/70: $0\state_reg_30[31:0]
    41/70: $0\state_reg_29[31:0]
    42/70: $0\state_reg_28[31:0]
    43/70: $0\state_reg_27[31:0]
    44/70: $0\state_reg_26[31:0]
    45/70: $0\state_reg_25[31:0]
    46/70: $0\state_reg_24[31:0]
    47/70: $0\state_reg_23[31:0]
    48/70: $0\state_reg_22[31:0]
    49/70: $0\state_reg_21[31:0]
    50/70: $0\state_reg_20[31:0]
    51/70: $0\state_reg_19[31:0]
    52/70: $0\state_reg_18[31:0]
    53/70: $0\state_reg_17[31:0]
    54/70: $0\state_reg_16[31:0]
    55/70: $0\state_reg_15[31:0]
    56/70: $0\state_reg_14[31:0]
    57/70: $0\state_reg_13[31:0]
    58/70: $0\state_reg_12[31:0]
    59/70: $0\state_reg_11[31:0]
    60/70: $0\state_reg_10[31:0]
    61/70: $0\state_reg_9[31:0]
    62/70: $0\state_reg_8[31:0]
    63/70: $0\state_reg_7[31:0]
    64/70: $0\state_reg_6[31:0]
    65/70: $0\state_reg_5[31:0]
    66/70: $0\state_reg_4[31:0]
    67/70: $0\state_reg_3[31:0]
    68/70: $0\state_reg_2[31:0]
    69/70: $0\state_reg_1[31:0]
    70/70: $0\state_reg_0[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:1115$950'.
     1/458: $1$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$958
     2/458: $1$memwr$\regfile$nerv.sv:1122$275_DATA[31:0]$957
     3/458: $1$memwr$\regfile$nerv.sv:1122$275_ADDR[4:0]$956
     4/458: $0\rvfi_valid[0:0]
     5/458: $0\pc[31:0]
     6/458: $0\next_rvfi_intr[0:0]
     7/458: $0\rvfi_mem_wdata[31:0]
     8/458: $0\rvfi_mem_rdata[31:0]
     9/458: $0\rvfi_mem_wmask[3:0]
    10/458: $0\rvfi_mem_rmask[3:0]
    11/458: $0\rvfi_mem_addr[31:0]
    12/458: $0\rvfi_csr_custom_ro_wdata[31:0]
    13/458: $0\rvfi_csr_custom_ro_rdata[31:0]
    14/458: $0\rvfi_csr_custom_ro_wmask[31:0]
    15/458: $0\rvfi_csr_custom_ro_rmask[31:0]
    16/458: $0\rvfi_csr_custom_wdata[31:0]
    17/458: $0\rvfi_csr_custom_rdata[31:0]
    18/458: $0\rvfi_csr_custom_wmask[31:0]
    19/458: $0\rvfi_csr_custom_rmask[31:0]
    20/458: $0\rvfi_csr_mhpmevent31_wdata[31:0]
    21/458: $0\rvfi_csr_mhpmevent31_rdata[31:0]
    22/458: $0\rvfi_csr_mhpmevent31_wmask[31:0]
    23/458: $0\rvfi_csr_mhpmevent31_rmask[31:0]
    24/458: $0\rvfi_csr_mhpmevent30_wdata[31:0]
    25/458: $0\rvfi_csr_mhpmevent30_rdata[31:0]
    26/458: $0\rvfi_csr_mhpmevent30_wmask[31:0]
    27/458: $0\rvfi_csr_mhpmevent30_rmask[31:0]
    28/458: $0\rvfi_csr_mhpmevent29_wdata[31:0]
    29/458: $0\rvfi_csr_mhpmevent29_rdata[31:0]
    30/458: $0\rvfi_csr_mhpmevent29_wmask[31:0]
    31/458: $0\rvfi_csr_mhpmevent29_rmask[31:0]
    32/458: $0\rvfi_csr_mhpmevent28_wdata[31:0]
    33/458: $0\rvfi_csr_mhpmevent28_rdata[31:0]
    34/458: $0\rvfi_csr_mhpmevent28_wmask[31:0]
    35/458: $0\rvfi_csr_mhpmevent28_rmask[31:0]
    36/458: $0\rvfi_csr_mhpmevent27_wdata[31:0]
    37/458: $0\rvfi_csr_mhpmevent27_rdata[31:0]
    38/458: $0\rvfi_csr_mhpmevent27_wmask[31:0]
    39/458: $0\rvfi_csr_mhpmevent27_rmask[31:0]
    40/458: $0\rvfi_csr_mhpmevent26_wdata[31:0]
    41/458: $0\rvfi_csr_mhpmevent26_rdata[31:0]
    42/458: $0\rvfi_csr_mhpmevent26_wmask[31:0]
    43/458: $0\rvfi_csr_mhpmevent26_rmask[31:0]
    44/458: $0\rvfi_csr_mhpmevent25_wdata[31:0]
    45/458: $0\rvfi_csr_mhpmevent25_rdata[31:0]
    46/458: $0\rvfi_csr_mhpmevent25_wmask[31:0]
    47/458: $0\rvfi_csr_mhpmevent25_rmask[31:0]
    48/458: $0\rvfi_csr_mhpmevent24_wdata[31:0]
    49/458: $0\rvfi_csr_mhpmevent24_rdata[31:0]
    50/458: $0\rvfi_csr_mhpmevent24_wmask[31:0]
    51/458: $0\rvfi_csr_mhpmevent24_rmask[31:0]
    52/458: $0\rvfi_csr_mhpmevent23_wdata[31:0]
    53/458: $0\rvfi_csr_mhpmevent23_rdata[31:0]
    54/458: $0\rvfi_csr_mhpmevent23_wmask[31:0]
    55/458: $0\rvfi_csr_mhpmevent23_rmask[31:0]
    56/458: $0\rvfi_csr_mhpmevent22_wdata[31:0]
    57/458: $0\rvfi_csr_mhpmevent22_rdata[31:0]
    58/458: $0\rvfi_csr_mhpmevent22_wmask[31:0]
    59/458: $0\rvfi_csr_mhpmevent22_rmask[31:0]
    60/458: $0\rvfi_csr_mhpmevent21_wdata[31:0]
    61/458: $0\rvfi_csr_mhpmevent21_rdata[31:0]
    62/458: $0\rvfi_csr_mhpmevent21_wmask[31:0]
    63/458: $0\rvfi_csr_mhpmevent21_rmask[31:0]
    64/458: $0\rvfi_csr_mhpmevent20_wdata[31:0]
    65/458: $0\rvfi_csr_mhpmevent20_rdata[31:0]
    66/458: $0\rvfi_csr_mhpmevent20_wmask[31:0]
    67/458: $0\rvfi_csr_mhpmevent20_rmask[31:0]
    68/458: $0\rvfi_csr_mhpmevent19_wdata[31:0]
    69/458: $0\rvfi_csr_mhpmevent19_rdata[31:0]
    70/458: $0\rvfi_csr_mhpmevent19_wmask[31:0]
    71/458: $0\rvfi_csr_mhpmevent19_rmask[31:0]
    72/458: $0\rvfi_csr_mhpmevent18_wdata[31:0]
    73/458: $0\rvfi_csr_mhpmevent18_rdata[31:0]
    74/458: $0\rvfi_csr_mhpmevent18_wmask[31:0]
    75/458: $0\rvfi_csr_mhpmevent18_rmask[31:0]
    76/458: $0\rvfi_csr_mhpmevent17_wdata[31:0]
    77/458: $0\rvfi_csr_mhpmevent17_rdata[31:0]
    78/458: $0\rvfi_csr_mhpmevent17_wmask[31:0]
    79/458: $0\rvfi_csr_mhpmevent17_rmask[31:0]
    80/458: $0\rvfi_csr_mhpmevent16_wdata[31:0]
    81/458: $0\rvfi_csr_mhpmevent16_rdata[31:0]
    82/458: $0\rvfi_csr_mhpmevent16_wmask[31:0]
    83/458: $0\rvfi_csr_mhpmevent16_rmask[31:0]
    84/458: $0\rvfi_csr_mhpmevent15_wdata[31:0]
    85/458: $0\rvfi_csr_mhpmevent15_rdata[31:0]
    86/458: $0\rvfi_csr_mhpmevent15_wmask[31:0]
    87/458: $0\rvfi_csr_mhpmevent15_rmask[31:0]
    88/458: $0\rvfi_csr_mhpmevent14_wdata[31:0]
    89/458: $0\rvfi_csr_mhpmevent14_rdata[31:0]
    90/458: $0\rvfi_csr_mhpmevent14_wmask[31:0]
    91/458: $0\rvfi_csr_mhpmevent14_rmask[31:0]
    92/458: $0\rvfi_csr_mhpmevent13_wdata[31:0]
    93/458: $0\rvfi_csr_mhpmevent13_rdata[31:0]
    94/458: $0\rvfi_csr_mhpmevent13_wmask[31:0]
    95/458: $0\rvfi_csr_mhpmevent13_rmask[31:0]
    96/458: $0\rvfi_csr_mhpmevent12_wdata[31:0]
    97/458: $0\rvfi_csr_mhpmevent12_rdata[31:0]
    98/458: $0\rvfi_csr_mhpmevent12_wmask[31:0]
    99/458: $0\rvfi_csr_mhpmevent12_rmask[31:0]
   100/458: $0\rvfi_csr_mhpmevent11_wdata[31:0]
   101/458: $0\rvfi_csr_mhpmevent11_rdata[31:0]
   102/458: $0\rvfi_csr_mhpmevent11_wmask[31:0]
   103/458: $0\rvfi_csr_mhpmevent11_rmask[31:0]
   104/458: $0\rvfi_csr_mhpmevent10_wdata[31:0]
   105/458: $0\rvfi_csr_mhpmevent10_rdata[31:0]
   106/458: $0\rvfi_csr_mhpmevent10_wmask[31:0]
   107/458: $0\rvfi_csr_mhpmevent10_rmask[31:0]
   108/458: $0\rvfi_csr_mhpmevent9_wdata[31:0]
   109/458: $0\rvfi_csr_mhpmevent9_rdata[31:0]
   110/458: $0\rvfi_csr_mhpmevent9_wmask[31:0]
   111/458: $0\rvfi_csr_mhpmevent9_rmask[31:0]
   112/458: $0\rvfi_csr_mhpmevent8_wdata[31:0]
   113/458: $0\rvfi_csr_mhpmevent8_rdata[31:0]
   114/458: $0\rvfi_csr_mhpmevent8_wmask[31:0]
   115/458: $0\rvfi_csr_mhpmevent8_rmask[31:0]
   116/458: $0\rvfi_csr_mhpmevent7_wdata[31:0]
   117/458: $0\rvfi_csr_mhpmevent7_rdata[31:0]
   118/458: $0\rvfi_csr_mhpmevent7_wmask[31:0]
   119/458: $0\rvfi_csr_mhpmevent7_rmask[31:0]
   120/458: $0\rvfi_csr_mhpmevent6_wdata[31:0]
   121/458: $0\rvfi_csr_mhpmevent6_rdata[31:0]
   122/458: $0\rvfi_csr_mhpmevent6_wmask[31:0]
   123/458: $0\rvfi_csr_mhpmevent6_rmask[31:0]
   124/458: $0\rvfi_csr_mhpmevent5_wdata[31:0]
   125/458: $0\rvfi_csr_mhpmevent5_rdata[31:0]
   126/458: $0\rvfi_csr_mhpmevent5_wmask[31:0]
   127/458: $0\rvfi_csr_mhpmevent5_rmask[31:0]
   128/458: $0\rvfi_csr_mhpmevent4_wdata[31:0]
   129/458: $0\rvfi_csr_mhpmevent4_rdata[31:0]
   130/458: $0\rvfi_csr_mhpmevent4_wmask[31:0]
   131/458: $0\rvfi_csr_mhpmevent4_rmask[31:0]
   132/458: $0\rvfi_csr_mhpmevent3_wdata[31:0]
   133/458: $0\rvfi_csr_mhpmevent3_rdata[31:0]
   134/458: $0\rvfi_csr_mhpmevent3_wmask[31:0]
   135/458: $0\rvfi_csr_mhpmevent3_rmask[31:0]
   136/458: $0\rvfi_csr_mhpmcounter31h_wdata[31:0]
   137/458: $0\rvfi_csr_mhpmcounter31h_rdata[31:0]
   138/458: $0\rvfi_csr_mhpmcounter31h_wmask[31:0]
   139/458: $0\rvfi_csr_mhpmcounter31h_rmask[31:0]
   140/458: $0\rvfi_csr_mhpmcounter30h_wdata[31:0]
   141/458: $0\rvfi_csr_mhpmcounter30h_rdata[31:0]
   142/458: $0\rvfi_csr_mhpmcounter30h_wmask[31:0]
   143/458: $0\rvfi_csr_mhpmcounter30h_rmask[31:0]
   144/458: $0\rvfi_csr_mhpmcounter29h_wdata[31:0]
   145/458: $0\rvfi_csr_mhpmcounter29h_rdata[31:0]
   146/458: $0\rvfi_csr_mhpmcounter29h_wmask[31:0]
   147/458: $0\rvfi_csr_mhpmcounter29h_rmask[31:0]
   148/458: $0\rvfi_csr_mhpmcounter28h_wdata[31:0]
   149/458: $0\rvfi_csr_mhpmcounter28h_rdata[31:0]
   150/458: $0\rvfi_csr_mhpmcounter28h_wmask[31:0]
   151/458: $0\rvfi_csr_mhpmcounter28h_rmask[31:0]
   152/458: $0\rvfi_csr_mhpmcounter27h_wdata[31:0]
   153/458: $0\rvfi_csr_mhpmcounter27h_rdata[31:0]
   154/458: $0\rvfi_csr_mhpmcounter27h_wmask[31:0]
   155/458: $0\rvfi_csr_mhpmcounter27h_rmask[31:0]
   156/458: $0\rvfi_csr_mhpmcounter26h_wdata[31:0]
   157/458: $0\rvfi_csr_mhpmcounter26h_rdata[31:0]
   158/458: $0\rvfi_csr_mhpmcounter26h_wmask[31:0]
   159/458: $0\rvfi_csr_mhpmcounter26h_rmask[31:0]
   160/458: $0\rvfi_csr_mhpmcounter25h_wdata[31:0]
   161/458: $0\rvfi_csr_mhpmcounter25h_rdata[31:0]
   162/458: $0\rvfi_csr_mhpmcounter25h_wmask[31:0]
   163/458: $0\rvfi_csr_mhpmcounter25h_rmask[31:0]
   164/458: $0\rvfi_csr_mhpmcounter24h_wdata[31:0]
   165/458: $0\rvfi_csr_mhpmcounter24h_rdata[31:0]
   166/458: $0\rvfi_csr_mhpmcounter24h_wmask[31:0]
   167/458: $0\rvfi_csr_mhpmcounter24h_rmask[31:0]
   168/458: $0\rvfi_csr_mhpmcounter23h_wdata[31:0]
   169/458: $0\rvfi_csr_mhpmcounter23h_rdata[31:0]
   170/458: $0\rvfi_csr_mhpmcounter23h_wmask[31:0]
   171/458: $0\rvfi_csr_mhpmcounter23h_rmask[31:0]
   172/458: $0\rvfi_csr_mhpmcounter22h_wdata[31:0]
   173/458: $0\rvfi_csr_mhpmcounter22h_rdata[31:0]
   174/458: $0\rvfi_csr_mhpmcounter22h_wmask[31:0]
   175/458: $0\rvfi_csr_mhpmcounter22h_rmask[31:0]
   176/458: $0\rvfi_csr_mhpmcounter21h_wdata[31:0]
   177/458: $0\rvfi_csr_mhpmcounter21h_rdata[31:0]
   178/458: $0\rvfi_csr_mhpmcounter21h_wmask[31:0]
   179/458: $0\rvfi_csr_mhpmcounter21h_rmask[31:0]
   180/458: $0\rvfi_csr_mhpmcounter20h_wdata[31:0]
   181/458: $0\rvfi_csr_mhpmcounter20h_rdata[31:0]
   182/458: $0\rvfi_csr_mhpmcounter20h_wmask[31:0]
   183/458: $0\rvfi_csr_mhpmcounter20h_rmask[31:0]
   184/458: $0\rvfi_csr_mhpmcounter19h_wdata[31:0]
   185/458: $0\rvfi_csr_mhpmcounter19h_rdata[31:0]
   186/458: $0\rvfi_csr_mhpmcounter19h_wmask[31:0]
   187/458: $0\rvfi_csr_mhpmcounter19h_rmask[31:0]
   188/458: $0\rvfi_csr_mhpmcounter18h_wdata[31:0]
   189/458: $0\rvfi_csr_mhpmcounter18h_rdata[31:0]
   190/458: $0\rvfi_csr_mhpmcounter18h_wmask[31:0]
   191/458: $0\rvfi_csr_mhpmcounter18h_rmask[31:0]
   192/458: $0\rvfi_csr_mhpmcounter17h_wdata[31:0]
   193/458: $0\rvfi_csr_mhpmcounter17h_rdata[31:0]
   194/458: $0\rvfi_csr_mhpmcounter17h_wmask[31:0]
   195/458: $0\rvfi_csr_mhpmcounter17h_rmask[31:0]
   196/458: $0\rvfi_csr_mhpmcounter16h_wdata[31:0]
   197/458: $0\rvfi_csr_mhpmcounter16h_rdata[31:0]
   198/458: $0\rvfi_csr_mhpmcounter16h_wmask[31:0]
   199/458: $0\rvfi_csr_mhpmcounter16h_rmask[31:0]
   200/458: $0\rvfi_csr_mhpmcounter15h_wdata[31:0]
   201/458: $0\rvfi_csr_mhpmcounter15h_rdata[31:0]
   202/458: $0\rvfi_csr_mhpmcounter15h_wmask[31:0]
   203/458: $0\rvfi_csr_mhpmcounter15h_rmask[31:0]
   204/458: $0\rvfi_csr_mhpmcounter14h_wdata[31:0]
   205/458: $0\rvfi_csr_mhpmcounter14h_rdata[31:0]
   206/458: $0\rvfi_csr_mhpmcounter14h_wmask[31:0]
   207/458: $0\rvfi_csr_mhpmcounter14h_rmask[31:0]
   208/458: $0\rvfi_csr_mhpmcounter13h_wdata[31:0]
   209/458: $0\rvfi_csr_mhpmcounter13h_rdata[31:0]
   210/458: $0\rvfi_csr_mhpmcounter13h_wmask[31:0]
   211/458: $0\rvfi_csr_mhpmcounter13h_rmask[31:0]
   212/458: $0\rvfi_csr_mhpmcounter12h_wdata[31:0]
   213/458: $0\rvfi_csr_mhpmcounter12h_rdata[31:0]
   214/458: $0\rvfi_csr_mhpmcounter12h_wmask[31:0]
   215/458: $0\rvfi_csr_mhpmcounter12h_rmask[31:0]
   216/458: $0\rvfi_csr_mhpmcounter11h_wdata[31:0]
   217/458: $0\rvfi_csr_mhpmcounter11h_rdata[31:0]
   218/458: $0\rvfi_csr_mhpmcounter11h_wmask[31:0]
   219/458: $0\rvfi_csr_mhpmcounter11h_rmask[31:0]
   220/458: $0\rvfi_csr_mhpmcounter10h_wdata[31:0]
   221/458: $0\rvfi_csr_mhpmcounter10h_rdata[31:0]
   222/458: $0\rvfi_csr_mhpmcounter10h_wmask[31:0]
   223/458: $0\rvfi_csr_mhpmcounter10h_rmask[31:0]
   224/458: $0\rvfi_csr_mhpmcounter9h_wdata[31:0]
   225/458: $0\rvfi_csr_mhpmcounter9h_rdata[31:0]
   226/458: $0\rvfi_csr_mhpmcounter9h_wmask[31:0]
   227/458: $0\rvfi_csr_mhpmcounter9h_rmask[31:0]
   228/458: $0\rvfi_csr_mhpmcounter8h_wdata[31:0]
   229/458: $0\rvfi_csr_mhpmcounter8h_rdata[31:0]
   230/458: $0\rvfi_csr_mhpmcounter8h_wmask[31:0]
   231/458: $0\rvfi_csr_mhpmcounter8h_rmask[31:0]
   232/458: $0\rvfi_csr_mhpmcounter7h_wdata[31:0]
   233/458: $0\rvfi_csr_mhpmcounter7h_rdata[31:0]
   234/458: $0\rvfi_csr_mhpmcounter7h_wmask[31:0]
   235/458: $0\rvfi_csr_mhpmcounter7h_rmask[31:0]
   236/458: $0\rvfi_csr_mhpmcounter6h_wdata[31:0]
   237/458: $0\rvfi_csr_mhpmcounter6h_rdata[31:0]
   238/458: $0\rvfi_csr_mhpmcounter6h_wmask[31:0]
   239/458: $0\rvfi_csr_mhpmcounter6h_rmask[31:0]
   240/458: $0\rvfi_csr_mhpmcounter5h_wdata[31:0]
   241/458: $0\rvfi_csr_mhpmcounter5h_rdata[31:0]
   242/458: $0\rvfi_csr_mhpmcounter5h_wmask[31:0]
   243/458: $0\rvfi_csr_mhpmcounter5h_rmask[31:0]
   244/458: $0\rvfi_csr_mhpmcounter4h_wdata[31:0]
   245/458: $0\rvfi_csr_mhpmcounter4h_rdata[31:0]
   246/458: $0\rvfi_csr_mhpmcounter4h_wmask[31:0]
   247/458: $0\rvfi_csr_mhpmcounter4h_rmask[31:0]
   248/458: $0\rvfi_csr_mhpmcounter3h_wdata[31:0]
   249/458: $0\rvfi_csr_mhpmcounter3h_rdata[31:0]
   250/458: $0\rvfi_csr_mhpmcounter3h_wmask[31:0]
   251/458: $0\rvfi_csr_mhpmcounter3h_rmask[31:0]
   252/458: $0\rvfi_csr_minstreth_wdata[31:0]
   253/458: $0\rvfi_csr_minstreth_rdata[31:0]
   254/458: $0\rvfi_csr_minstreth_wmask[31:0]
   255/458: $0\rvfi_csr_minstreth_rmask[31:0]
   256/458: $0\rvfi_csr_mcycleh_wdata[31:0]
   257/458: $0\rvfi_csr_mcycleh_rdata[31:0]
   258/458: $0\rvfi_csr_mcycleh_wmask[31:0]
   259/458: $0\rvfi_csr_mcycleh_rmask[31:0]
   260/458: $0\rvfi_csr_mhpmcounter31_wdata[31:0]
   261/458: $0\rvfi_csr_mhpmcounter31_rdata[31:0]
   262/458: $0\rvfi_csr_mhpmcounter31_wmask[31:0]
   263/458: $0\rvfi_csr_mhpmcounter31_rmask[31:0]
   264/458: $0\rvfi_csr_mhpmcounter30_wdata[31:0]
   265/458: $0\rvfi_csr_mhpmcounter30_rdata[31:0]
   266/458: $0\rvfi_csr_mhpmcounter30_wmask[31:0]
   267/458: $0\rvfi_csr_mhpmcounter30_rmask[31:0]
   268/458: $0\rvfi_csr_mhpmcounter29_wdata[31:0]
   269/458: $0\rvfi_csr_mhpmcounter29_rdata[31:0]
   270/458: $0\rvfi_csr_mhpmcounter29_wmask[31:0]
   271/458: $0\rvfi_csr_mhpmcounter29_rmask[31:0]
   272/458: $0\rvfi_csr_mhpmcounter28_wdata[31:0]
   273/458: $0\rvfi_csr_mhpmcounter28_rdata[31:0]
   274/458: $0\rvfi_csr_mhpmcounter28_wmask[31:0]
   275/458: $0\rvfi_csr_mhpmcounter28_rmask[31:0]
   276/458: $0\rvfi_csr_mhpmcounter27_wdata[31:0]
   277/458: $0\rvfi_csr_mhpmcounter27_rdata[31:0]
   278/458: $0\rvfi_csr_mhpmcounter27_wmask[31:0]
   279/458: $0\rvfi_csr_mhpmcounter27_rmask[31:0]
   280/458: $0\rvfi_csr_mhpmcounter26_wdata[31:0]
   281/458: $0\rvfi_csr_mhpmcounter26_rdata[31:0]
   282/458: $0\rvfi_csr_mhpmcounter26_wmask[31:0]
   283/458: $0\rvfi_csr_mhpmcounter26_rmask[31:0]
   284/458: $0\rvfi_csr_mhpmcounter25_wdata[31:0]
   285/458: $0\rvfi_csr_mhpmcounter25_rdata[31:0]
   286/458: $0\rvfi_csr_mhpmcounter25_wmask[31:0]
   287/458: $0\rvfi_csr_mhpmcounter25_rmask[31:0]
   288/458: $0\rvfi_csr_mhpmcounter24_wdata[31:0]
   289/458: $0\rvfi_csr_mhpmcounter24_rdata[31:0]
   290/458: $0\rvfi_csr_mhpmcounter24_wmask[31:0]
   291/458: $0\rvfi_csr_mhpmcounter24_rmask[31:0]
   292/458: $0\rvfi_csr_mhpmcounter23_wdata[31:0]
   293/458: $0\rvfi_csr_mhpmcounter23_rdata[31:0]
   294/458: $0\rvfi_csr_mhpmcounter23_wmask[31:0]
   295/458: $0\rvfi_csr_mhpmcounter23_rmask[31:0]
   296/458: $0\rvfi_csr_mhpmcounter22_wdata[31:0]
   297/458: $0\rvfi_csr_mhpmcounter22_rdata[31:0]
   298/458: $0\rvfi_csr_mhpmcounter22_wmask[31:0]
   299/458: $0\rvfi_csr_mhpmcounter22_rmask[31:0]
   300/458: $0\rvfi_csr_mhpmcounter21_wdata[31:0]
   301/458: $0\rvfi_csr_mhpmcounter21_rdata[31:0]
   302/458: $0\rvfi_csr_mhpmcounter21_wmask[31:0]
   303/458: $0\rvfi_csr_mhpmcounter21_rmask[31:0]
   304/458: $0\rvfi_csr_mhpmcounter20_wdata[31:0]
   305/458: $0\rvfi_csr_mhpmcounter20_rdata[31:0]
   306/458: $0\rvfi_csr_mhpmcounter20_wmask[31:0]
   307/458: $0\rvfi_csr_mhpmcounter20_rmask[31:0]
   308/458: $0\rvfi_csr_mhpmcounter19_wdata[31:0]
   309/458: $0\rvfi_csr_mhpmcounter19_rdata[31:0]
   310/458: $0\rvfi_csr_mhpmcounter19_wmask[31:0]
   311/458: $0\rvfi_csr_mhpmcounter19_rmask[31:0]
   312/458: $0\rvfi_csr_mhpmcounter18_wdata[31:0]
   313/458: $0\rvfi_csr_mhpmcounter18_rdata[31:0]
   314/458: $0\rvfi_csr_mhpmcounter18_wmask[31:0]
   315/458: $0\rvfi_csr_mhpmcounter18_rmask[31:0]
   316/458: $0\rvfi_csr_mhpmcounter17_wdata[31:0]
   317/458: $0\rvfi_csr_mhpmcounter17_rdata[31:0]
   318/458: $0\rvfi_csr_mhpmcounter17_wmask[31:0]
   319/458: $0\rvfi_csr_mhpmcounter17_rmask[31:0]
   320/458: $0\rvfi_csr_mhpmcounter16_wdata[31:0]
   321/458: $0\rvfi_csr_mhpmcounter16_rdata[31:0]
   322/458: $0\rvfi_csr_mhpmcounter16_wmask[31:0]
   323/458: $0\rvfi_csr_mhpmcounter16_rmask[31:0]
   324/458: $0\rvfi_csr_mhpmcounter15_wdata[31:0]
   325/458: $0\rvfi_csr_mhpmcounter15_rdata[31:0]
   326/458: $0\rvfi_csr_mhpmcounter15_wmask[31:0]
   327/458: $0\rvfi_csr_mhpmcounter15_rmask[31:0]
   328/458: $0\rvfi_csr_mhpmcounter14_wdata[31:0]
   329/458: $0\rvfi_csr_mhpmcounter14_rdata[31:0]
   330/458: $0\rvfi_csr_mhpmcounter14_wmask[31:0]
   331/458: $0\rvfi_csr_mhpmcounter14_rmask[31:0]
   332/458: $0\rvfi_csr_mhpmcounter13_wdata[31:0]
   333/458: $0\rvfi_csr_mhpmcounter13_rdata[31:0]
   334/458: $0\rvfi_csr_mhpmcounter13_wmask[31:0]
   335/458: $0\rvfi_csr_mhpmcounter13_rmask[31:0]
   336/458: $0\rvfi_csr_mhpmcounter12_wdata[31:0]
   337/458: $0\rvfi_csr_mhpmcounter12_rdata[31:0]
   338/458: $0\rvfi_csr_mhpmcounter12_wmask[31:0]
   339/458: $0\rvfi_csr_mhpmcounter12_rmask[31:0]
   340/458: $0\rvfi_csr_mhpmcounter11_wdata[31:0]
   341/458: $0\rvfi_csr_mhpmcounter11_rdata[31:0]
   342/458: $0\rvfi_csr_mhpmcounter11_wmask[31:0]
   343/458: $0\rvfi_csr_mhpmcounter11_rmask[31:0]
   344/458: $0\rvfi_csr_mhpmcounter10_wdata[31:0]
   345/458: $0\rvfi_csr_mhpmcounter10_rdata[31:0]
   346/458: $0\rvfi_csr_mhpmcounter10_wmask[31:0]
   347/458: $0\rvfi_csr_mhpmcounter10_rmask[31:0]
   348/458: $0\rvfi_csr_mhpmcounter9_wdata[31:0]
   349/458: $0\rvfi_csr_mhpmcounter9_rdata[31:0]
   350/458: $0\rvfi_csr_mhpmcounter9_wmask[31:0]
   351/458: $0\rvfi_csr_mhpmcounter9_rmask[31:0]
   352/458: $0\rvfi_csr_mhpmcounter8_wdata[31:0]
   353/458: $0\rvfi_csr_mhpmcounter8_rdata[31:0]
   354/458: $0\rvfi_csr_mhpmcounter8_wmask[31:0]
   355/458: $0\rvfi_csr_mhpmcounter8_rmask[31:0]
   356/458: $0\rvfi_csr_mhpmcounter7_wdata[31:0]
   357/458: $0\rvfi_csr_mhpmcounter7_rdata[31:0]
   358/458: $0\rvfi_csr_mhpmcounter7_wmask[31:0]
   359/458: $0\rvfi_csr_mhpmcounter7_rmask[31:0]
   360/458: $0\rvfi_csr_mhpmcounter6_wdata[31:0]
   361/458: $0\rvfi_csr_mhpmcounter6_rdata[31:0]
   362/458: $0\rvfi_csr_mhpmcounter6_wmask[31:0]
   363/458: $0\rvfi_csr_mhpmcounter6_rmask[31:0]
   364/458: $0\rvfi_csr_mhpmcounter5_wdata[31:0]
   365/458: $0\rvfi_csr_mhpmcounter5_rdata[31:0]
   366/458: $0\rvfi_csr_mhpmcounter5_wmask[31:0]
   367/458: $0\rvfi_csr_mhpmcounter5_rmask[31:0]
   368/458: $0\rvfi_csr_mhpmcounter4_wdata[31:0]
   369/458: $0\rvfi_csr_mhpmcounter4_rdata[31:0]
   370/458: $0\rvfi_csr_mhpmcounter4_wmask[31:0]
   371/458: $0\rvfi_csr_mhpmcounter4_rmask[31:0]
   372/458: $0\rvfi_csr_mhpmcounter3_wdata[31:0]
   373/458: $0\rvfi_csr_mhpmcounter3_rdata[31:0]
   374/458: $0\rvfi_csr_mhpmcounter3_wmask[31:0]
   375/458: $0\rvfi_csr_mhpmcounter3_rmask[31:0]
   376/458: $0\rvfi_csr_minstret_wdata[31:0]
   377/458: $0\rvfi_csr_minstret_rdata[31:0]
   378/458: $0\rvfi_csr_minstret_wmask[31:0]
   379/458: $0\rvfi_csr_minstret_rmask[31:0]
   380/458: $0\rvfi_csr_mcycle_wdata[31:0]
   381/458: $0\rvfi_csr_mcycle_rdata[31:0]
   382/458: $0\rvfi_csr_mcycle_wmask[31:0]
   383/458: $0\rvfi_csr_mcycle_rmask[31:0]
   384/458: $0\rvfi_csr_mip_wdata[31:0]
   385/458: $0\rvfi_csr_mip_rdata[31:0]
   386/458: $0\rvfi_csr_mip_wmask[31:0]
   387/458: $0\rvfi_csr_mip_rmask[31:0]
   388/458: $0\rvfi_csr_mtval_wdata[31:0]
   389/458: $0\rvfi_csr_mtval_rdata[31:0]
   390/458: $0\rvfi_csr_mtval_wmask[31:0]
   391/458: $0\rvfi_csr_mtval_rmask[31:0]
   392/458: $0\rvfi_csr_mcause_wdata[31:0]
   393/458: $0\rvfi_csr_mcause_rdata[31:0]
   394/458: $0\rvfi_csr_mcause_wmask[31:0]
   395/458: $0\rvfi_csr_mcause_rmask[31:0]
   396/458: $0\rvfi_csr_mepc_wdata[31:0]
   397/458: $0\rvfi_csr_mepc_rdata[31:0]
   398/458: $0\rvfi_csr_mepc_wmask[31:0]
   399/458: $0\rvfi_csr_mepc_rmask[31:0]
   400/458: $0\rvfi_csr_mscratch_wdata[31:0]
   401/458: $0\rvfi_csr_mscratch_rdata[31:0]
   402/458: $0\rvfi_csr_mscratch_wmask[31:0]
   403/458: $0\rvfi_csr_mscratch_rmask[31:0]
   404/458: $0\rvfi_csr_mstatush_wdata[31:0]
   405/458: $0\rvfi_csr_mstatush_rdata[31:0]
   406/458: $0\rvfi_csr_mstatush_wmask[31:0]
   407/458: $0\rvfi_csr_mstatush_rmask[31:0]
   408/458: $0\rvfi_csr_mtvec_wdata[31:0]
   409/458: $0\rvfi_csr_mtvec_rdata[31:0]
   410/458: $0\rvfi_csr_mtvec_wmask[31:0]
   411/458: $0\rvfi_csr_mtvec_rmask[31:0]
   412/458: $0\rvfi_csr_mie_wdata[31:0]
   413/458: $0\rvfi_csr_mie_rdata[31:0]
   414/458: $0\rvfi_csr_mie_wmask[31:0]
   415/458: $0\rvfi_csr_mie_rmask[31:0]
   416/458: $0\rvfi_csr_misa_wdata[31:0]
   417/458: $0\rvfi_csr_misa_rdata[31:0]
   418/458: $0\rvfi_csr_misa_wmask[31:0]
   419/458: $0\rvfi_csr_misa_rmask[31:0]
   420/458: $0\rvfi_csr_mstatus_wdata[31:0]
   421/458: $0\rvfi_csr_mstatus_rdata[31:0]
   422/458: $0\rvfi_csr_mstatus_wmask[31:0]
   423/458: $0\rvfi_csr_mstatus_rmask[31:0]
   424/458: $0\rvfi_csr_mconfigptr_wdata[31:0]
   425/458: $0\rvfi_csr_mconfigptr_rdata[31:0]
   426/458: $0\rvfi_csr_mconfigptr_wmask[31:0]
   427/458: $0\rvfi_csr_mconfigptr_rmask[31:0]
   428/458: $0\rvfi_csr_mhartid_wdata[31:0]
   429/458: $0\rvfi_csr_mhartid_rdata[31:0]
   430/458: $0\rvfi_csr_mhartid_wmask[31:0]
   431/458: $0\rvfi_csr_mhartid_rmask[31:0]
   432/458: $0\rvfi_csr_mimpid_wdata[31:0]
   433/458: $0\rvfi_csr_mimpid_rdata[31:0]
   434/458: $0\rvfi_csr_mimpid_wmask[31:0]
   435/458: $0\rvfi_csr_mimpid_rmask[31:0]
   436/458: $0\rvfi_csr_marchid_wdata[31:0]
   437/458: $0\rvfi_csr_marchid_rdata[31:0]
   438/458: $0\rvfi_csr_marchid_wmask[31:0]
   439/458: $0\rvfi_csr_marchid_rmask[31:0]
   440/458: $0\rvfi_csr_mvendorid_wdata[31:0]
   441/458: $0\rvfi_csr_mvendorid_rdata[31:0]
   442/458: $0\rvfi_csr_mvendorid_wmask[31:0]
   443/458: $0\rvfi_csr_mvendorid_rmask[31:0]
   444/458: $0\rvfi_pc_wdata[31:0]
   445/458: $0\rvfi_pc_rdata[31:0]
   446/458: $0\rvfi_rs2_rdata[31:0]
   447/458: $0\rvfi_rs1_rdata[31:0]
   448/458: $0\rvfi_rs2_addr[4:0]
   449/458: $0\rvfi_rs1_addr[4:0]
   450/458: $0\rvfi_ixl[1:0]
   451/458: $0\rvfi_intr[0:0]
   452/458: $0\rvfi_halt[0:0]
   453/458: $0\rvfi_order[63:0]
   454/458: $0\rvfi_mode[1:0]
   455/458: $0\rvfi_rd_wdata[31:0]
   456/458: $0\rvfi_rd_addr[4:0]
   457/458: $0\rvfi_insn[31:0]
   458/458: $0\rvfi_trap[0:0]
Creating decoders for process `\nerv.$proc$nerv.sv:1104$947'.
     1/1: $1\mem_rdata[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:654$559'.
     1/225: $3\mem_wr_enable[0:0]
     2/225: $3\mem_rd_enable[0:0]
     3/225: $7\next_wr[0:0]
     4/225: $15\csr_mstatus_next[3:3]
     5/225: $16\csr_mstatus_next[7:7]
     6/225: $5\csr_mcause_wdata[31:0]
     7/225: $8\csr_mcause_next[31:0]
     8/225: $20\npc[31:0]
     9/225: $8\csr_mepc_next[31:2]
    10/225: $5\cycle_trap[0:0]
    11/225: $5\cycle_insn[0:0]
    12/225: $7\csr_mepc_next[31:0] [31:2]
    13/225: $7\csr_mepc_next[31:0] [1:0]
    14/225: $4\cycle_intr[0:0]
    15/225: $13\csr_mstatus_next[3:3]
    16/225: $14\csr_mstatus_next[7:7]
    17/225: $18\npc[31:0]
    18/225: $7\csr_mcause_next[31:0]
    19/225: $19\npc[31:0]
    20/225: $4\csr_mcause_wdata[31:0]
    21/225: $4\cycle_trap[0:0]
    22/225: $4\cycle_insn[0:0]
    23/225: $9\next_rd[31:0]
    24/225: $3\wr_rd[4:0]
    25/225: $3\cycle_late_wr[0:0]
    26/225: $17\npc[31:0]
    27/225: $6\csr_mcause_next[31:0]
    28/225: $3\csr_mcause_wdata[31:0]
    29/225: $6\csr_mepc_next[31:0]
    30/225: $12\csr_mstatus_next[7:7]
    31/225: $11\csr_mstatus_next[3:3]
    32/225: $3\cycle_trap[0:0]
    33/225: $3\cycle_insn[0:0]
    34/225: $3\cycle_intr[0:0]
    35/225: $16\npc[31:0]
    36/225: $5\csr_mcause_next[31:0]
    37/225: $2\csr_mcause_wdata[31:0]
    38/225: $5\csr_mepc_next[31:0]
    39/225: $10\csr_mstatus_next[7:7]
    40/225: $9\csr_mstatus_next[3:3]
    41/225: $2\cycle_late_wr[0:0]
    42/225: $2\cycle_trap[0:0]
    43/225: $2\cycle_insn[0:0]
    44/225: $2\cycle_intr[0:0]
    45/225: $2\wr_rd[4:0]
    46/225: $8\next_rd[31:0]
    47/225: $7\csr_mstatus_next[3:3]
    48/225: $15\npc[31:0]
    49/225: $4\csr_mcause_next[31:0]
    50/225: $1\csr_mcause_wdata[31:0]
    51/225: $4\csr_mepc_next[31:0]
    52/225: $8\csr_mstatus_next[7:7]
    53/225: $1\cycle_late_wr[0:0]
    54/225: $1\cycle_trap[0:0]
    55/225: $1\cycle_insn[0:0]
    56/225: $1\cycle_intr[0:0]
    57/225: $1\wr_rd[4:0]
    58/225: $7\next_rd[31:0]
    59/225: $6\next_rd[31:0]
    60/225: $6\next_wr[0:0]
    61/225: $13\illinsn[0:0]
    62/225: $5\csr_mstatus_next[3:3]
    63/225: $6\csr_mstatus_next[7:7]
    64/225: $3\csr_mcause_next[31:0]
    65/225: $14\npc[31:0]
    66/225: $3\csr_mepc_next[31:0]
    67/225: $12\illinsn[0:0]
    68/225: $2\csr_mcause_next[31:0]
    69/225: $2\csr_mepc_next[31:0]
    70/225: $4\csr_mstatus_next[7:7]
    71/225: $3\csr_mstatus_next[3:3]
    72/225: $11\illinsn[0:0]
    73/225: $13\npc[31:0]
    74/225: $5\next_rd[31:0]
    75/225: $5\next_wr[0:0]
    76/225: $4\next_rd[31:0]
    77/225: $4\next_wr[0:0]
    78/225: $10\illinsn[0:0]
    79/225: $3\next_rd[31:0]
    80/225: $3\next_wr[0:0]
    81/225: $9\illinsn[0:0]
    82/225: $3\mem_wr_strb[3:0]
    83/225: $2\mem_wr_addr[31:0]
    84/225: $2\mem_wr_strb[3:0]
    85/225: $2\mem_wr_data[31:0]
    86/225: $2\mem_wr_enable[0:0]
    87/225: $8\illinsn[0:0]
    88/225: $2\mem_rd_addr[31:0]
    89/225: $2\mem_rd_func[4:0]
    90/225: $2\mem_rd_reg[4:0]
    91/225: $2\mem_rd_enable[0:0]
    92/225: $7\illinsn[0:0]
    93/225: $12\npc[31:0]
    94/225: $6\illinsn[0:0]
    95/225: $11\npc[31:0]
    96/225: $10\npc[31:0]
    97/225: $9\npc[31:0]
    98/225: $8\npc[31:0]
    99/225: $7\npc[31:0]
   100/225: $6\npc[31:0]
   101/225: $5\npc[31:0]
   102/225: $5\illinsn[0:0]
   103/225: $4\npc[31:0]
   104/225: $4\illinsn[0:0]
   105/225: $3\npc[31:0]
   106/225: $2\next_rd[31:0]
   107/225: $2\next_wr[0:0]
   108/225: $3\illinsn[0:0]
   109/225: $2\npc[31:0]
   110/225: $2\illinsn[0:0]
   111/225: $1\next_rd[31:0]
   112/225: $1\next_wr[0:0]
   113/225: $1\csr_mcause_next[31:0]
   114/225: $1\csr_mepc_next[31:0]
   115/225: $2\csr_mstatus_next[7:7]
   116/225: $1\csr_mstatus_next[3:3]
   117/225: $1\illinsn[0:0]
   118/225: $1\npc[31:0]
   119/225: $1\mem_rd_reg[4:0]
   120/225: $1\mem_rd_addr[31:0]
   121/225: $1\mem_rd_enable[0:0]
   122/225: $1\mem_wr_strb[3:0]
   123/225: $1\mem_wr_data[31:0]
   124/225: $1\mem_wr_addr[31:0]
   125/225: $1\mem_wr_enable[0:0]
   126/225: $1\mem_rd_func[4:0]
   127/225: $32\hpm_increment[31:0]
   128/225: $32\csr_hpm_event_next[1023:992]
   129/225: $32\hpm_event[31:0]
   130/225: $31\hpm_increment[31:0]
   131/225: $31\csr_hpm_event_next[991:960]
   132/225: $31\hpm_event[31:0]
   133/225: $30\hpm_increment[31:0]
   134/225: $30\csr_hpm_event_next[959:928]
   135/225: $30\hpm_event[31:0]
   136/225: $29\hpm_increment[31:0]
   137/225: $29\csr_hpm_event_next[927:896]
   138/225: $29\hpm_event[31:0]
   139/225: $28\hpm_increment[31:0]
   140/225: $28\csr_hpm_event_next[895:864]
   141/225: $28\hpm_event[31:0]
   142/225: $27\hpm_increment[31:0]
   143/225: $27\csr_hpm_event_next[863:832]
   144/225: $27\hpm_event[31:0]
   145/225: $26\hpm_increment[31:0]
   146/225: $26\csr_hpm_event_next[831:800]
   147/225: $26\hpm_event[31:0]
   148/225: $25\hpm_increment[31:0]
   149/225: $25\csr_hpm_event_next[799:768]
   150/225: $25\hpm_event[31:0]
   151/225: $24\hpm_increment[31:0]
   152/225: $24\csr_hpm_event_next[767:736]
   153/225: $24\hpm_event[31:0]
   154/225: $23\hpm_increment[31:0]
   155/225: $23\csr_hpm_event_next[735:704]
   156/225: $23\hpm_event[31:0]
   157/225: $22\hpm_increment[31:0]
   158/225: $22\csr_hpm_event_next[703:672]
   159/225: $22\hpm_event[31:0]
   160/225: $21\hpm_increment[31:0]
   161/225: $21\csr_hpm_event_next[671:640]
   162/225: $21\hpm_event[31:0]
   163/225: $20\hpm_increment[31:0]
   164/225: $20\csr_hpm_event_next[639:608]
   165/225: $20\hpm_event[31:0]
   166/225: $19\hpm_increment[31:0]
   167/225: $19\csr_hpm_event_next[607:576]
   168/225: $19\hpm_event[31:0]
   169/225: $18\hpm_increment[31:0]
   170/225: $18\csr_hpm_event_next[575:544]
   171/225: $18\hpm_event[31:0]
   172/225: $17\hpm_increment[31:0]
   173/225: $17\csr_hpm_event_next[543:512]
   174/225: $17\hpm_event[31:0]
   175/225: $16\hpm_increment[31:0]
   176/225: $16\csr_hpm_event_next[511:480]
   177/225: $16\hpm_event[31:0]
   178/225: $15\hpm_increment[31:0]
   179/225: $15\csr_hpm_event_next[479:448]
   180/225: $15\hpm_event[31:0]
   181/225: $14\hpm_increment[31:0]
   182/225: $14\csr_hpm_event_next[447:416]
   183/225: $14\hpm_event[31:0]
   184/225: $13\hpm_increment[31:0]
   185/225: $13\csr_hpm_event_next[415:384]
   186/225: $13\hpm_event[31:0]
   187/225: $12\hpm_increment[31:0]
   188/225: $12\csr_hpm_event_next[383:352]
   189/225: $12\hpm_event[31:0]
   190/225: $11\hpm_increment[31:0]
   191/225: $11\csr_hpm_event_next[351:320]
   192/225: $11\hpm_event[31:0]
   193/225: $10\hpm_increment[31:0]
   194/225: $10\csr_hpm_event_next[319:288]
   195/225: $10\hpm_event[31:0]
   196/225: $9\hpm_increment[31:0]
   197/225: $9\csr_hpm_event_next[287:256]
   198/225: $9\hpm_event[31:0]
   199/225: $8\hpm_increment[31:0]
   200/225: $8\csr_hpm_event_next[255:224]
   201/225: $8\hpm_event[31:0]
   202/225: $7\hpm_increment[31:0]
   203/225: $7\csr_hpm_event_next[223:192]
   204/225: $7\hpm_event[31:0]
   205/225: $6\hpm_increment[31:0]
   206/225: $6\csr_hpm_event_next[191:160]
   207/225: $6\hpm_event[31:0]
   208/225: $5\hpm_increment[31:0]
   209/225: $5\csr_hpm_event_next[159:128]
   210/225: $5\hpm_event[31:0]
   211/225: $4\hpm_increment[31:0]
   212/225: $4\csr_hpm_event_next[127:96]
   213/225: $4\hpm_event[31:0]
   214/225: $3\hpm_increment[31:0]
   215/225: $3\csr_hpm_event_next[95:64]
   216/225: $3\hpm_event[31:0]
   217/225: $2\hpm_increment[31:0]
   218/225: $2\csr_hpm_event_next[63:32]
   219/225: $2\hpm_event[31:0]
   220/225: $1\hpm_increment[31:0]
   221/225: $1\csr_hpm_event_next[31:0]
   222/225: $1\hpm_event[31:0]
   223/225: $1\csr_next[31:0]
   224/225: $1\csr_rdval[31:0]
   225/225: $1\csr_ack[0:0]
Creating decoders for process `\nerv.$proc$nerv.sv:631$558'.
     1/19: $19\irq_num[4:0]
     2/19: $18\irq_num[4:0]
     3/19: $17\irq_num[4:0]
     4/19: $16\irq_num[4:0]
     5/19: $15\irq_num[4:0]
     6/19: $14\irq_num[4:0]
     7/19: $13\irq_num[4:0]
     8/19: $12\irq_num[4:0]
     9/19: $11\irq_num[4:0]
    10/19: $10\irq_num[4:0]
    11/19: $9\irq_num[4:0]
    12/19: $8\irq_num[4:0]
    13/19: $7\irq_num[4:0]
    14/19: $6\irq_num[4:0]
    15/19: $5\irq_num[4:0]
    16/19: $4\irq_num[4:0]
    17/19: $3\irq_num[4:0]
    18/19: $2\irq_num[4:0]
    19/19: $1\irq_num[4:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$553'.
     1/1: $0\csr_custom_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$491'.
     1/1: $0\csr_hpm_event_value[1023:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$427'.
     1/1: $0\csr_hpm_counterh_value[1023:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$363'.
     1/1: $0\csr_hpm_counter_value[1023:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$361'.
     1/1: $0\csr_mip_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$357'.
     1/1: $0\csr_mtval_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$353'.
     1/1: $0\csr_mcause_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$349'.
     1/1: $0\csr_mepc_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$345'.
     1/1: $0\csr_mscratch_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$341'.
     1/1: $0\csr_mstatush_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$337'.
     1/1: $0\csr_mtvec_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$333'.
     1/1: $0\csr_mie_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$329'.
     1/1: $0\csr_misa_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$325'.
     1/1: $0\csr_mstatus_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:437$284'.
Creating decoders for process `\nerv.$proc$nerv.sv:411$276'.
     1/4: $0\mem_wr_enable_q[0:0]
     2/4: $0\mem_rd_func_q[4:0]
     3/4: $0\mem_rd_reg_q[4:0]
     4/4: $0\mem_rd_enable_q[0:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$235'.
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:272$165'.
     1/1: $0\event_valid_reg[0:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:235$156'.
     1/7: $0\rdata[31:0]
     2/7: $0\mem_valid[0:0]
     3/7: $0\width[6:0]
     4/7: $0\wdata[31:0]
     5/7: $0\addr[31:0]
     6/7: $0\isWrite[0:0]
     7/7: $0\isRead[0:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:229$152'.
     1/1: $assume$nerv_wrapper.sv:231$154_EN
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:223$150'.
     1/1: $0\next_dmem_rdata_q[31:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
     1/56: $3$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$147
     2/56: $3$memwr$\regfile$nerv_wrapper.sv:188$67_DATA[31:0]$146
     3/56: $3$memwr$\regfile$nerv_wrapper.sv:188$67_ADDR[4:0]$145
     4/56: $2$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$143
     5/56: $2$memwr$\regfile$nerv_wrapper.sv:188$67_DATA[31:0]$142
     6/56: $2$memwr$\regfile$nerv_wrapper.sv:188$67_ADDR[4:0]$141
     7/56: $1\i[31:0]
     8/56: $1$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$135
     9/56: $1$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$134
    10/56: $1$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$133
    11/56: $1$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$132
    12/56: $1$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$131
    13/56: $1$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$130
    14/56: $1$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$129
    15/56: $1$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$128
    16/56: $1$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$127
    17/56: $1$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$126
    18/56: $1$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$125
    19/56: $1$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$124
    20/56: $1$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$123
    21/56: $1$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$122
    22/56: $1$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$121
    23/56: $1$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$120
    24/56: $1$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$119
    25/56: $1$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$118
    26/56: $1$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$117
    27/56: $1$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$116
    28/56: $1$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$115
    29/56: $1$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$114
    30/56: $1$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$113
    31/56: $1$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$112
    32/56: $1$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$111
    33/56: $1$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$110
    34/56: $1$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$109
    35/56: $1$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$108
    36/56: $1$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$107
    37/56: $1$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$106
    38/56: $1$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$105
    39/56: $1$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$104
    40/56: $1$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$138
    41/56: $1$memwr$\regfile$nerv_wrapper.sv:188$67_DATA[31:0]$137
    42/56: $1$memwr$\regfile$nerv_wrapper.sv:188$67_ADDR[4:0]$136
    43/56: $0\csr_mcounteren[31:0]
    44/56: $0\csr_mie[31:0]
    45/56: $0\csr_mip[31:0]
    46/56: $0\csr_mtval[31:0]
    47/56: $0\csr_mcause[31:0]
    48/56: $0\csr_mepc[31:0]
    49/56: $0\csr_mscratch[31:0]
    50/56: $0\csr_mtvec[31:0]
    51/56: $0\csr_mhartid[31:0]
    52/56: $0\csr_mimpid[31:0]
    53/56: $0\csr_marchid[31:0]
    54/56: $0\csr_mvendorid[31:0]
    55/56: $0\csr_misa[31:0]
    56/56: $0\csr_mstatus[31:0]

6.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\nerv.\mem_rdata' from process `\nerv.$proc$nerv.sv:1104$947'.
No latch inferred for signal `\nerv.\mem_rd_func' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\mem_wr_enable' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\mem_wr_addr' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\mem_wr_data' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\mem_wr_strb' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\mem_rd_enable' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\mem_rd_addr' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\mem_rd_reg' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\npc' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\next_wr' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\next_rd' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\wr_rd' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\illinsn' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\cycle_intr' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\cycle_insn' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\cycle_trap' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\cycle_late_wr' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_ack' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_rdval' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\hpm_idx' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\hpm_increment' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\hpm_event' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mstatus_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mstatus_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_misa_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_misa_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mie_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mie_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mtvec_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mtvec_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mstatush_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mstatush_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mscratch_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mscratch_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mepc_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mepc_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mcause_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mcause_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mtval_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mtval_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mip_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_mip_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\hpm_counter_idx' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_hpm_counter_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_hpm_counter_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\hpm_counterh_idx' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_hpm_counterh_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_hpm_counterh_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\hpm_event_idx' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_hpm_event_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_hpm_event_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_custom_wdata' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\csr_custom_next' from process `\nerv.$proc$nerv.sv:654$559'.
No latch inferred for signal `\nerv.\irq_num' from process `\nerv.$proc$nerv.sv:631$558'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$3_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$4_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$5_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$6_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$7_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$8_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$9_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$10_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$11_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$12_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$13_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$14_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$15_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$16_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$17_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$18_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$19_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$20_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$21_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$22_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$23_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$24_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$25_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$26_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$27_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$28_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$29_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$30_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$31_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$32_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$33_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:150$34_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.

6.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\RiscvCore.\state_reg_0' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18389' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_1' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18390' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_2' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18391' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_3' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18392' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_4' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18393' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_5' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18394' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_6' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18395' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_7' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18396' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_8' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18397' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_9' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18398' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_10' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18399' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_11' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18400' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_12' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18401' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_13' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18402' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_14' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18403' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_15' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18404' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_16' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18405' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_17' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18406' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_18' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18407' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_19' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18408' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_20' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18409' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_21' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18410' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_22' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18411' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_23' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18412' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_24' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18413' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_25' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18414' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_26' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18415' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_27' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18416' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_28' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18417' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_29' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18418' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_30' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18419' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_31' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18420' with positive edge clock.
Creating register for signal `\RiscvCore.\state_pc' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18421' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_misa' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18422' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mvendorid' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18423' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_marchid' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18424' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mimpid' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18425' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mhartid' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18426' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mstatus' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18427' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mstatush' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18428' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mscratch' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18429' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mtvec' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18430' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mcounteren' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18431' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_medeleg' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18432' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mideleg' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18433' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mip' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18434' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mie' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18435' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mepc' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18436' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mcause' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18437' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mtval' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18438' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_cycle' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18439' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_scounteren' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18440' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_scause' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18441' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_stvec' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18442' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_sepc' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18443' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_stval' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18444' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_sscratch' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18445' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_satp' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18446' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpcfg0' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18447' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpcfg1' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18448' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpcfg2' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18449' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpcfg3' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18450' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpaddr0' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18451' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpaddr1' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18452' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpaddr2' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18453' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpaddr3' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18454' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_MXLEN' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18455' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_IALIGN' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18456' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_ILEN' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18457' with positive edge clock.
Creating register for signal `\RiscvCore.\state_internal_privilegeMode' using process `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
  created $dff cell `$procdff$18458' with positive edge clock.
Creating register for signal `\nerv.\pc' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18459' with positive edge clock.
Creating register for signal `\nerv.\rvfi_trap' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18460' with positive edge clock.
Creating register for signal `\nerv.\rvfi_valid' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18461' with positive edge clock.
Creating register for signal `\nerv.\rvfi_insn' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18462' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rd_addr' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18463' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rd_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18464' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mode' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18465' with positive edge clock.
Creating register for signal `\nerv.\rvfi_order' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18466' with positive edge clock.
Creating register for signal `\nerv.\rvfi_halt' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18467' with positive edge clock.
Creating register for signal `\nerv.\rvfi_intr' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18468' with positive edge clock.
Creating register for signal `\nerv.\rvfi_ixl' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18469' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rs1_addr' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18470' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rs2_addr' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18471' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rs1_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18472' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rs2_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18473' with positive edge clock.
Creating register for signal `\nerv.\rvfi_pc_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18474' with positive edge clock.
Creating register for signal `\nerv.\rvfi_pc_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18475' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mvendorid_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18476' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mvendorid_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18477' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mvendorid_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18478' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mvendorid_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18479' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_marchid_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18480' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_marchid_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18481' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_marchid_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18482' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_marchid_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18483' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mimpid_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18484' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mimpid_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18485' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mimpid_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18486' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mimpid_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18487' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhartid_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18488' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhartid_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18489' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhartid_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18490' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhartid_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18491' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mconfigptr_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18492' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mconfigptr_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18493' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mconfigptr_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18494' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mconfigptr_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18495' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatus_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18496' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatus_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18497' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatus_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18498' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatus_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18499' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_misa_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18500' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_misa_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18501' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_misa_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18502' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_misa_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18503' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mie_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18504' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mie_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18505' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mie_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18506' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mie_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18507' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtvec_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18508' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtvec_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18509' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtvec_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18510' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtvec_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18511' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatush_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18512' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatush_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18513' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatush_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18514' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatush_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18515' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mscratch_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18516' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mscratch_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18517' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mscratch_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18518' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mscratch_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18519' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mepc_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18520' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mepc_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18521' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mepc_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18522' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mepc_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18523' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcause_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18524' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcause_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18525' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcause_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18526' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcause_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18527' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtval_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18528' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtval_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18529' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtval_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18530' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtval_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18531' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mip_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18532' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mip_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18533' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mip_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18534' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mip_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18535' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycle_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18536' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycle_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18537' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycle_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18538' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycle_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18539' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstret_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18540' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstret_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18541' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstret_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18542' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstret_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18543' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18544' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18545' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18546' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18547' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18548' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18549' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18550' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18551' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18552' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18553' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18554' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18555' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18556' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18557' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18558' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18559' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18560' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18561' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18562' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18563' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18564' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18565' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18566' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18567' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18568' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18569' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18570' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18571' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18572' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18573' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18574' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18575' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18576' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18577' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18578' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18579' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18580' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18581' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18582' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18583' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18584' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18585' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18586' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18587' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18588' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18589' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18590' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18591' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18592' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18593' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18594' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18595' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18596' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18597' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18598' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18599' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18600' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18601' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18602' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18603' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18604' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18605' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18606' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18607' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18608' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18609' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18610' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18611' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18612' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18613' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18614' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18615' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18616' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18617' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18618' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18619' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18620' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18621' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18622' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18623' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18624' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18625' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18626' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18627' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18628' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18629' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18630' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18631' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18632' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18633' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18634' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18635' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18636' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18637' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18638' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18639' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18640' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18641' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18642' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18643' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18644' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18645' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18646' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18647' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18648' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18649' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18650' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18651' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18652' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18653' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18654' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18655' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18656' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18657' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18658' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18659' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycleh_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18660' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycleh_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18661' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycleh_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18662' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycleh_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18663' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstreth_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18664' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstreth_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18665' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstreth_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18666' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstreth_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18667' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18668' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18669' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18670' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18671' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18672' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18673' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18674' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18675' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18676' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18677' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18678' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18679' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18680' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18681' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18682' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18683' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18684' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18685' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18686' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18687' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18688' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18689' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18690' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18691' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18692' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18693' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18694' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18695' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18696' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18697' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18698' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18699' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18700' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18701' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18702' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18703' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18704' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18705' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18706' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18707' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18708' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18709' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18710' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18711' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18712' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18713' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18714' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18715' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18716' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18717' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18718' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18719' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18720' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18721' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18722' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18723' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18724' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18725' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18726' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18727' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18728' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18729' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18730' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18731' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18732' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18733' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18734' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18735' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18736' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18737' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18738' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18739' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18740' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18741' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18742' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18743' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18744' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18745' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18746' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18747' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18748' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18749' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18750' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18751' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18752' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18753' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18754' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18755' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18756' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18757' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18758' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18759' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18760' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18761' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18762' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18763' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18764' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18765' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18766' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18767' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18768' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18769' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18770' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18771' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18772' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18773' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18774' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18775' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18776' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18777' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18778' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18779' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31h_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18780' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31h_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18781' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31h_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18782' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31h_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18783' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent3_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18784' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent3_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18785' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent3_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18786' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent3_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18787' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent4_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18788' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent4_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18789' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent4_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18790' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent4_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18791' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent5_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18792' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent5_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18793' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent5_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18794' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent5_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18795' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent6_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18796' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent6_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18797' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent6_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18798' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent6_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18799' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent7_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18800' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent7_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18801' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent7_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18802' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent7_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18803' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent8_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18804' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent8_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18805' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent8_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18806' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent8_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18807' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent9_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18808' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent9_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18809' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent9_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18810' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent9_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18811' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent10_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18812' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent10_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18813' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent10_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18814' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent10_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18815' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent11_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18816' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent11_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18817' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent11_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18818' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent11_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18819' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent12_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18820' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent12_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18821' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent12_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18822' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent12_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18823' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent13_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18824' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent13_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18825' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent13_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18826' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent13_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18827' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent14_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18828' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent14_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18829' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent14_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18830' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent14_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18831' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent15_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18832' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent15_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18833' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent15_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18834' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent15_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18835' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent16_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18836' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent16_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18837' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent16_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18838' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent16_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18839' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent17_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18840' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent17_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18841' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent17_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18842' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent17_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18843' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent18_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18844' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent18_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18845' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent18_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18846' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent18_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18847' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent19_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18848' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent19_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18849' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent19_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18850' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent19_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18851' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent20_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18852' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent20_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18853' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent20_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18854' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent20_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18855' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent21_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18856' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent21_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18857' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent21_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18858' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent21_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18859' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent22_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18860' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent22_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18861' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent22_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18862' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent22_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18863' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent23_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18864' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent23_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18865' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent23_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18866' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent23_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18867' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent24_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18868' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent24_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18869' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent24_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18870' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent24_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18871' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent25_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18872' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent25_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18873' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent25_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18874' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent25_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18875' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent26_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18876' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent26_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18877' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent26_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18878' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent26_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18879' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent27_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18880' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent27_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18881' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent27_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18882' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent27_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18883' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent28_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18884' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent28_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18885' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent28_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18886' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent28_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18887' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent29_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18888' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent29_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18889' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent29_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18890' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent29_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18891' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent30_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18892' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent30_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18893' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent30_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18894' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent30_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18895' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent31_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18896' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent31_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18897' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent31_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18898' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent31_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18899' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18900' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18901' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18902' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18903' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_ro_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18904' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_ro_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18905' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_ro_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18906' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_ro_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18907' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_addr' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18908' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_rmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18909' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_wmask' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18910' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_rdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18911' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_wdata' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18912' with positive edge clock.
Creating register for signal `\nerv.\reset_q' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18913' with positive edge clock.
Creating register for signal `\nerv.\next_rvfi_intr' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18914' with positive edge clock.
Creating register for signal `\nerv.$memwr$\regfile$nerv.sv:1122$275_ADDR' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18915' with positive edge clock.
Creating register for signal `\nerv.$memwr$\regfile$nerv.sv:1122$275_DATA' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18916' with positive edge clock.
Creating register for signal `\nerv.$memwr$\regfile$nerv.sv:1122$275_EN' using process `\nerv.$proc$nerv.sv:1115$950'.
  created $dff cell `$procdff$18917' with positive edge clock.
Creating register for signal `\nerv.\csr_custom_value' using process `\nerv.$proc$nerv.sv:618$553'.
  created $dff cell `$procdff$18918' with positive edge clock.
Creating register for signal `\nerv.\csr_hpm_event_value' using process `\nerv.$proc$nerv.sv:618$491'.
  created $dff cell `$procdff$18919' with positive edge clock.
Creating register for signal `\nerv.\csr_hpm_counterh_value' using process `\nerv.$proc$nerv.sv:618$427'.
  created $dff cell `$procdff$18920' with positive edge clock.
Creating register for signal `\nerv.\csr_hpm_counter_value' using process `\nerv.$proc$nerv.sv:618$363'.
  created $dff cell `$procdff$18921' with positive edge clock.
Creating register for signal `\nerv.\csr_mip_value' using process `\nerv.$proc$nerv.sv:618$361'.
  created $dff cell `$procdff$18922' with positive edge clock.
Creating register for signal `\nerv.\csr_mtval_value' using process `\nerv.$proc$nerv.sv:618$357'.
  created $dff cell `$procdff$18923' with positive edge clock.
Creating register for signal `\nerv.\csr_mcause_value' using process `\nerv.$proc$nerv.sv:618$353'.
  created $dff cell `$procdff$18924' with positive edge clock.
Creating register for signal `\nerv.\csr_mepc_value' using process `\nerv.$proc$nerv.sv:618$349'.
  created $dff cell `$procdff$18925' with positive edge clock.
Creating register for signal `\nerv.\csr_mscratch_value' using process `\nerv.$proc$nerv.sv:618$345'.
  created $dff cell `$procdff$18926' with positive edge clock.
Creating register for signal `\nerv.\csr_mstatush_value' using process `\nerv.$proc$nerv.sv:618$341'.
  created $dff cell `$procdff$18927' with positive edge clock.
Creating register for signal `\nerv.\csr_mtvec_value' using process `\nerv.$proc$nerv.sv:618$337'.
  created $dff cell `$procdff$18928' with positive edge clock.
Creating register for signal `\nerv.\csr_mie_value' using process `\nerv.$proc$nerv.sv:618$333'.
  created $dff cell `$procdff$18929' with positive edge clock.
Creating register for signal `\nerv.\csr_misa_value' using process `\nerv.$proc$nerv.sv:618$329'.
  created $dff cell `$procdff$18930' with positive edge clock.
Creating register for signal `\nerv.\csr_mstatus_value' using process `\nerv.$proc$nerv.sv:618$325'.
  created $dff cell `$procdff$18931' with positive edge clock.
Creating register for signal `\nerv.\imem_addr_q' using process `\nerv.$proc$nerv.sv:437$284'.
  created $dff cell `$procdff$18932' with positive edge clock.
Creating register for signal `\nerv.\mem_rd_enable_q' using process `\nerv.$proc$nerv.sv:411$276'.
  created $dff cell `$procdff$18933' with positive edge clock.
Creating register for signal `\nerv.\mem_rd_reg_q' using process `\nerv.$proc$nerv.sv:411$276'.
  created $dff cell `$procdff$18934' with positive edge clock.
Creating register for signal `\nerv.\mem_rd_func_q' using process `\nerv.$proc$nerv.sv:411$276'.
  created $dff cell `$procdff$18935' with positive edge clock.
Creating register for signal `\nerv.\mem_wr_enable_q' using process `\nerv.$proc$nerv.sv:411$276'.
  created $dff cell `$procdff$18936' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\event_valid_reg' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:272$165'.
  created $dff cell `$procdff$18937' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\isRead' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:235$156'.
  created $dff cell `$procdff$18938' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\isWrite' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:235$156'.
  created $dff cell `$procdff$18939' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\addr' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:235$156'.
  created $dff cell `$procdff$18940' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\wdata' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:235$156'.
  created $dff cell `$procdff$18941' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\width' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:235$156'.
  created $dff cell `$procdff$18942' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\mem_valid' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:235$156'.
  created $dff cell `$procdff$18943' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\rdata' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:235$156'.
  created $dff cell `$procdff$18944' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\next_dmem_rdata_q' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:223$150'.
  created $dff cell `$procdff$18945' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mstatus' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18946' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_misa' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18947' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mvendorid' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18948' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_marchid' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18949' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mimpid' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18950' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mhartid' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18951' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mtvec' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18952' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mscratch' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18953' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mepc' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18954' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mcause' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18955' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mtval' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18956' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mip' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18957' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mie' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18958' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\csr_mcounteren' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18959' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\i' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18960' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$35_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18961' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$36_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18962' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$37_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18963' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$38_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18964' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$39_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18965' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$40_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18966' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$41_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18967' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$42_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18968' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$43_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18969' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$44_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18970' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$45_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18971' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$46_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18972' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$47_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18973' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$48_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18974' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$49_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18975' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$50_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18976' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$51_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18977' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$52_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18978' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$53_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18979' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$54_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18980' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$55_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18981' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$56_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18982' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$57_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18983' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$58_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18984' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$59_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18985' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$60_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18986' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$61_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18987' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$62_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18988' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$63_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18989' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$64_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18990' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$65_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18991' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:171$66_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18992' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:188$67_ADDR' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18993' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:188$67_DATA' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18994' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper.sv:188$67_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
  created $dff cell `$procdff$18995' with positive edge clock.

6.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 59 empty switches in `\CheckerWithResult.$proc$CheckerWrapper.sv:15345$13887'.
Removing empty process `CheckerWithResult.$proc$CheckerWrapper.sv:15345$13887'.
Found and cleaned up 70 empty switches in `\RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
Removing empty process `RiscvCore.$proc$CheckerWrapper.sv:13347$13590'.
Found and cleaned up 8 empty switches in `\nerv.$proc$nerv.sv:1115$950'.
Removing empty process `nerv.$proc$nerv.sv:1115$950'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:1104$947'.
Removing empty process `nerv.$proc$nerv.sv:1104$947'.
Found and cleaned up 93 empty switches in `\nerv.$proc$nerv.sv:654$559'.
Removing empty process `nerv.$proc$nerv.sv:654$559'.
Found and cleaned up 19 empty switches in `\nerv.$proc$nerv.sv:631$558'.
Removing empty process `nerv.$proc$nerv.sv:631$558'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$553'.
Removing empty process `nerv.$proc$nerv.sv:618$553'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$491'.
Removing empty process `nerv.$proc$nerv.sv:618$491'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$427'.
Removing empty process `nerv.$proc$nerv.sv:618$427'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$363'.
Removing empty process `nerv.$proc$nerv.sv:618$363'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$361'.
Removing empty process `nerv.$proc$nerv.sv:618$361'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$357'.
Removing empty process `nerv.$proc$nerv.sv:618$357'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$353'.
Removing empty process `nerv.$proc$nerv.sv:618$353'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$349'.
Removing empty process `nerv.$proc$nerv.sv:618$349'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$345'.
Removing empty process `nerv.$proc$nerv.sv:618$345'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$341'.
Removing empty process `nerv.$proc$nerv.sv:618$341'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$337'.
Removing empty process `nerv.$proc$nerv.sv:618$337'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$333'.
Removing empty process `nerv.$proc$nerv.sv:618$333'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$329'.
Removing empty process `nerv.$proc$nerv.sv:618$329'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$325'.
Removing empty process `nerv.$proc$nerv.sv:618$325'.
Removing empty process `nerv.$proc$nerv.sv:437$284'.
Found and cleaned up 2 empty switches in `\nerv.$proc$nerv.sv:411$276'.
Removing empty process `nerv.$proc$nerv.sv:411$276'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$238'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:0$235'.
Found and cleaned up 1 empty switch in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:272$165'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:272$165'.
Found and cleaned up 4 empty switches in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:235$156'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:235$156'.
Found and cleaned up 1 empty switch in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:229$152'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:229$152'.
Found and cleaned up 1 empty switch in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:223$150'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:223$150'.
Found and cleaned up 5 empty switches in `\nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper.sv:168$68'.
Cleaned up 278 empty switches.

6.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWrapper.
Optimizing module CheckerWithResult.
<suppressed ~5 debug messages>
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
<suppressed ~657 debug messages>
Optimizing module nerv.
<suppressed ~316 debug messages>
Optimizing module nerv_extended_wrapper.
<suppressed ~14 debug messages>
Optimizing module top_formal.

6.3. Executing FUTURE pass.

6.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWrapper.
Optimizing module CheckerWithResult.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 5045 unused cells and 16672 unused wires.
<suppressed ~8206 debug messages>

6.6. Executing CHECK pass (checking for obvious problems).
Checking module CheckerWithResult...
Checking module CheckerWrapper...
Checking module RiscvCore...
Checking module RiscvTrans...
Checking module nerv...
Checking module nerv_extended_wrapper...
Warning: Wire nerv_extended_wrapper.\event_exceptionInst [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\event_intrNO [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.trap is used but has no driver.
Warning: Wire nerv_extended_wrapper.\stall is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [0] is used but has no driver.
Checking module top_formal...
Found and reported 132 problems.

6.7. Executing OPT pass (performing simple optimizations).

6.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
<suppressed ~773 debug messages>
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
<suppressed ~159 debug messages>
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
<suppressed ~5331 debug messages>
Finding identical cells in module `\nerv'.
<suppressed ~1008 debug messages>
Finding identical cells in module `\nerv_extended_wrapper'.
<suppressed ~6 debug messages>
Finding identical cells in module `\top_formal'.
Removed a total of 2168 cells.

6.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CheckerWithResult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \CheckerWrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RiscvCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RiscvTrans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:1050$1369.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:1053$1372.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:1149$1398.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:1155$1404.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:1164$1405.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:1170$1411.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:11813$13389.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:11816$13392.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:11906$13447.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:11910$13450.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:1228$1421.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:1229$1422.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:1234$1423.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:1235$1424.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:1249$1430.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:1251$1432.
    dead port 1/2 on $mux $ternary$CheckerWrapper.sv:8079$10725.
    dead port 1/2 on $mux $ternary$CheckerWrapper.sv:8096$10727.
Running muxtree optimizer on module \nerv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$15357.
    dead port 1/2 on $mux $procmux$15360.
    dead port 1/2 on $mux $procmux$15363.
    dead port 1/2 on $mux $procmux$15366.
    dead port 1/2 on $mux $procmux$15372.
    dead port 1/2 on $mux $procmux$15375.
    dead port 1/2 on $mux $procmux$15378.
    dead port 1/2 on $mux $procmux$15381.
    dead port 1/2 on $mux $procmux$15387.
    dead port 1/2 on $mux $procmux$15390.
    dead port 1/2 on $mux $procmux$15393.
    dead port 1/2 on $mux $procmux$15396.
    dead port 1/2 on $mux $procmux$15402.
    dead port 1/2 on $mux $procmux$15405.
    dead port 1/2 on $mux $procmux$15408.
    dead port 1/2 on $mux $procmux$15411.
    dead port 1/2 on $mux $procmux$15417.
    dead port 1/2 on $mux $procmux$15420.
    dead port 1/2 on $mux $procmux$15423.
    dead port 1/2 on $mux $procmux$15426.
    dead port 1/2 on $mux $procmux$15432.
    dead port 1/2 on $mux $procmux$15435.
    dead port 1/2 on $mux $procmux$15438.
    dead port 1/2 on $mux $procmux$15441.
    dead port 1/2 on $mux $procmux$15447.
    dead port 1/2 on $mux $procmux$15450.
    dead port 1/2 on $mux $procmux$15453.
    dead port 1/2 on $mux $procmux$15456.
    dead port 1/2 on $mux $procmux$15462.
    dead port 1/2 on $mux $procmux$15465.
    dead port 1/2 on $mux $procmux$15468.
    dead port 1/2 on $mux $procmux$15471.
    dead port 1/2 on $mux $procmux$15477.
    dead port 1/2 on $mux $procmux$15480.
    dead port 1/2 on $mux $procmux$15483.
    dead port 1/2 on $mux $procmux$15489.
    dead port 1/2 on $mux $procmux$15492.
    dead port 1/2 on $mux $procmux$15495.
    dead port 1/2 on $mux $procmux$15501.
    dead port 1/2 on $mux $procmux$15504.
    dead port 1/2 on $mux $procmux$15507.
    dead port 1/2 on $mux $procmux$15513.
    dead port 1/2 on $mux $procmux$15516.
    dead port 1/2 on $mux $procmux$15519.
    dead port 1/2 on $mux $procmux$15525.
    dead port 1/2 on $mux $procmux$15528.
    dead port 1/2 on $mux $procmux$15531.
    dead port 1/2 on $mux $procmux$15537.
    dead port 1/2 on $mux $procmux$15540.
    dead port 1/2 on $mux $procmux$15543.
    dead port 1/2 on $mux $procmux$15549.
    dead port 1/2 on $mux $procmux$15552.
    dead port 1/2 on $mux $procmux$15555.
    dead port 2/2 on $mux $procmux$15561.
    dead port 1/2 on $mux $procmux$15564.
    dead port 1/2 on $mux $procmux$15567.
    dead port 1/2 on $mux $procmux$15570.
    dead port 1/2 on $mux $procmux$15576.
    dead port 1/2 on $mux $procmux$15579.
    dead port 1/2 on $mux $procmux$15582.
    dead port 1/2 on $mux $procmux$15588.
    dead port 1/2 on $mux $procmux$15591.
    dead port 1/2 on $mux $procmux$15594.
    dead port 1/2 on $mux $procmux$15600.
    dead port 1/2 on $mux $procmux$15603.
    dead port 1/2 on $mux $procmux$15606.
    dead port 1/2 on $mux $procmux$15612.
    dead port 1/2 on $mux $procmux$15615.
    dead port 1/2 on $mux $procmux$15621.
    dead port 1/2 on $mux $procmux$15624.
    dead port 1/2 on $mux $procmux$15630.
    dead port 1/2 on $mux $procmux$15633.
    dead port 1/2 on $mux $procmux$15639.
    dead port 1/2 on $mux $procmux$15642.
    dead port 1/2 on $mux $procmux$15648.
    dead port 1/2 on $mux $procmux$15651.
    dead port 1/2 on $mux $procmux$15657.
    dead port 1/2 on $mux $procmux$15660.
    dead port 1/2 on $mux $procmux$15666.
    dead port 1/2 on $mux $procmux$15669.
    dead port 1/2 on $mux $procmux$15675.
    dead port 1/2 on $mux $procmux$15678.
    dead port 1/2 on $mux $procmux$15684.
    dead port 1/2 on $mux $procmux$15687.
    dead port 1/2 on $mux $procmux$15693.
    dead port 1/2 on $mux $procmux$15696.
    dead port 1/2 on $mux $procmux$15702.
    dead port 1/2 on $mux $procmux$15705.
    dead port 1/2 on $mux $procmux$15711.
    dead port 1/2 on $mux $procmux$15714.
    dead port 1/2 on $mux $procmux$15720.
    dead port 1/2 on $mux $procmux$15726.
    dead port 1/2 on $mux $procmux$15732.
    dead port 1/2 on $mux $procmux$15738.
    dead port 1/2 on $mux $procmux$15744.
    dead port 1/2 on $mux $procmux$15750.
    dead port 1/2 on $mux $procmux$15756.
    dead port 1/2 on $mux $procmux$15762.
    dead port 1/2 on $mux $procmux$15768.
    dead port 1/2 on $mux $procmux$15774.
    dead port 1/2 on $mux $procmux$15780.
    dead port 1/2 on $mux $procmux$15786.
    dead port 1/2 on $mux $procmux$15789.
    dead port 1/2 on $mux $procmux$15795.
    dead port 1/2 on $mux $procmux$15801.
    dead port 1/2 on $mux $procmux$15804.
    dead port 1/2 on $mux $procmux$15829.
    dead port 2/2 on $mux $procmux$15831.
    dead port 1/2 on $mux $procmux$15838.
    dead port 2/2 on $mux $procmux$15840.
    dead port 1/2 on $mux $procmux$15847.
    dead port 2/2 on $mux $procmux$15849.
    dead port 2/2 on $mux $procmux$15859.
    dead port 2/2 on $mux $procmux$15861.
    dead port 2/2 on $mux $procmux$15871.
    dead port 2/2 on $mux $procmux$15873.
    dead port 2/2 on $mux $procmux$15883.
    dead port 2/2 on $mux $procmux$15885.
    dead port 2/2 on $mux $procmux$15895.
    dead port 2/2 on $mux $procmux$15897.
    dead port 2/2 on $mux $procmux$15907.
    dead port 2/2 on $mux $procmux$15909.
    dead port 2/2 on $mux $procmux$15919.
    dead port 2/2 on $mux $procmux$15921.
    dead port 2/2 on $mux $procmux$15927.
    dead port 2/2 on $mux $procmux$15933.
    dead port 2/2 on $mux $procmux$15939.
    dead port 2/2 on $mux $procmux$15945.
    dead port 2/2 on $mux $procmux$15951.
    dead port 2/2 on $mux $procmux$15957.
    dead port 2/2 on $mux $procmux$15963.
    dead port 2/2 on $mux $procmux$15969.
    dead port 2/2 on $mux $procmux$15985.
    dead port 2/2 on $mux $procmux$16001.
    dead port 2/2 on $mux $procmux$16017.
    dead port 2/2 on $mux $procmux$16033.
    dead port 2/2 on $mux $procmux$16049.
    dead port 2/2 on $mux $procmux$16065.
    dead port 2/2 on $mux $procmux$16088.
    dead port 2/2 on $mux $procmux$16097.
    dead port 2/2 on $mux $procmux$16106.
    dead port 2/2 on $mux $procmux$16115.
    dead port 2/2 on $mux $procmux$16124.
    dead port 2/2 on $mux $procmux$16134.
    dead port 2/2 on $mux $procmux$16144.
    dead port 2/2 on $mux $procmux$16154.
    dead port 2/2 on $mux $procmux$16164.
    dead port 2/2 on $mux $procmux$16174.
    dead port 2/2 on $mux $procmux$16185.
    dead port 2/2 on $mux $procmux$16196.
    dead port 2/2 on $mux $procmux$16208.
    dead port 2/2 on $mux $procmux$16210.
    dead port 2/2 on $mux $procmux$16223.
    dead port 2/2 on $mux $procmux$16225.
    dead port 2/2 on $mux $procmux$16239.
    dead port 2/2 on $mux $procmux$16241.
    dead port 2/2 on $mux $procmux$16256.
    dead port 2/2 on $mux $procmux$16258.
    dead port 2/2 on $mux $procmux$16274.
    dead port 2/2 on $mux $procmux$16276.
    dead port 2/2 on $mux $procmux$16293.
    dead port 2/2 on $mux $procmux$16295.
    dead port 2/2 on $mux $procmux$16327.
    dead port 2/2 on $mux $procmux$16339.
    dead port 2/2 on $mux $procmux$16351.
    dead port 2/2 on $mux $procmux$16375.
    dead port 2/2 on $mux $procmux$16387.
    dead port 2/2 on $mux $procmux$16399.
    dead port 2/2 on $mux $procmux$16412.
    dead port 2/2 on $mux $procmux$16425.
    dead port 1/4 on $pmux $procmux$16847.
    dead port 3/4 on $pmux $procmux$16847.
    dead port 4/4 on $pmux $procmux$16847.
    dead port 1/4 on $pmux $procmux$16852.
    dead port 3/4 on $pmux $procmux$16852.
    dead port 4/4 on $pmux $procmux$16852.
    dead port 1/4 on $pmux $procmux$16869.
    dead port 2/4 on $pmux $procmux$16869.
    dead port 4/4 on $pmux $procmux$16869.
    dead port 1/4 on $pmux $procmux$16874.
    dead port 2/4 on $pmux $procmux$16874.
    dead port 4/4 on $pmux $procmux$16874.
    dead port 1/2 on $mux $procmux$17322.
    dead port 1/2 on $mux $procmux$17325.
    dead port 1/2 on $mux $procmux$17328.
    dead port 1/2 on $mux $procmux$17331.
    dead port 1/2 on $mux $procmux$17334.
    dead port 1/2 on $mux $procmux$17337.
    dead port 1/2 on $mux $procmux$17340.
    dead port 1/2 on $mux $procmux$17343.
    dead port 1/2 on $mux $procmux$17346.
    dead port 1/2 on $mux $procmux$17349.
    dead port 1/2 on $mux $procmux$17352.
    dead port 1/2 on $mux $procmux$17355.
    dead port 1/2 on $mux $procmux$17358.
    dead port 1/2 on $mux $procmux$17361.
    dead port 1/2 on $mux $procmux$17364.
    dead port 1/2 on $mux $procmux$17367.
    dead port 1/2 on $mux $procmux$17370.
    dead port 1/2 on $mux $procmux$17373.
    dead port 1/2 on $mux $procmux$17379.
    dead port 1/2 on $mux $procmux$17382.
    dead port 1/2 on $mux $procmux$17385.
    dead port 1/2 on $mux $procmux$17388.
    dead port 1/2 on $mux $procmux$17391.
    dead port 1/2 on $mux $procmux$17394.
    dead port 1/2 on $mux $procmux$17397.
    dead port 1/2 on $mux $procmux$17400.
    dead port 1/2 on $mux $procmux$17403.
    dead port 1/2 on $mux $procmux$17406.
    dead port 1/2 on $mux $procmux$17409.
    dead port 1/2 on $mux $procmux$17412.
    dead port 1/2 on $mux $procmux$17415.
    dead port 1/2 on $mux $procmux$17418.
    dead port 1/2 on $mux $procmux$17421.
    dead port 1/2 on $mux $procmux$17424.
    dead port 1/2 on $mux $procmux$17427.
    dead port 1/2 on $mux $procmux$17433.
    dead port 1/2 on $mux $procmux$17436.
    dead port 1/2 on $mux $procmux$17439.
    dead port 1/2 on $mux $procmux$17442.
    dead port 1/2 on $mux $procmux$17445.
    dead port 1/2 on $mux $procmux$17448.
    dead port 1/2 on $mux $procmux$17451.
    dead port 1/2 on $mux $procmux$17454.
    dead port 1/2 on $mux $procmux$17457.
    dead port 1/2 on $mux $procmux$17460.
    dead port 1/2 on $mux $procmux$17463.
    dead port 1/2 on $mux $procmux$17466.
    dead port 1/2 on $mux $procmux$17469.
    dead port 1/2 on $mux $procmux$17472.
    dead port 1/2 on $mux $procmux$17475.
    dead port 1/2 on $mux $procmux$17478.
    dead port 1/2 on $mux $procmux$17484.
    dead port 1/2 on $mux $procmux$17487.
    dead port 1/2 on $mux $procmux$17490.
    dead port 1/2 on $mux $procmux$17493.
    dead port 1/2 on $mux $procmux$17496.
    dead port 1/2 on $mux $procmux$17499.
    dead port 1/2 on $mux $procmux$17502.
    dead port 1/2 on $mux $procmux$17505.
    dead port 1/2 on $mux $procmux$17508.
    dead port 1/2 on $mux $procmux$17511.
    dead port 1/2 on $mux $procmux$17514.
    dead port 1/2 on $mux $procmux$17517.
    dead port 1/2 on $mux $procmux$17520.
    dead port 1/2 on $mux $procmux$17523.
    dead port 1/2 on $mux $procmux$17526.
    dead port 1/2 on $mux $procmux$17532.
    dead port 1/2 on $mux $procmux$17535.
    dead port 1/2 on $mux $procmux$17538.
    dead port 1/2 on $mux $procmux$17541.
    dead port 1/2 on $mux $procmux$17544.
    dead port 1/2 on $mux $procmux$17547.
    dead port 1/2 on $mux $procmux$17550.
    dead port 1/2 on $mux $procmux$17553.
    dead port 1/2 on $mux $procmux$17556.
    dead port 1/2 on $mux $procmux$17559.
    dead port 1/2 on $mux $procmux$17562.
    dead port 1/2 on $mux $procmux$17565.
    dead port 1/2 on $mux $procmux$17568.
    dead port 1/2 on $mux $procmux$17571.
    dead port 1/2 on $mux $procmux$17577.
    dead port 1/2 on $mux $procmux$17580.
    dead port 1/2 on $mux $procmux$17583.
    dead port 1/2 on $mux $procmux$17586.
    dead port 1/2 on $mux $procmux$17589.
    dead port 1/2 on $mux $procmux$17592.
    dead port 1/2 on $mux $procmux$17595.
    dead port 1/2 on $mux $procmux$17598.
    dead port 1/2 on $mux $procmux$17601.
    dead port 1/2 on $mux $procmux$17604.
    dead port 1/2 on $mux $procmux$17607.
    dead port 1/2 on $mux $procmux$17610.
    dead port 1/2 on $mux $procmux$17613.
    dead port 1/2 on $mux $procmux$17619.
    dead port 1/2 on $mux $procmux$17622.
    dead port 1/2 on $mux $procmux$17625.
    dead port 1/2 on $mux $procmux$17628.
    dead port 1/2 on $mux $procmux$17631.
    dead port 1/2 on $mux $procmux$17634.
    dead port 1/2 on $mux $procmux$17637.
    dead port 1/2 on $mux $procmux$17640.
    dead port 1/2 on $mux $procmux$17643.
    dead port 1/2 on $mux $procmux$17646.
    dead port 1/2 on $mux $procmux$17649.
    dead port 1/2 on $mux $procmux$17652.
    dead port 1/2 on $mux $procmux$17658.
    dead port 1/2 on $mux $procmux$17661.
    dead port 1/2 on $mux $procmux$17664.
    dead port 1/2 on $mux $procmux$17667.
    dead port 1/2 on $mux $procmux$17670.
    dead port 1/2 on $mux $procmux$17673.
    dead port 1/2 on $mux $procmux$17676.
    dead port 1/2 on $mux $procmux$17679.
    dead port 1/2 on $mux $procmux$17682.
    dead port 1/2 on $mux $procmux$17685.
    dead port 1/2 on $mux $procmux$17688.
    dead port 1/2 on $mux $procmux$17694.
    dead port 1/2 on $mux $procmux$17697.
    dead port 1/2 on $mux $procmux$17700.
    dead port 1/2 on $mux $procmux$17703.
    dead port 1/2 on $mux $procmux$17706.
    dead port 1/2 on $mux $procmux$17709.
    dead port 1/2 on $mux $procmux$17712.
    dead port 1/2 on $mux $procmux$17715.
    dead port 1/2 on $mux $procmux$17718.
    dead port 1/2 on $mux $procmux$17721.
    dead port 1/2 on $mux $procmux$17727.
    dead port 1/2 on $mux $procmux$17730.
    dead port 1/2 on $mux $procmux$17733.
    dead port 1/2 on $mux $procmux$17736.
    dead port 1/2 on $mux $procmux$17739.
    dead port 1/2 on $mux $procmux$17742.
    dead port 1/2 on $mux $procmux$17745.
    dead port 1/2 on $mux $procmux$17748.
    dead port 1/2 on $mux $procmux$17751.
    dead port 1/2 on $mux $procmux$17757.
    dead port 1/2 on $mux $procmux$17760.
    dead port 1/2 on $mux $procmux$17763.
    dead port 1/2 on $mux $procmux$17766.
    dead port 1/2 on $mux $procmux$17769.
    dead port 1/2 on $mux $procmux$17772.
    dead port 1/2 on $mux $procmux$17775.
    dead port 1/2 on $mux $procmux$17778.
    dead port 1/2 on $mux $procmux$17784.
    dead port 1/2 on $mux $procmux$17787.
    dead port 1/2 on $mux $procmux$17790.
    dead port 1/2 on $mux $procmux$17793.
    dead port 1/2 on $mux $procmux$17796.
    dead port 1/2 on $mux $procmux$17799.
    dead port 1/2 on $mux $procmux$17802.
    dead port 1/2 on $mux $procmux$17808.
    dead port 1/2 on $mux $procmux$17811.
    dead port 1/2 on $mux $procmux$17814.
    dead port 1/2 on $mux $procmux$17817.
    dead port 1/2 on $mux $procmux$17820.
    dead port 1/2 on $mux $procmux$17823.
    dead port 1/2 on $mux $procmux$17829.
    dead port 1/2 on $mux $procmux$17832.
    dead port 1/2 on $mux $procmux$17835.
    dead port 1/2 on $mux $procmux$17838.
    dead port 1/2 on $mux $procmux$17841.
    dead port 1/2 on $mux $procmux$17847.
    dead port 1/2 on $mux $procmux$17850.
    dead port 1/2 on $mux $procmux$17853.
    dead port 1/2 on $mux $procmux$17856.
    dead port 1/2 on $mux $procmux$17862.
    dead port 1/2 on $mux $procmux$17865.
    dead port 1/2 on $mux $procmux$17868.
    dead port 1/2 on $mux $procmux$17874.
    dead port 1/2 on $mux $procmux$17877.
    dead port 1/2 on $mux $procmux$17883.
    dead port 1/2 on $mux $ternary$nerv.sv:759$779.
    dead port 2/2 on $mux $ternary$nerv.sv:759$779.
    dead port 1/2 on $mux $ternary$nerv.sv:760$780.
    dead port 2/2 on $mux $ternary$nerv.sv:760$780.
    dead port 1/2 on $mux $ternary$nerv.sv:760$786.
    dead port 2/2 on $mux $ternary$nerv.sv:760$786.
Running muxtree optimizer on module \nerv_extended_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$18009.
    dead port 1/2 on $mux $procmux$18012.
    dead port 2/2 on $mux $procmux$18018.
    dead port 1/2 on $mux $procmux$18021.
    dead port 2/2 on $mux $procmux$18027.
    dead port 1/2 on $mux $procmux$18030.
    dead port 1/2 on $mux $procmux$18036.
    dead port 1/2 on $mux $procmux$18042.
    dead port 1/2 on $mux $procmux$18048.
Running muxtree optimizer on module \top_formal..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 386 multiplexer ports.
<suppressed ~5318 debug messages>

6.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CheckerWithResult.
  Optimizing cells in module \CheckerWrapper.
  Optimizing cells in module \RiscvCore.
  Optimizing cells in module \RiscvTrans.
  Optimizing cells in module \RiscvTrans.
  Optimizing cells in module \nerv.
    Consolidated identical input bits for $mux cell $procmux$14393:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0]
      New connections: $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [31:1] = { $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] $0$memwr$\regfile$nerv.sv:1122$275_EN[31:0]$953 [0] }
    New ctrl vector for $pmux cell $procmux$14425: { $procmux$14428_CMP $auto$opt_reduce.cc:134:opt_pmux$19033 $auto$opt_reduce.cc:134:opt_pmux$19031 }
    New ctrl vector for $pmux cell $procmux$15855: { $auto$opt_reduce.cc:134:opt_pmux$19035 $procmux$15856_CMP }
    New ctrl vector for $pmux cell $procmux$15868: $auto$opt_reduce.cc:134:opt_pmux$19037
    New ctrl vector for $pmux cell $procmux$15891: { $auto$opt_reduce.cc:134:opt_pmux$19039 $procmux$15856_CMP }
    New ctrl vector for $pmux cell $procmux$15904: $auto$opt_reduce.cc:134:opt_pmux$19041
    New ctrl vector for $pmux cell $procmux$15914: $auto$opt_reduce.cc:134:opt_pmux$19043
    New ctrl vector for $pmux cell $procmux$15990: $auto$opt_reduce.cc:134:opt_pmux$19045
    New ctrl vector for $pmux cell $procmux$16006: $auto$opt_reduce.cc:134:opt_pmux$19047
    New ctrl vector for $pmux cell $procmux$16039: $auto$opt_reduce.cc:134:opt_pmux$19049
    New ctrl vector for $pmux cell $procmux$16055: $auto$opt_reduce.cc:134:opt_pmux$19051
    New ctrl vector for $pmux cell $procmux$16320: $auto$opt_reduce.cc:134:opt_pmux$19053
    New ctrl vector for $pmux cell $procmux$16437: { $auto$opt_reduce.cc:134:opt_pmux$19055 $procmux$16340_CMP $procmux$16034_CMP $procmux$15986_CMP $eq$nerv.sv:567$304_Y }
    New ctrl vector for $pmux cell $procmux$16458: { $auto$opt_reduce.cc:134:opt_pmux$19057 $procmux$16413_CMP $procmux$16340_CMP $procmux$16186_CMP $procmux$16135_CMP $procmux$16080_CMP $procmux$16034_CMP $procmux$15986_CMP $eq$nerv.sv:567$304_Y }
    New ctrl vector for $pmux cell $procmux$16533: $auto$opt_reduce.cc:134:opt_pmux$19059
    New ctrl vector for $pmux cell $procmux$16544: $auto$opt_reduce.cc:134:opt_pmux$19061
    New ctrl vector for $pmux cell $procmux$16555: $auto$opt_reduce.cc:134:opt_pmux$19063
    New ctrl vector for $pmux cell $procmux$16566: $auto$opt_reduce.cc:134:opt_pmux$19065
    New ctrl vector for $pmux cell $procmux$16577: $auto$opt_reduce.cc:134:opt_pmux$19067
    New ctrl vector for $pmux cell $procmux$16588: $auto$opt_reduce.cc:134:opt_pmux$19069
    New ctrl vector for $pmux cell $procmux$16599: $auto$opt_reduce.cc:134:opt_pmux$19071
    New ctrl vector for $pmux cell $procmux$16610: $auto$opt_reduce.cc:134:opt_pmux$19073
    New ctrl vector for $pmux cell $procmux$16621: $auto$opt_reduce.cc:134:opt_pmux$19075
    New ctrl vector for $pmux cell $procmux$16632: $auto$opt_reduce.cc:134:opt_pmux$19077
    New ctrl vector for $pmux cell $procmux$16643: $auto$opt_reduce.cc:134:opt_pmux$19079
    New ctrl vector for $pmux cell $procmux$16654: $auto$opt_reduce.cc:134:opt_pmux$19081
    New ctrl vector for $pmux cell $procmux$16665: $auto$opt_reduce.cc:134:opt_pmux$19083
    New ctrl vector for $pmux cell $procmux$16676: $auto$opt_reduce.cc:134:opt_pmux$19085
    New ctrl vector for $pmux cell $procmux$16687: $auto$opt_reduce.cc:134:opt_pmux$19087
    New ctrl vector for $pmux cell $procmux$16698: $auto$opt_reduce.cc:134:opt_pmux$19089
    New ctrl vector for $pmux cell $procmux$16709: $auto$opt_reduce.cc:134:opt_pmux$19091
    New ctrl vector for $pmux cell $procmux$16720: $auto$opt_reduce.cc:134:opt_pmux$19093
    New ctrl vector for $pmux cell $procmux$16731: $auto$opt_reduce.cc:134:opt_pmux$19095
    New ctrl vector for $pmux cell $procmux$16742: $auto$opt_reduce.cc:134:opt_pmux$19097
    New ctrl vector for $pmux cell $procmux$16753: $auto$opt_reduce.cc:134:opt_pmux$19099
    New ctrl vector for $pmux cell $procmux$16764: $auto$opt_reduce.cc:134:opt_pmux$19101
    New ctrl vector for $pmux cell $procmux$16775: $auto$opt_reduce.cc:134:opt_pmux$19103
    New ctrl vector for $pmux cell $procmux$16786: $auto$opt_reduce.cc:134:opt_pmux$19105
    New ctrl vector for $pmux cell $procmux$16797: $auto$opt_reduce.cc:134:opt_pmux$19107
    New ctrl vector for $pmux cell $procmux$16808: $auto$opt_reduce.cc:134:opt_pmux$19109
    New ctrl vector for $pmux cell $procmux$16819: $auto$opt_reduce.cc:134:opt_pmux$19111
    New ctrl vector for $pmux cell $procmux$16830: $auto$opt_reduce.cc:134:opt_pmux$19113
    New ctrl vector for $pmux cell $procmux$16841: $auto$opt_reduce.cc:134:opt_pmux$19115
    New ctrl vector for $pmux cell $procmux$16863: $auto$opt_reduce.cc:134:opt_pmux$19117
  Optimizing cells in module \nerv.
  Optimizing cells in module \nerv_extended_wrapper.
    Consolidated identical input bits for $mux cell $procmux$18007:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$18007_Y
      New ports: A=1'0, B=1'1, Y=$procmux$18007_Y [0]
      New connections: $procmux$18007_Y [31:1] = { $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] $procmux$18007_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$18054:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$66_EN[31:0]$100 [0] }
    Consolidated identical input bits for $mux cell $procmux$18057:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$65_EN[31:0]$99 [0] }
    Consolidated identical input bits for $mux cell $procmux$18060:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$64_EN[31:0]$98 [0] }
    Consolidated identical input bits for $mux cell $procmux$18063:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$63_EN[31:0]$97 [0] }
    Consolidated identical input bits for $mux cell $procmux$18066:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$62_EN[31:0]$96 [0] }
    Consolidated identical input bits for $mux cell $procmux$18069:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$61_EN[31:0]$95 [0] }
    Consolidated identical input bits for $mux cell $procmux$18072:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$60_EN[31:0]$94 [0] }
    Consolidated identical input bits for $mux cell $procmux$18075:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$59_EN[31:0]$93 [0] }
    Consolidated identical input bits for $mux cell $procmux$18078:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$58_EN[31:0]$92 [0] }
    Consolidated identical input bits for $mux cell $procmux$18081:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$57_EN[31:0]$91 [0] }
    Consolidated identical input bits for $mux cell $procmux$18084:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$56_EN[31:0]$90 [0] }
    Consolidated identical input bits for $mux cell $procmux$18087:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$55_EN[31:0]$89 [0] }
    Consolidated identical input bits for $mux cell $procmux$18090:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$54_EN[31:0]$88 [0] }
    Consolidated identical input bits for $mux cell $procmux$18093:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$53_EN[31:0]$87 [0] }
    Consolidated identical input bits for $mux cell $procmux$18096:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$52_EN[31:0]$86 [0] }
    Consolidated identical input bits for $mux cell $procmux$18099:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$51_EN[31:0]$85 [0] }
    Consolidated identical input bits for $mux cell $procmux$18102:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$50_EN[31:0]$84 [0] }
    Consolidated identical input bits for $mux cell $procmux$18105:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$49_EN[31:0]$83 [0] }
    Consolidated identical input bits for $mux cell $procmux$18108:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$48_EN[31:0]$82 [0] }
    Consolidated identical input bits for $mux cell $procmux$18111:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$47_EN[31:0]$81 [0] }
    Consolidated identical input bits for $mux cell $procmux$18114:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$46_EN[31:0]$80 [0] }
    Consolidated identical input bits for $mux cell $procmux$18117:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$45_EN[31:0]$79 [0] }
    Consolidated identical input bits for $mux cell $procmux$18120:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$44_EN[31:0]$78 [0] }
    Consolidated identical input bits for $mux cell $procmux$18123:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$43_EN[31:0]$77 [0] }
    Consolidated identical input bits for $mux cell $procmux$18126:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$42_EN[31:0]$76 [0] }
    Consolidated identical input bits for $mux cell $procmux$18129:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$41_EN[31:0]$75 [0] }
    Consolidated identical input bits for $mux cell $procmux$18132:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$40_EN[31:0]$74 [0] }
    Consolidated identical input bits for $mux cell $procmux$18135:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$39_EN[31:0]$73 [0] }
    Consolidated identical input bits for $mux cell $procmux$18138:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$38_EN[31:0]$72 [0] }
    Consolidated identical input bits for $mux cell $procmux$18141:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$37_EN[31:0]$71 [0] }
    Consolidated identical input bits for $mux cell $procmux$18144:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$36_EN[31:0]$70 [0] }
    Consolidated identical input bits for $mux cell $procmux$18147:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper.sv:171$35_EN[31:0]$69 [0] }
  Optimizing cells in module \nerv_extended_wrapper.
    Consolidated identical input bits for $mux cell $procmux$18033:
      Old ports: A=0, B=$3$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$147, Y=$procmux$18033_Y
      New ports: A=1'0, B=$procmux$18007_Y [0], Y=$procmux$18033_Y [0]
      New connections: $procmux$18033_Y [31:1] = { $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] $procmux$18033_Y [0] }
  Optimizing cells in module \nerv_extended_wrapper.
    Consolidated identical input bits for $mux cell $procmux$18150:
      Old ports: A=$2$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$143, B=0, Y=$0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103
      New ports: A=$procmux$18033_Y [0], B=1'0, Y=$0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [31:1] = { $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper.sv:188$67_EN[31:0]$103 [0] }
  Optimizing cells in module \nerv_extended_wrapper.
  Optimizing cells in module \top_formal.
Performed a total of 92 changes.

6.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
<suppressed ~162 debug messages>
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
<suppressed ~9 debug messages>
Finding identical cells in module `\nerv'.
<suppressed ~192 debug messages>
Finding identical cells in module `\nerv_extended_wrapper'.
<suppressed ~93 debug messages>
Finding identical cells in module `\top_formal'.
Removed a total of 152 cells.

6.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 0 unused cells and 2930 unused wires.
<suppressed ~14 debug messages>

6.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.7.8. Rerunning OPT passes. (Maybe there is more to do..)

6.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CheckerWithResult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \CheckerWrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RiscvCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RiscvTrans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nerv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nerv_extended_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_formal..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5223 debug messages>

6.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CheckerWithResult.
  Optimizing cells in module \CheckerWrapper.
  Optimizing cells in module \RiscvCore.
  Optimizing cells in module \RiscvTrans.
  Optimizing cells in module \nerv.
  Optimizing cells in module \nerv_extended_wrapper.
  Optimizing cells in module \top_formal.
Performed a total of 0 changes.

6.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
Finding identical cells in module `\nerv'.
Finding identical cells in module `\nerv_extended_wrapper'.
Finding identical cells in module `\top_formal'.
Removed a total of 0 cells.

6.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..

6.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.7.14. Finished OPT passes. (There is nothing left to do.)

6.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:191$986 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:195$988 ($eq).
Removed top 2 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:199$990 ($eq).
Removed top 3 bits (of 22) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:203$992 ($eq).
Removed top 3 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:207$993 ($eq).
Removed top 2 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:211$994 ($eq).
Removed top 3 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:215$995 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:219$997 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:224$999 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:229$1001 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:234$1003 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:239$1005 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:244$1007 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:249$1009 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:254$1011 ($eq).
Removed top 9 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:259$1013 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:298$1037 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:309$1042 ($eq).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:323$1049 ($eq).
Removed top 3 bits (of 5) from port B of cell RiscvTrans.$ne$CheckerWrapper.sv:339$1058 ($ne).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:340$1061 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:349$1066 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:374$1081 ($eq).
Removed top 6 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:380$1084 ($eq).
Removed top 25 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:384$1085 ($eq).
Removed top 11 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:388$1086 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:392$1088 ($eq).
Removed top 2 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:397$1090 ($eq).
Removed top 4 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:402$1092 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:413$1096 ($eq).
Removed top 2 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:417$1098 ($eq).
Removed top 8 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:421$1100 ($eq).
Removed top 2 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:449$1110 ($eq).
Removed top 3 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:455$1112 ($eq).
Removed top 3 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:461$1114 ($eq).
Removed top 1 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:465$1116 ($eq).
Removed top 1 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:470$1118 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:475$1120 ($eq).
Removed top 9 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:480$1122 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:485$1124 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:490$1126 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:495$1128 ($eq).
Removed top 8 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:500$1130 ($eq).
Removed top 8 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:505$1132 ($eq).
Removed top 11 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:510$1134 ($eq).
Removed top 1 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:515$1136 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:519$1138 ($eq).
Removed top 9 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:523$1140 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:539$1148 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:543$1150 ($eq).
Removed top 5 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:547$1152 ($eq).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:651$1220 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:652$1222 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:653$1224 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:654$1226 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:655$1228 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:656$1230 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:657$1232 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:658$1234 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:659$1236 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:660$1238 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:661$1240 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:662$1242 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:663$1244 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:664$1246 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:665$1248 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:911$1350 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:981$1359 ($eq).
Removed top 2 bits (of 7) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1244$1427 ($eq).
Removed top 1 bits (of 7) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1247$1429 ($eq).
Removed top 2 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1505$1575 ($mux).
Removed top 2 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1558$1603 ($mux).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1570$1615 ($mux).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1577$1622 ($mux).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1583$1626 ($mux).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1586$1629 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1587$1631 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1588$1633 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1589$1635 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1590$1637 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1591$1639 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1592$1641 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1593$1643 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1594$1645 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1595$1647 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1596$1649 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1597$1651 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1598$1653 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1599$1655 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1600$1657 ($eq).
Removed top 1 bits (of 2) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1635$1703 ($eq).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1804$1878 ($mux).
Removed top 2 bits (of 12) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1925$1988 ($eq).
Removed top 2 bits (of 12) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1927$1990 ($eq).
Removed top 2 bits (of 12) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1929$1992 ($eq).
Removed top 2 bits (of 12) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1931$1994 ($eq).
Removed top 2 bits (of 12) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1937$2000 ($eq).
Removed top 2 bits (of 12) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1964$2170 ($eq).
Removed top 2 bits (of 12) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1964$2172 ($eq).
Removed top 2 bits (of 12) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1964$2174 ($eq).
Removed top 2 bits (of 12) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1965$2176 ($eq).
Removed top 2 bits (of 12) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1965$2178 ($eq).
Removed top 1 bits (of 2) from port B of cell RiscvTrans.$lt$CheckerWrapper.sv:2413$3465 ($lt).
Removed top 1 bits (of 2) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:2421$3467 ($eq).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:2459$3520 ($mux).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:2470$3525 ($mux).
Removed top 31 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:2473$3527 ($add).
Removed top 31 bits (of 63) from port A of cell RiscvTrans.$shl$CheckerWrapper.sv:3116$4208 ($shl).
Removed top 31 bits (of 63) from port Y of cell RiscvTrans.$shl$CheckerWrapper.sv:3116$4208 ($shl).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3638$4949 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3639$4951 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3640$4953 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3641$4955 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3642$4957 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3643$4959 ($eq).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3703$5036 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3704$5038 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3705$5040 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3706$5042 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3707$5044 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3708$5046 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3709$5048 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3710$5050 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:3711$5052 ($eq).
Removed top 31 bits (of 63) from port A of cell RiscvTrans.$shl$CheckerWrapper.sv:3924$5347 ($shl).
Removed top 31 bits (of 63) from port Y of cell RiscvTrans.$shl$CheckerWrapper.sv:3924$5347 ($shl).
Removed top 29 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:4224$5769 ($add).
Removed top 2 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4678$6335 ($mux).
Removed top 1 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4773$6446 ($mux).
Removed top 1 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4811$6484 ($mux).
Removed top 2 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5214$6935 ($mux).
Removed top 24 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5216$6936 ($mux).
Removed top 1 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5229$6949 ($mux).
Removed top 16 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5230$6950 ($mux).
Removed top 1 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5236$6956 ($mux).
Removed top 16 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5237$6957 ($mux).
Removed top 1 bits (of 2) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5270$6993 ($eq).
Removed top 2 bits (of 3) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5476$7163 ($eq).
Removed top 1 bits (of 3) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5477$7165 ($eq).
Removed top 1 bits (of 3) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5478$7167 ($eq).
Removed top 2 bits (of 3) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5528$7233 ($eq).
Removed top 1 bits (of 3) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5529$7235 ($eq).
Removed top 1 bits (of 3) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5530$7237 ($eq).
Removed top 2 bits (of 3) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5662$7404 ($eq).
Removed top 1 bits (of 3) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5663$7406 ($eq).
Removed top 1 bits (of 3) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5664$7408 ($eq).
Removed top 30 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:5714$7470 ($add).
Removed top 22 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:6180$8020 ($add).
Removed top 63 bits (of 95) from port A of cell RiscvTrans.$shl$CheckerWrapper.sv:6257$8123 ($shl).
Removed top 63 bits (of 95) from port Y of cell RiscvTrans.$shl$CheckerWrapper.sv:6257$8123 ($shl).
Removed top 32 bits (of 64) from port A of cell RiscvTrans.$mul$CheckerWrapper.sv:7463$9947 ($mul).
Removed top 32 bits (of 64) from port B of cell RiscvTrans.$mul$CheckerWrapper.sv:7463$9947 ($mul).
Removed top 33 bits (of 65) from port A of cell RiscvTrans.$mul$CheckerWrapper.sv:7540$10053 ($mul).
Removed top 32 bits (of 65) from port B of cell RiscvTrans.$mul$CheckerWrapper.sv:7540$10053 ($mul).
Removed top 1 bits (of 65) from port Y of cell RiscvTrans.$mul$CheckerWrapper.sv:7540$10053 ($mul).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$shr$CheckerWrapper.sv:8184$10783 ($shr).
Removed top 31 bits (of 32) from port Y of cell RiscvTrans.$shr$CheckerWrapper.sv:8184$10783 ($shr).
Removed top 2 bits (of 8) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:8189$10787 ($eq).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:8199$10796 ($mux).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:8206$10804 ($mux).
Removed top 2 bits (of 8) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:8446$10897 ($eq).
Removed top 27 bits (of 32) from port A of cell RiscvTrans.$not$CheckerWrapper.sv:8452$10901 ($not).
Removed top 27 bits (of 32) from port B of cell RiscvTrans.$or$CheckerWrapper.sv:8575$10999 ($or).
Removed top 2 bits (of 12) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:8840$11209 ($eq).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:8878$11254 ($mux).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:8885$11264 ($mux).
Removed top 24 bits (of 32) from port A of cell RiscvTrans.$or$CheckerWrapper.sv:9246$11553 ($or).
Removed top 21 bits (of 32) from port B of cell RiscvTrans.$or$CheckerWrapper.sv:9246$11553 ($or).
Removed top 21 bits (of 32) from port Y of cell RiscvTrans.$or$CheckerWrapper.sv:9246$11553 ($or).
Removed top 24 bits (of 32) from port A of cell RiscvTrans.$or$CheckerWrapper.sv:9688$11870 ($or).
Removed top 21 bits (of 32) from port B of cell RiscvTrans.$or$CheckerWrapper.sv:9688$11870 ($or).
Removed top 21 bits (of 32) from port Y of cell RiscvTrans.$or$CheckerWrapper.sv:9688$11870 ($or).
Removed top 2 bits (of 12) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:10104$12164 ($eq).
Removed top 2 bits (of 12) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:10122$12174 ($eq).
Removed top 24 bits (of 32) from port A of cell RiscvTrans.$or$CheckerWrapper.sv:10136$12184 ($or).
Removed top 21 bits (of 32) from port B of cell RiscvTrans.$or$CheckerWrapper.sv:10136$12184 ($or).
Removed top 21 bits (of 32) from port Y of cell RiscvTrans.$or$CheckerWrapper.sv:10136$12184 ($or).
Removed top 2 bits (of 12) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:10137$12185 ($eq).
Removed top 2 bits (of 12) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:10156$12195 ($eq).
Removed top 2 bits (of 12) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:10458$12496 ($eq).
Removed top 2 bits (of 12) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:10593$12508 ($eq).
Removed top 2 bits (of 12) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:10611$12514 ($eq).
Removed top 24 bits (of 32) from port A of cell RiscvTrans.$or$CheckerWrapper.sv:10616$12519 ($or).
Removed top 27 bits (of 32) from port B of cell RiscvTrans.$or$CheckerWrapper.sv:10616$12519 ($or).
Removed top 24 bits (of 32) from port Y of cell RiscvTrans.$or$CheckerWrapper.sv:10616$12519 ($or).
Removed top 2 bits (of 12) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:10626$12523 ($eq).
Removed top 2 bits (of 12) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:10645$12529 ($eq).
Removed top 24 bits (of 32) from port A of cell RiscvTrans.$or$CheckerWrapper.sv:11055$12818 ($or).
Removed top 21 bits (of 32) from port B of cell RiscvTrans.$or$CheckerWrapper.sv:11055$12818 ($or).
Removed top 21 bits (of 32) from port Y of cell RiscvTrans.$or$CheckerWrapper.sv:11055$12818 ($or).
Removed top 24 bits (of 32) from port A of cell RiscvTrans.$or$CheckerWrapper.sv:11503$13173 ($or).
Removed top 21 bits (of 32) from port B of cell RiscvTrans.$or$CheckerWrapper.sv:11503$13173 ($or).
Removed top 21 bits (of 32) from port Y of cell RiscvTrans.$or$CheckerWrapper.sv:11503$13173 ($or).
Removed top 1 bits (of 2) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:11639$13345 ($eq).
Removed top 29 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:11658$13366 ($add).
Removed top 1 bits (of 2) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11739$13372 ($mux).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:11791$13375 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:11791$13375 ($eq).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:11797$13379 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:11797$13379 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:11815$13390 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:11815$13390 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:11818$13393 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:11818$13393 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:11819$13395 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:11819$13395 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:11820$13397 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:11820$13397 ($eq).
Removed top 2 bits (of 32) from port A of cell RiscvTrans.$add$CheckerWrapper.sv:11829$13404 ($add).
Removed top 28 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:11829$13404 ($add).
Removed top 1 bits (of 32) from port Y of cell RiscvTrans.$add$CheckerWrapper.sv:11829$13404 ($add).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11831$13406 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11832$13408 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11840$13417 ($mux).
Removed top 2 bits (of 32) from port A of cell RiscvTrans.$add$CheckerWrapper.sv:11894$13435 ($add).
Removed top 28 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:11894$13435 ($add).
Removed top 1 bits (of 32) from port Y of cell RiscvTrans.$add$CheckerWrapper.sv:11894$13435 ($add).
Removed top 1 bits (of 2) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:11896$13436 ($eq).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11896$13437 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11897$13439 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11903$13444 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11916$13455 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11954$13463 ($mux).
Removed top 2 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11993$13501 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11954$13463 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11916$13455 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11840$13417 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11903$13444 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11832$13408 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11897$13439 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11831$13406 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:11896$13437 ($mux).
Removed top 1 bits (of 31) from port Y of cell RiscvTrans.$add$CheckerWrapper.sv:11829$13404 ($add).
Removed top 1 bits (of 31) from port Y of cell RiscvTrans.$add$CheckerWrapper.sv:11894$13435 ($add).
Removed top 2 bits (of 6) from wire RiscvTrans._GEN_2006.
Removed top 1 bits (of 6) from wire RiscvTrans._GEN_2075.
Removed top 1 bits (of 6) from wire RiscvTrans._GEN_2119.
Removed top 2 bits (of 6) from wire RiscvTrans._GEN_2472.
Removed top 24 bits (of 32) from wire RiscvTrans._GEN_2473.
Removed top 1 bits (of 6) from wire RiscvTrans._GEN_2476.
Removed top 16 bits (of 32) from wire RiscvTrans._GEN_2477.
Removed top 1 bits (of 6) from wire RiscvTrans._GEN_2490.
Removed top 16 bits (of 32) from wire RiscvTrans._GEN_2491.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_6037.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_6039.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_6049.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_6057.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_6059.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_6069.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_6080.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_6097.
Removed top 17 bits (of 32) from wire RiscvTrans._T.
Removed top 17 bits (of 32) from wire RiscvTrans._T_1006.
Removed top 17 bits (of 32) from wire RiscvTrans._T_1040.
Removed top 17 bits (of 32) from wire RiscvTrans._T_1081.
Removed top 17 bits (of 32) from wire RiscvTrans._T_12.
Removed top 17 bits (of 32) from wire RiscvTrans._T_156.
Removed top 17 bits (of 32) from wire RiscvTrans._T_18.
Removed top 17 bits (of 32) from wire RiscvTrans._T_181.
Removed top 17 bits (of 32) from wire RiscvTrans._T_208.
Removed top 17 bits (of 32) from wire RiscvTrans._T_235.
Removed top 17 bits (of 32) from wire RiscvTrans._T_24.
Removed top 17 bits (of 32) from wire RiscvTrans._T_264.
Removed top 17 bits (of 32) from wire RiscvTrans._T_291.
Removed top 17 bits (of 32) from wire RiscvTrans._T_30.
Removed top 17 bits (of 32) from wire RiscvTrans._T_320.
Removed top 17 bits (of 32) from wire RiscvTrans._T_347.
Removed top 17 bits (of 32) from wire RiscvTrans._T_367.
Removed top 17 bits (of 32) from wire RiscvTrans._T_387.
Removed top 17 bits (of 32) from wire RiscvTrans._T_407.
Removed top 17 bits (of 32) from wire RiscvTrans._T_426.
Removed top 17 bits (of 32) from wire RiscvTrans._T_446.
Removed top 17 bits (of 32) from wire RiscvTrans._T_469.
Removed top 17 bits (of 32) from wire RiscvTrans._T_493.
Removed top 17 bits (of 32) from wire RiscvTrans._T_532.
Removed top 16 bits (of 32) from wire RiscvTrans._T_538.
Removed top 16 bits (of 32) from wire RiscvTrans._T_548.
Removed top 16 bits (of 32) from wire RiscvTrans._T_557.
Removed top 16 bits (of 32) from wire RiscvTrans._T_566.
Removed top 16 bits (of 32) from wire RiscvTrans._T_578.
Removed top 16 bits (of 32) from wire RiscvTrans._T_583.
Removed top 16 bits (of 32) from wire RiscvTrans._T_589.
Removed top 16 bits (of 32) from wire RiscvTrans._T_598.
Removed top 17 bits (of 32) from wire RiscvTrans._T_6.
Removed top 16 bits (of 32) from wire RiscvTrans._T_607.
Removed top 16 bits (of 32) from wire RiscvTrans._T_616.
Removed top 16 bits (of 32) from wire RiscvTrans._T_625.
Removed top 16 bits (of 32) from wire RiscvTrans._T_635.
Removed top 16 bits (of 32) from wire RiscvTrans._T_653.
Removed top 16 bits (of 32) from wire RiscvTrans._T_668.
Removed top 16 bits (of 32) from wire RiscvTrans._T_680.
Removed top 16 bits (of 32) from wire RiscvTrans._T_690.
Removed top 16 bits (of 32) from wire RiscvTrans._T_708.
Removed top 16 bits (of 32) from wire RiscvTrans._T_724.
Removed top 16 bits (of 32) from wire RiscvTrans._T_740.
Removed top 16 bits (of 32) from wire RiscvTrans._T_748.
Removed top 16 bits (of 32) from wire RiscvTrans._T_760.
Removed top 16 bits (of 32) from wire RiscvTrans._T_772.
Removed top 16 bits (of 32) from wire RiscvTrans._T_780.
Removed top 16 bits (of 32) from wire RiscvTrans._T_788.
Removed top 16 bits (of 32) from wire RiscvTrans._T_796.
Removed top 16 bits (of 32) from wire RiscvTrans._T_804.
Removed top 17 bits (of 32) from wire RiscvTrans._T_893.
Removed top 17 bits (of 32) from wire RiscvTrans._T_926.
Removed top 17 bits (of 32) from wire RiscvTrans._T_966.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_10.
Removed top 2 bits (of 5) from wire RiscvTrans._exceptionNO_T_4.
Removed top 2 bits (of 5) from wire RiscvTrans._exceptionNO_T_5.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_6.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_7.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_8.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_9.
Removed top 27 bits (of 31) from wire RiscvTrans._next_csr_mcause_T_36.
Removed top 28 bits (of 32) from wire RiscvTrans._next_csr_mcause_T_37.
Removed top 24 bits (of 32) from wire RiscvTrans._next_csr_mip_T_1.
Removed top 21 bits (of 32) from wire RiscvTrans._next_csr_mip_T_10.
Removed top 21 bits (of 32) from wire RiscvTrans._next_csr_mip_T_11.
Removed top 24 bits (of 32) from wire RiscvTrans._next_csr_mip_T_13.
Removed top 24 bits (of 32) from wire RiscvTrans._next_csr_mip_T_15.
Removed top 24 bits (of 32) from wire RiscvTrans._next_csr_mip_T_17.
Removed top 21 bits (of 32) from wire RiscvTrans._next_csr_mip_T_18.
Removed top 21 bits (of 32) from wire RiscvTrans._next_csr_mip_T_19.
Removed top 21 bits (of 32) from wire RiscvTrans._next_csr_mip_T_2.
Removed top 24 bits (of 32) from wire RiscvTrans._next_csr_mip_T_21.
Removed top 21 bits (of 32) from wire RiscvTrans._next_csr_mip_T_22.
Removed top 21 bits (of 32) from wire RiscvTrans._next_csr_mip_T_23.
Removed top 21 bits (of 32) from wire RiscvTrans._next_csr_mip_T_3.
Removed top 24 bits (of 32) from wire RiscvTrans._next_csr_mip_T_5.
Removed top 21 bits (of 32) from wire RiscvTrans._next_csr_mip_T_6.
Removed top 21 bits (of 32) from wire RiscvTrans._next_csr_mip_T_7.
Removed top 24 bits (of 32) from wire RiscvTrans._next_csr_mip_T_9.
Removed top 27 bits (of 31) from wire RiscvTrans._next_csr_scause_T.
Removed top 28 bits (of 32) from wire RiscvTrans._next_csr_scause_T_1.
Removed top 28 bits (of 32) from wire RiscvTrans._next_pc_T_38.
Removed top 2 bits (of 32) from wire RiscvTrans._next_pc_T_40.
Removed top 28 bits (of 32) from wire RiscvTrans._next_pc_T_45.
Removed top 26 bits (of 32) from wire RiscvTrans._next_pc_T_47.
Removed top 31 bits (of 32) from wire RiscvTrans._next_reg_rd_0.
Removed top 31 bits (of 32) from wire RiscvTrans._next_reg_rd_1.
Removed top 1 bits (of 5) from wire RiscvTrans.exceptionNO.
Removed top 1 bits (of 2) from port B of cell nerv.$ne$nerv.sv:570$309 ($ne).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$323 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$327 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$331 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$335 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$339 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$343 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$347 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$351 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$355 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$359 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$493 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$495 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$497 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$499 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$501 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$503 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$505 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$507 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$509 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$511 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$513 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$515 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$517 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$519 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$521 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$523 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$525 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$527 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$529 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$531 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$533 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$535 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$537 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$539 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$541 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$543 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$545 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$547 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$549 ($eq).
Removed top 29 bits (of 32) from port B of cell nerv.$add$nerv.sv:656$560 ($add).
Removed top 31 bits (of 32) from port B of cell nerv.$add$nerv.sv:767$781 ($add).
Removed top 31 bits (of 32) from mux cell nerv.$ternary$nerv.sv:759$782 ($mux).
Removed top 31 bits (of 32) from mux cell nerv.$ternary$nerv.sv:760$783 ($mux).
Removed top 31 bits (of 32) from port B of cell nerv.$add$nerv.sv:767$787 ($add).
Removed top 28 bits (of 32) from port A of cell nerv.$mul$nerv.sv:935$905 ($mul).
Removed top 26 bits (of 32) from port Y of cell nerv.$mul$nerv.sv:935$905 ($mul).
Removed top 26 bits (of 32) from port B of cell nerv.$shl$nerv.sv:935$906 ($shl).
Removed top 20 bits (of 32) from port B of cell nerv.$lt$nerv.sv:947$909 ($lt).
Removed top 25 bits (of 32) from port B of cell nerv.$add$nerv.sv:1062$936 ($add).
Removed top 28 bits (of 32) from port A of cell nerv.$mul$nerv.sv:1105$948 ($mul).
Removed top 26 bits (of 32) from port Y of cell nerv.$mul$nerv.sv:1105$948 ($mul).
Removed top 26 bits (of 32) from port B of cell nerv.$shr$nerv.sv:1105$949 ($shr).
Removed top 27 bits (of 32) from mux cell nerv.$ternary$nerv.sv:1131$962 ($mux).
Removed top 31 bits (of 32) from port B of cell nerv.$add$nerv.sv:1138$966 ($add).
Removed top 3 bits (of 4) from port A of cell nerv.$shl$nerv.sv:1154$968 ($shl).
Removed top 2 bits (of 4) from port A of cell nerv.$shl$nerv.sv:1155$969 ($shl).
Removed top 29 bits (of 32) from mux cell nerv.$ternary$nerv.sv:1225$974 ($mux).
Removed top 31 bits (of 32) from port A of cell nerv.$sub$nerv.sv:1225$975 ($sub).
Removed top 29 bits (of 32) from port B of cell nerv.$sub$nerv.sv:1225$975 ($sub).
Removed top 28 bits (of 32) from port Y of cell nerv.$sub$nerv.sv:1225$975 ($sub).
Removed top 2 bits (of 3) from port B of cell nerv.$procmux$15342_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$procmux$15856_CMP0 ($eq).
Removed top 11 bits (of 12) from port B of cell nerv.$procmux$15857_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell nerv.$procmux$15915_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell nerv.$procmux$15975_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell nerv.$procmux$15976_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell nerv.$procmux$15977_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell nerv.$procmux$15978_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell nerv.$procmux$15979_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell nerv.$procmux$15980_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell nerv.$procmux$15981_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell nerv.$procmux$15982_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell nerv.$procmux$15983_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell nerv.$procmux$15986_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell nerv.$procmux$16030_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell nerv.$procmux$16031_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell nerv.$procmux$16034_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell nerv.$procmux$16075_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell nerv.$procmux$16078_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell nerv.$procmux$16078_CMP2 ($eq).
Removed top 1 bits (of 7) from port B of cell nerv.$procmux$16080_CMP0 ($eq).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$16086 ($mux).
Removed top 2 bits (of 4) from port B of cell nerv.$procmux$16133_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell nerv.$procmux$16133_CMP2 ($eq).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$16132 ($mux).
Removed top 5 bits (of 7) from port B of cell nerv.$procmux$16135_CMP0 ($eq).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$16183 ($mux).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$16337 ($mux).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$16410 ($mux).
Removed top 2 bits (of 7) from port B of cell nerv.$procmux$16434_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell nerv.$procmux$16435_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16529_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16528 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16530_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16531_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16540_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16539 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16541_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16542_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16551_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16550 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16552_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16553_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16562_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16561 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16563_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16564_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16573_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16572 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16574_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16575_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16584_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16583 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16585_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16586_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16595_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16594 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16596_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16597_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16606_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16605 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16607_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16608_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16617_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16616 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16618_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16619_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16628_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16627 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16629_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16630_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16639_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16638 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16640_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16641_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16650_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16649 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16651_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16652_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16661_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16660 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16662_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16663_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16672_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16671 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16673_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16674_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16683_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16682 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16684_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16685_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16694_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16693 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16695_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16696_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16705_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16704 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16706_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16707_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16716_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16715 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16717_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16718_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16727_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16726 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16728_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16729_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16738_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16737 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16739_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16740_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16749_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16748 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16750_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16751_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16760_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16759 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16761_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16762_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16771_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16770 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16772_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16773_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16782_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16781 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16783_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16784_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16793_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16792 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16794_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16795_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16804_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16803 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16805_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16806_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16815_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16814 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16816_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16817_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16826_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16825 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16827_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16828_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16837_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16836 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16838_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16839_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16859_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$16858 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$16860_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$16861_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell nerv.$procmux$16883_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell nerv.$procmux$17319 ($mux).
Removed top 2 bits (of 5) from mux cell nerv.$procmux$17376 ($mux).
Removed top 1 bits (of 5) from mux cell nerv.$procmux$17430 ($mux).
Removed top 19 bits (of 32) from mux cell nerv.$procmux$17914 ($mux).
Removed top 19 bits (of 32) from wire nerv.$0\csr_mstatus_value[31:0].
Removed top 31 bits (of 32) from wire nerv.$10\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$12\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$14\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$16\hpm_increment[31:0].
Removed top 1 bits (of 5) from wire nerv.$17\irq_num[4:0].
Removed top 31 bits (of 32) from wire nerv.$18\hpm_increment[31:0].
Removed top 2 bits (of 5) from wire nerv.$18\irq_num[4:0].
Removed top 31 bits (of 32) from wire nerv.$20\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$22\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$24\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$26\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$28\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$2\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$30\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$3\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$5\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$7\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$9\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$lt$nerv.sv:947$909_Y.
Removed top 31 bits (of 32) from wire nerv.$lt$nerv.sv:965$920_Y.
Removed top 26 bits (of 32) from wire nerv.$mul$nerv.sv:1105$948_Y.
Removed top 26 bits (of 32) from wire nerv.$mul$nerv.sv:935$905_Y.
Removed top 27 bits (of 32) from wire nerv.$ternary$nerv.sv:1131$962_Y.
Removed top 29 bits (of 32) from wire nerv.$ternary$nerv.sv:1225$974_Y.
Removed top 24 bits (of 32) from wire nerv.csr_mstatus_next.
Removed top 31 bits (of 32) from wire nerv.hpm_increment.
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$18997 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$18998 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$18999 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19000 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19001 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19002 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19003 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19004 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19005 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19006 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19007 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19008 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19009 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19010 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19011 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19012 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19013 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19014 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19015 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19016 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19017 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19018 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19019 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19020 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19021 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19022 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19023 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19024 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19025 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19026 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19027 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$19028 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$203 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$204 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$205 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$206 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$207 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$208 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$209 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$210 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$211 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$212 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$213 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$214 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$215 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$216 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$217 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$218 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$219 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$220 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$221 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$222 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$223 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$224 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$225 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$226 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$227 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$228 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$229 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$230 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$231 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$232 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$233 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper.sv:150$234 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:289$166 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:290$167 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:291$168 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:292$169 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:293$170 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:294$171 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:295$172 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:296$173 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:297$174 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:298$175 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:299$176 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:300$177 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:301$178 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:302$179 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:303$180 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:304$181 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:305$182 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:306$183 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:307$184 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:308$185 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:309$186 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:310$187 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:311$188 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:312$189 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:313$190 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:314$191 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:315$192 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:316$193 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:317$194 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:318$195 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper.sv:319$196 (regfile).
Removed top 2 bits (of 4) from port B of cell nerv_extended_wrapper.$eq$nerv_wrapper.sv:253$160 ($eq).
Removed top 2 bits (of 7) from mux cell nerv_extended_wrapper.$ternary$nerv_wrapper.sv:253$163 ($mux).
Removed top 1 bits (of 7) from mux cell nerv_extended_wrapper.$ternary$nerv_wrapper.sv:252$164 ($mux).
Removed top 1 bits (of 7) from mux cell nerv_extended_wrapper.$procmux$17949 ($mux).
Removed top 22 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18160_CMP0 ($eq).
Removed top 22 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18171_CMP0 ($eq).
Removed top 22 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18183_CMP0 ($eq).
Removed top 22 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18196_CMP0 ($eq).
Removed top 22 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18210_CMP0 ($eq).
Removed top 22 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18225_CMP0 ($eq).
Removed top 22 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18241_CMP0 ($eq).
Removed top 22 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18258_CMP0 ($eq).
Removed top 20 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18276_CMP0 ($eq).
Removed top 20 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18295_CMP0 ($eq).
Removed top 20 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18315_CMP0 ($eq).
Removed top 20 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18336_CMP0 ($eq).
Removed top 22 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18358_CMP0 ($eq).
Removed top 22 bits (of 32) from port B of cell nerv_extended_wrapper.$procmux$18381_CMP0 ($eq).
Removed top 1 bits (of 7) from wire nerv_extended_wrapper.$procmux$17949_Y.
Removed top 1 bits (of 7) from wire nerv_extended_wrapper.$ternary$nerv_wrapper.sv:252$164_Y.
Removed top 2 bits (of 7) from wire nerv_extended_wrapper.$ternary$nerv_wrapper.sv:253$163_Y.

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 0 unused cells and 136 unused wires.
<suppressed ~3 debug messages>

6.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.11. Executing OPT pass (performing simple optimizations).

6.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
Finding identical cells in module `\nerv'.
<suppressed ~6 debug messages>
Finding identical cells in module `\nerv_extended_wrapper'.
Finding identical cells in module `\top_formal'.
Removed a total of 2 cells.

6.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.11.4. Finished fast OPT passes.

6.12. Printing statistics.

=== CheckerWithResult ===

   Number of wires:                377
   Number of wire bits:           7221
   Number of public wires:         310
   Number of public wire bits:    7154
   Number of ports:                 88
   Number of port bits:           2476
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                132
     $and                            4
     $check                         59
     $eq                            58
     $logic_not                      1
     $mux                            5
     $not                            1
     $or                             3
     RiscvCore                       1

=== CheckerWrapper ===

   Number of wires:                176
   Number of wire bits:           4952
   Number of public wires:         176
   Number of public wire bits:    4952
   Number of ports:                 88
   Number of port bits:           2476
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     CheckerWithResult               1

=== RiscvCore ===

   Number of wires:                618
   Number of wire bits:          16986
   Number of public wires:         548
   Number of public wire bits:   14848
   Number of ports:                158
   Number of port bits:           4614
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                141
     $dff                           70
     $mux                           70
     RiscvTrans                      1

=== RiscvTrans ===

   Number of wires:               9241
   Number of wire bits:         201616
   Number of public wires:        9053
   Number of public wire bits:  201428
   Number of ports:                158
   Number of port bits:           4614
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5219
     $add                           16
     $and                           61
     $div                            2
     $eq                           248
     $ge                             2
     $logic_not                     15
     $lt                             7
     $mod                            2
     $mul                            3
     $mux                         4752
     $ne                             3
     $not                            7
     $or                            76
     $reduce_bool                    7
     $shl                            3
     $shr                            7
     $sshr                           3
     $sub                            2
     $xor                            3

=== nerv ===

   Number of wires:               2275
   Number of wire bits:          59792
   Number of public wires:         953
   Number of public wire bits:   34490
   Number of ports:                466
   Number of port bits:          14413
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2111
     $add                           41
     $and                            4
     $dff                          474
     $eq                           244
     $ge                             2
     $logic_and                    228
     $logic_not                     13
     $logic_or                       8
     $lt                             4
     $mem_v2                         1
     $mul                            2
     $mux                          979
     $ne                             2
     $not                            1
     $or                             3
     $pmux                          44
     $reduce_bool                    4
     $reduce_or                     41
     $shl                            7
     $shr                            3
     $sshr                           2
     $sub                            2
     $xor                            2

=== nerv_extended_wrapper ===

   Number of wires:                252
   Number of wire bits:           5866
   Number of public wires:         131
   Number of public wire bits:    3372
   Number of ports:                 89
   Number of port bits:           2510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                150
     $check                          2
     $dff                           22
     $eq                            18
     $logic_and                      5
     $logic_not                      1
     $logic_or                       2
     $mem_v2                         1
     $mux                           96
     $reduce_bool                    2
     nerv                            1

=== top_formal ===

   Number of wires:                 66
   Number of wire bits:           1869
   Number of public wires:          65
   Number of public wire bits:    1844
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     CheckerWrapper                  1
     nerv_extended_wrapper           1

=== design hierarchy ===

   top_formal                        1
     CheckerWrapper                  1
       CheckerWithResult             1
         RiscvCore                   1
           RiscvTrans                1
     nerv_extended_wrapper           1
       nerv                          1

   Number of wires:              13005
   Number of wire bits:         298302
   Number of public wires:       11236
   Number of public wire bits:  268088
   Number of ports:               1049
   Number of port bits:          31105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7750
     $add                           57
     $and                           69
     $check                         61
     $dff                          566
     $div                            2
     $eq                           568
     $ge                             4
     $logic_and                    233
     $logic_not                     30
     $logic_or                      10
     $lt                            11
     $mem_v2                         2
     $mod                            2
     $mul                            5
     $mux                         5902
     $ne                             5
     $not                            9
     $or                            82
     $pmux                          44
     $reduce_bool                   13
     $reduce_or                     41
     $shl                           10
     $shr                           10
     $sshr                           5
     $sub                            4
     $xor                            5

6.13. Executing CHECK pass (checking for obvious problems).
Checking module CheckerWithResult...
Checking module CheckerWrapper...
Checking module RiscvCore...
Checking module RiscvTrans...
Checking module nerv...
Checking module nerv_extended_wrapper...
Warning: Wire nerv_extended_wrapper.\event_exceptionInst [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\event_intrNO [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.trap is used but has no driver.
Warning: Wire nerv_extended_wrapper.\stall is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [0] is used but has no driver.
Checking module top_formal...
Found and reported 132 problems.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:     \nerv_extended_wrapper
Used module:         \nerv

7.2. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:     \nerv_extended_wrapper
Used module:         \nerv
Removed 0 unused modules.
Module CheckerWithResult directly or indirectly contains formal properties -> setting "keep" attribute.
Module CheckerWrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module nerv_extended_wrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module top_formal directly or indirectly contains formal properties -> setting "keep" attribute.

8. Executing jny backend.

9. Executing RTLIL backend.
Output filename: ../model/design.il

Warnings: 138 unique messages, 270 total
End of script. Logfile hash: 5f0a486838, CPU: user 8.64s system 0.14s, MEM: 276.93 MB peak
Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 31% 5x opt_clean (2 sec), 16% 10x read_verilog (1 sec), ...
