
final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008c8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a50  08000a50  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a50  08000a50  0000200c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000a50  08000a50  0000200c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000a50  08000a50  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a50  08000a50  00001a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000a54  08000a54  00001a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08000a58  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  2000000c  08000a64  0000200c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000044  08000a64  00002044  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003462  00000000  00000000  0000203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000c25  00000000  00000000  0000549e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003c8  00000000  00000000  000060c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002b0  00000000  00000000  00006490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024030  00000000  00000000  00006740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000459a  00000000  00000000  0002a770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd81c  00000000  00000000  0002ed0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010c526  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000cf4  00000000  00000000  0010c56c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0010d260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000a38 	.word	0x08000a38

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08000a38 	.word	0x08000a38

080001c8 <main>:
#include "ultrasonic_sensor.h"
#include "servo_motor.h"

volatile uint32_t current_time_ms = 0;

int main() {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80001cc:	b662      	cpsie	i
}
 80001ce:	bf00      	nop
	__enable_irq();
	HAL_Init();
 80001d0:	f000 fabf 	bl	8000752 <HAL_Init>

	sensor_init();
 80001d4:	f000 f94c 	bl	8000470 <sensor_init>
	motor_init();
 80001d8:	f000 f80a 	bl	80001f0 <motor_init>

	TIM2_init();
 80001dc:	f000 f99c 	bl	8000518 <TIM2_init>
	TIM3_init();
 80001e0:	f000 f836 	bl	8000250 <TIM3_init>
	// --- Final Check (Should be 90 degrees) ---
	// If the test worked, the servo should hold at 90 degrees.

	while (1) {
		// Since the test is done, the CPU is now idle, waiting for a reset or next command.
		servo_set_angle(POS_90_DEGREES);
 80001e4:	f241 7070 	movw	r0, #6000	@ 0x1770
 80001e8:	f000 f87c 	bl	80002e4 <servo_set_angle>
 80001ec:	e7fa      	b.n	80001e4 <main+0x1c>
	...

080001f0 <motor_init>:
#include "servo_motor.h"


void motor_init(void) {
 80001f0:	b480      	push	{r7}
 80001f2:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 80001f4:	4b14      	ldr	r3, [pc, #80]	@ (8000248 <motor_init+0x58>)
 80001f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001f8:	4a13      	ldr	r2, [pc, #76]	@ (8000248 <motor_init+0x58>)
 80001fa:	f043 0302 	orr.w	r3, r3, #2
 80001fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
		CCR4 value is reached. PB2 AF motor mode mapped to
		channel 4 in SMT
	*/

	// Set PB2 as AF mode
	GPIOB->MODER &= ~GPIO_MODER_MODE2;
 8000200:	4b12      	ldr	r3, [pc, #72]	@ (800024c <motor_init+0x5c>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a11      	ldr	r2, [pc, #68]	@ (800024c <motor_init+0x5c>)
 8000206:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800020a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE2_1;
 800020c:	4b0f      	ldr	r3, [pc, #60]	@ (800024c <motor_init+0x5c>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	4a0e      	ldr	r2, [pc, #56]	@ (800024c <motor_init+0x5c>)
 8000212:	f043 0320 	orr.w	r3, r3, #32
 8000216:	6013      	str	r3, [r2, #0]

	// Map PB2 to AF2 (TIM3_CH4)
	GPIOB->AFR[0] &= ~GPIO_AFRL_AFSEL2;
 8000218:	4b0c      	ldr	r3, [pc, #48]	@ (800024c <motor_init+0x5c>)
 800021a:	6a1b      	ldr	r3, [r3, #32]
 800021c:	4a0b      	ldr	r2, [pc, #44]	@ (800024c <motor_init+0x5c>)
 800021e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000222:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] |= (2 << GPIO_AFRL_AFSEL2_Pos);
 8000224:	4b09      	ldr	r3, [pc, #36]	@ (800024c <motor_init+0x5c>)
 8000226:	6a1b      	ldr	r3, [r3, #32]
 8000228:	4a08      	ldr	r2, [pc, #32]	@ (800024c <motor_init+0x5c>)
 800022a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800022e:	6213      	str	r3, [r2, #32]

	// Push-pull output type
	GPIOB->OTYPER &= ~(GPIO_OTYPER_OT2);
 8000230:	4b06      	ldr	r3, [pc, #24]	@ (800024c <motor_init+0x5c>)
 8000232:	685b      	ldr	r3, [r3, #4]
 8000234:	4a05      	ldr	r2, [pc, #20]	@ (800024c <motor_init+0x5c>)
 8000236:	f023 0304 	bic.w	r3, r3, #4
 800023a:	6053      	str	r3, [r2, #4]
}
 800023c:	bf00      	nop
 800023e:	46bd      	mov	sp, r7
 8000240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000244:	4770      	bx	lr
 8000246:	bf00      	nop
 8000248:	40021000 	.word	0x40021000
 800024c:	48000400 	.word	0x48000400

08000250 <TIM3_init>:

void TIM3_init(void) {
 8000250:	b480      	push	{r7}
 8000252:	af00      	add	r7, sp, #0
		// Enable TIM3 clock
		RCC->APB1ENR1 |= RCC_APB1ENR1_TIM3EN;
 8000254:	4b20      	ldr	r3, [pc, #128]	@ (80002d8 <TIM3_init+0x88>)
 8000256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000258:	4a1f      	ldr	r2, [pc, #124]	@ (80002d8 <TIM3_init+0x88>)
 800025a:	f043 0302 	orr.w	r3, r3, #2
 800025e:	6593      	str	r3, [r2, #88]	@ 0x58

	    // Set Prescaler to 0
		TIM3->PSC = 0;
 8000260:	4b1e      	ldr	r3, [pc, #120]	@ (80002dc <TIM3_init+0x8c>)
 8000262:	2200      	movs	r2, #0
 8000264:	629a      	str	r2, [r3, #40]	@ 0x28

	    // Set ARR for 50Hz (80,000 counts)
		TIM3->ARR = PWM_FREQUENCY_COUNTS;
 8000266:	4b1d      	ldr	r3, [pc, #116]	@ (80002dc <TIM3_init+0x8c>)
 8000268:	4a1d      	ldr	r2, [pc, #116]	@ (80002e0 <TIM3_init+0x90>)
 800026a:	62da      	str	r2, [r3, #44]	@ 0x2c

	    // Set PWM Mode 1 (OC4M = 110) on Channel 4
		TIM3->CCMR2 &= ~TIM_CCMR2_OC4M_Msk;
 800026c:	4b1b      	ldr	r3, [pc, #108]	@ (80002dc <TIM3_init+0x8c>)
 800026e:	69db      	ldr	r3, [r3, #28]
 8000270:	4a1a      	ldr	r2, [pc, #104]	@ (80002dc <TIM3_init+0x8c>)
 8000272:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000276:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800027a:	61d3      	str	r3, [r2, #28]
		TIM3->CCMR2 |= (6 << TIM_CCMR2_OC4M_Pos);
 800027c:	4b17      	ldr	r3, [pc, #92]	@ (80002dc <TIM3_init+0x8c>)
 800027e:	69db      	ldr	r3, [r3, #28]
 8000280:	4a16      	ldr	r2, [pc, #88]	@ (80002dc <TIM3_init+0x8c>)
 8000282:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8000286:	61d3      	str	r3, [r2, #28]

	    // Enable Preload for CCR4 (allows seamless duty cycle changes)
		TIM3->CCMR2 |= TIM_CCMR2_OC4PE;
 8000288:	4b14      	ldr	r3, [pc, #80]	@ (80002dc <TIM3_init+0x8c>)
 800028a:	69db      	ldr	r3, [r3, #28]
 800028c:	4a13      	ldr	r2, [pc, #76]	@ (80002dc <TIM3_init+0x8c>)
 800028e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000292:	61d3      	str	r3, [r2, #28]

	    // Enable Capture/Compare Channel 4 Output (CC4E)
		TIM3->CCER |= TIM_CCER_CC4E;
 8000294:	4b11      	ldr	r3, [pc, #68]	@ (80002dc <TIM3_init+0x8c>)
 8000296:	6a1b      	ldr	r3, [r3, #32]
 8000298:	4a10      	ldr	r2, [pc, #64]	@ (80002dc <TIM3_init+0x8c>)
 800029a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800029e:	6213      	str	r3, [r2, #32]

	    // Set initial duty cycle to NEUTRAL (90 degrees)
		TIM3->CCR4 = POS_90_DEGREES;
 80002a0:	4b0e      	ldr	r3, [pc, #56]	@ (80002dc <TIM3_init+0x8c>)
 80002a2:	f241 7270 	movw	r2, #6000	@ 0x1770
 80002a6:	641a      	str	r2, [r3, #64]	@ 0x40

	    // Enable ARR Preload
		TIM3->CR1 |= TIM_CR1_ARPE;
 80002a8:	4b0c      	ldr	r3, [pc, #48]	@ (80002dc <TIM3_init+0x8c>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a0b      	ldr	r2, [pc, #44]	@ (80002dc <TIM3_init+0x8c>)
 80002ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80002b2:	6013      	str	r3, [r2, #0]

	    // Generate an Update Event (UG) to load registers
		TIM3->EGR |= TIM_EGR_UG;
 80002b4:	4b09      	ldr	r3, [pc, #36]	@ (80002dc <TIM3_init+0x8c>)
 80002b6:	695b      	ldr	r3, [r3, #20]
 80002b8:	4a08      	ldr	r2, [pc, #32]	@ (80002dc <TIM3_init+0x8c>)
 80002ba:	f043 0301 	orr.w	r3, r3, #1
 80002be:	6153      	str	r3, [r2, #20]

	    // Start the timer (CEN)
		TIM3->CR1 |= TIM_CR1_CEN;
 80002c0:	4b06      	ldr	r3, [pc, #24]	@ (80002dc <TIM3_init+0x8c>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a05      	ldr	r2, [pc, #20]	@ (80002dc <TIM3_init+0x8c>)
 80002c6:	f043 0301 	orr.w	r3, r3, #1
 80002ca:	6013      	str	r3, [r2, #0]
}
 80002cc:	bf00      	nop
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	40021000 	.word	0x40021000
 80002dc:	40000400 	.word	0x40000400
 80002e0:	00013880 	.word	0x00013880

080002e4 <servo_set_angle>:

void servo_set_angle(uint32_t ccr_value) {
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
	// CCR4 Register controls the PWM pulse width, which sets servo angle
	TIM3->CCR4 = ccr_value;
 80002ec:	4a04      	ldr	r2, [pc, #16]	@ (8000300 <servo_set_angle+0x1c>)
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80002f2:	bf00      	nop
 80002f4:	370c      	adds	r7, #12
 80002f6:	46bd      	mov	sp, r7
 80002f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	40000400 	.word	0x40000400

08000304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800030a:	4b0f      	ldr	r3, [pc, #60]	@ (8000348 <HAL_MspInit+0x44>)
 800030c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800030e:	4a0e      	ldr	r2, [pc, #56]	@ (8000348 <HAL_MspInit+0x44>)
 8000310:	f043 0301 	orr.w	r3, r3, #1
 8000314:	6613      	str	r3, [r2, #96]	@ 0x60
 8000316:	4b0c      	ldr	r3, [pc, #48]	@ (8000348 <HAL_MspInit+0x44>)
 8000318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800031a:	f003 0301 	and.w	r3, r3, #1
 800031e:	607b      	str	r3, [r7, #4]
 8000320:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000322:	4b09      	ldr	r3, [pc, #36]	@ (8000348 <HAL_MspInit+0x44>)
 8000324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000326:	4a08      	ldr	r2, [pc, #32]	@ (8000348 <HAL_MspInit+0x44>)
 8000328:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800032c:	6593      	str	r3, [r2, #88]	@ 0x58
 800032e:	4b06      	ldr	r3, [pc, #24]	@ (8000348 <HAL_MspInit+0x44>)
 8000330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000336:	603b      	str	r3, [r7, #0]
 8000338:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800033a:	bf00      	nop
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	40021000 	.word	0x40021000

0800034c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000350:	bf00      	nop
 8000352:	e7fd      	b.n	8000350 <NMI_Handler+0x4>

08000354 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000358:	bf00      	nop
 800035a:	e7fd      	b.n	8000358 <HardFault_Handler+0x4>

0800035c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000360:	bf00      	nop
 8000362:	e7fd      	b.n	8000360 <MemManage_Handler+0x4>

08000364 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000364:	b480      	push	{r7}
 8000366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000368:	bf00      	nop
 800036a:	e7fd      	b.n	8000368 <BusFault_Handler+0x4>

0800036c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000370:	bf00      	nop
 8000372:	e7fd      	b.n	8000370 <UsageFault_Handler+0x4>

08000374 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000378:	bf00      	nop
 800037a:	46bd      	mov	sp, r7
 800037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000380:	4770      	bx	lr

08000382 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000382:	b480      	push	{r7}
 8000384:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000386:	bf00      	nop
 8000388:	46bd      	mov	sp, r7
 800038a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038e:	4770      	bx	lr

08000390 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000394:	bf00      	nop
 8000396:	46bd      	mov	sp, r7
 8000398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039c:	4770      	bx	lr
	...

080003a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003a4:	f000 fa2a 	bl	80007fc <HAL_IncTick>
  current_time_ms++;
 80003a8:	4b03      	ldr	r3, [pc, #12]	@ (80003b8 <SysTick_Handler+0x18>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	3301      	adds	r3, #1
 80003ae:	4a02      	ldr	r2, [pc, #8]	@ (80003b8 <SysTick_Handler+0x18>)
 80003b0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003b2:	bf00      	nop
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	20000028 	.word	0x20000028

080003bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80003c0:	4b06      	ldr	r3, [pc, #24]	@ (80003dc <SystemInit+0x20>)
 80003c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003c6:	4a05      	ldr	r2, [pc, #20]	@ (80003dc <SystemInit+0x20>)
 80003c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	e000ed00 	.word	0xe000ed00

080003e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b083      	sub	sp, #12
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	4603      	mov	r3, r0
 80003e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80003ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	db0b      	blt.n	800040a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80003f2:	79fb      	ldrb	r3, [r7, #7]
 80003f4:	f003 021f 	and.w	r2, r3, #31
 80003f8:	4907      	ldr	r1, [pc, #28]	@ (8000418 <__NVIC_EnableIRQ+0x38>)
 80003fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003fe:	095b      	lsrs	r3, r3, #5
 8000400:	2001      	movs	r0, #1
 8000402:	fa00 f202 	lsl.w	r2, r0, r2
 8000406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800040a:	bf00      	nop
 800040c:	370c      	adds	r7, #12
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	e000e100 	.word	0xe000e100

0800041c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800041c:	b480      	push	{r7}
 800041e:	b083      	sub	sp, #12
 8000420:	af00      	add	r7, sp, #0
 8000422:	4603      	mov	r3, r0
 8000424:	6039      	str	r1, [r7, #0]
 8000426:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800042c:	2b00      	cmp	r3, #0
 800042e:	db0a      	blt.n	8000446 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	b2da      	uxtb	r2, r3
 8000434:	490c      	ldr	r1, [pc, #48]	@ (8000468 <__NVIC_SetPriority+0x4c>)
 8000436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800043a:	0112      	lsls	r2, r2, #4
 800043c:	b2d2      	uxtb	r2, r2
 800043e:	440b      	add	r3, r1
 8000440:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000444:	e00a      	b.n	800045c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000446:	683b      	ldr	r3, [r7, #0]
 8000448:	b2da      	uxtb	r2, r3
 800044a:	4908      	ldr	r1, [pc, #32]	@ (800046c <__NVIC_SetPriority+0x50>)
 800044c:	79fb      	ldrb	r3, [r7, #7]
 800044e:	f003 030f 	and.w	r3, r3, #15
 8000452:	3b04      	subs	r3, #4
 8000454:	0112      	lsls	r2, r2, #4
 8000456:	b2d2      	uxtb	r2, r2
 8000458:	440b      	add	r3, r1
 800045a:	761a      	strb	r2, [r3, #24]
}
 800045c:	bf00      	nop
 800045e:	370c      	adds	r7, #12
 8000460:	46bd      	mov	sp, r7
 8000462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000466:	4770      	bx	lr
 8000468:	e000e100 	.word	0xe000e100
 800046c:	e000ed00 	.word	0xe000ed00

08000470 <sensor_init>:
volatile uint32_t time_one = 0;
volatile uint32_t time_two = 0;
volatile uint32_t echo_pulse_duration_cnt = 0;
volatile uint8_t measurement_done_flag = 0;

void sensor_init(void) {
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOBEN);
 8000474:	4b26      	ldr	r3, [pc, #152]	@ (8000510 <sensor_init+0xa0>)
 8000476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000478:	4a25      	ldr	r2, [pc, #148]	@ (8000510 <sensor_init+0xa0>)
 800047a:	f043 0302 	orr.w	r3, r3, #2
 800047e:	64d3      	str	r3, [r2, #76]	@ 0x4c

	/*----- Configure PB0 as sensor trigger (Output, Push-Pull) -----*/
	// setup MODER as output (01)
	GPIOB->MODER &= ~(GPIO_MODER_MODE0);
 8000480:	4b24      	ldr	r3, [pc, #144]	@ (8000514 <sensor_init+0xa4>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	4a23      	ldr	r2, [pc, #140]	@ (8000514 <sensor_init+0xa4>)
 8000486:	f023 0303 	bic.w	r3, r3, #3
 800048a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (GPIO_MODER_MODE0_0);
 800048c:	4b21      	ldr	r3, [pc, #132]	@ (8000514 <sensor_init+0xa4>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a20      	ldr	r2, [pc, #128]	@ (8000514 <sensor_init+0xa4>)
 8000492:	f043 0301 	orr.w	r3, r3, #1
 8000496:	6013      	str	r3, [r2, #0]
	// set push-pull output type (OTYPER bit 0)
	GPIOB->OTYPER &= ~(GPIO_OTYPER_OT0);
 8000498:	4b1e      	ldr	r3, [pc, #120]	@ (8000514 <sensor_init+0xa4>)
 800049a:	685b      	ldr	r3, [r3, #4]
 800049c:	4a1d      	ldr	r2, [pc, #116]	@ (8000514 <sensor_init+0xa4>)
 800049e:	f023 0301 	bic.w	r3, r3, #1
 80004a2:	6053      	str	r3, [r2, #4]
	// no pull-up/pull-down
	GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPD0);
 80004a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000514 <sensor_init+0xa4>)
 80004a6:	68db      	ldr	r3, [r3, #12]
 80004a8:	4a1a      	ldr	r2, [pc, #104]	@ (8000514 <sensor_init+0xa4>)
 80004aa:	f023 0303 	bic.w	r3, r3, #3
 80004ae:	60d3      	str	r3, [r2, #12]
	// set to high speed
	GPIOB->OSPEEDR |= (GPIO_OSPEEDR_OSPEED0);
 80004b0:	4b18      	ldr	r3, [pc, #96]	@ (8000514 <sensor_init+0xa4>)
 80004b2:	689b      	ldr	r3, [r3, #8]
 80004b4:	4a17      	ldr	r2, [pc, #92]	@ (8000514 <sensor_init+0xa4>)
 80004b6:	f043 0303 	orr.w	r3, r3, #3
 80004ba:	6093      	str	r3, [r2, #8]

	/*----- PB3 setup (Echo, Alternate Function TIM2_CH2) -----*/
	// set to alternate function (10)
	GPIOB->MODER &= ~(GPIO_MODER_MODER3);
 80004bc:	4b15      	ldr	r3, [pc, #84]	@ (8000514 <sensor_init+0xa4>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a14      	ldr	r2, [pc, #80]	@ (8000514 <sensor_init+0xa4>)
 80004c2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80004c6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (GPIO_MODER_MODE3_1);
 80004c8:	4b12      	ldr	r3, [pc, #72]	@ (8000514 <sensor_init+0xa4>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	4a11      	ldr	r2, [pc, #68]	@ (8000514 <sensor_init+0xa4>)
 80004ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80004d2:	6013      	str	r3, [r2, #0]
	// Map PB3 to AF1 (TIM2_CH2)
	GPIOB->AFR[0] &= ~GPIO_AFRL_AFSEL3;
 80004d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000514 <sensor_init+0xa4>)
 80004d6:	6a1b      	ldr	r3, [r3, #32]
 80004d8:	4a0e      	ldr	r2, [pc, #56]	@ (8000514 <sensor_init+0xa4>)
 80004da:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80004de:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] |= (1 << GPIO_AFRL_AFSEL3_Pos);
 80004e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000514 <sensor_init+0xa4>)
 80004e2:	6a1b      	ldr	r3, [r3, #32]
 80004e4:	4a0b      	ldr	r2, [pc, #44]	@ (8000514 <sensor_init+0xa4>)
 80004e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80004ea:	6213      	str	r3, [r2, #32]
	// pull-down to ensure defined state before echo
	GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPD3);
 80004ec:	4b09      	ldr	r3, [pc, #36]	@ (8000514 <sensor_init+0xa4>)
 80004ee:	68db      	ldr	r3, [r3, #12]
 80004f0:	4a08      	ldr	r2, [pc, #32]	@ (8000514 <sensor_init+0xa4>)
 80004f2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80004f6:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (GPIO_PUPDR_PUPD3_1);
 80004f8:	4b06      	ldr	r3, [pc, #24]	@ (8000514 <sensor_init+0xa4>)
 80004fa:	68db      	ldr	r3, [r3, #12]
 80004fc:	4a05      	ldr	r2, [pc, #20]	@ (8000514 <sensor_init+0xa4>)
 80004fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000502:	60d3      	str	r3, [r2, #12]
}
 8000504:	bf00      	nop
 8000506:	46bd      	mov	sp, r7
 8000508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	40021000 	.word	0x40021000
 8000514:	48000400 	.word	0x48000400

08000518 <TIM2_init>:
	distance = distance / 10000000;

	return (uint32_t)distance;
}

void TIM2_init(void) {
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
	RCC->APB1ENR1 |= (RCC_APB1ENR1_TIM2EN);
 800051c:	4b27      	ldr	r3, [pc, #156]	@ (80005bc <TIM2_init+0xa4>)
 800051e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000520:	4a26      	ldr	r2, [pc, #152]	@ (80005bc <TIM2_init+0xa4>)
 8000522:	f043 0301 	orr.w	r3, r3, #1
 8000526:	6593      	str	r3, [r2, #88]	@ 0x58

	NVIC_SetPriority(TIM2_IRQn, 0);
 8000528:	2100      	movs	r1, #0
 800052a:	201c      	movs	r0, #28
 800052c:	f7ff ff76 	bl	800041c <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 8000530:	201c      	movs	r0, #28
 8000532:	f7ff ff55 	bl	80003e0 <__NVIC_EnableIRQ>

	// TIM2 in up mode
	TIM2->CR1 &= ~(TIM_CR1_DIR);
 8000536:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000540:	f023 0310 	bic.w	r3, r3, #16
 8000544:	6013      	str	r3, [r2, #0]

	TIM2->ARR = MEASUREMENT_TIME;
 8000546:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800054a:	4a1d      	ldr	r2, [pc, #116]	@ (80005c0 <TIM2_init+0xa8>)
 800054c:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM2->CCR1 = TRIGGER_TIME;
 800054e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000552:	2228      	movs	r2, #40	@ 0x28
 8000554:	635a      	str	r2, [r3, #52]	@ 0x34

	// Configure channel 2 (PB3/ECHO) as Input Capture
	TIM2->CCMR1 |= TIM_CCMR1_CC2S_0;
 8000556:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000560:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000564:	6193      	str	r3, [r2, #24]

	// Set initial polarity to rising edge
	TIM2->CCER &= ~TIM_CCER_CC2P;
 8000566:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800056a:	6a1b      	ldr	r3, [r3, #32]
 800056c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000570:	f023 0320 	bic.w	r3, r3, #32
 8000574:	6213      	str	r3, [r2, #32]

	TIM2->CCER |= TIM_CCER_CC2E;
 8000576:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800057a:	6a1b      	ldr	r3, [r3, #32]
 800057c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000580:	f043 0310 	orr.w	r3, r3, #16
 8000584:	6213      	str	r3, [r2, #32]

	TIM2->DIER |= (TIM_DIER_UIE | TIM_DIER_CC1IE | TIM_DIER_CC2IE);
 8000586:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800058a:	68db      	ldr	r3, [r3, #12]
 800058c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000590:	f043 0307 	orr.w	r3, r3, #7
 8000594:	60d3      	str	r3, [r2, #12]

	TIM2->SR &= ~(TIM_SR_UIF | TIM_SR_CC1IF | TIM_SR_CC2IF);
 8000596:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800059a:	691b      	ldr	r3, [r3, #16]
 800059c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005a0:	f023 0307 	bic.w	r3, r3, #7
 80005a4:	6113      	str	r3, [r2, #16]

	// Start Timer
	TIM2->CR1 |= TIM_CR1_CEN;
 80005a6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005b0:	f043 0301 	orr.w	r3, r3, #1
 80005b4:	6013      	str	r3, [r2, #0]
}
 80005b6:	bf00      	nop
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40021000 	.word	0x40021000
 80005c0:	0003a980 	.word	0x0003a980

080005c4 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
	if (TIM2->SR & TIM_SR_CC1IF) {
 80005ca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005ce:	691b      	ldr	r3, [r3, #16]
 80005d0:	f003 0302 	and.w	r3, r3, #2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d00e      	beq.n	80005f6 <TIM2_IRQHandler+0x32>
		// end of 10us pulse
		GPIOB->ODR &= ~(GPIO_ODR_OD0); // Turn off TRIG pin (PB0 LOW)
 80005d8:	4b43      	ldr	r3, [pc, #268]	@ (80006e8 <TIM2_IRQHandler+0x124>)
 80005da:	695b      	ldr	r3, [r3, #20]
 80005dc:	4a42      	ldr	r2, [pc, #264]	@ (80006e8 <TIM2_IRQHandler+0x124>)
 80005de:	f023 0301 	bic.w	r3, r3, #1
 80005e2:	6153      	str	r3, [r2, #20]
		TIM2->SR &= ~(TIM_SR_CC1IF);
 80005e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005e8:	691b      	ldr	r3, [r3, #16]
 80005ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005ee:	f023 0302 	bic.w	r3, r3, #2
 80005f2:	6113      	str	r3, [r2, #16]
		}
		// start of 10us pulse every 60ms
		GPIOB->ODR |= (GPIO_ODR_OD0); // Turn on TRIG pin (PB0 High)
		TIM2->SR &= ~(TIM_SR_UIF);
	}
}
 80005f4:	e072      	b.n	80006dc <TIM2_IRQHandler+0x118>
	else if (TIM2->SR & TIM_SR_CC2IF) {
 80005f6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005fa:	691b      	ldr	r3, [r3, #16]
 80005fc:	f003 0304 	and.w	r3, r3, #4
 8000600:	2b00      	cmp	r3, #0
 8000602:	d043      	beq.n	800068c <TIM2_IRQHandler+0xc8>
		uint32_t current_time = TIM2->CNT;
 8000604:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800060a:	607b      	str	r3, [r7, #4]
		if (sample == FIRST_SAMPLE) {
 800060c:	4b37      	ldr	r3, [pc, #220]	@ (80006ec <TIM2_IRQHandler+0x128>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	b2db      	uxtb	r3, r3
 8000612:	2b00      	cmp	r3, #0
 8000614:	d10e      	bne.n	8000634 <TIM2_IRQHandler+0x70>
			time_one = current_time;
 8000616:	4a36      	ldr	r2, [pc, #216]	@ (80006f0 <TIM2_IRQHandler+0x12c>)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	6013      	str	r3, [r2, #0]
			sample = SECOND_SAMPLE;
 800061c:	4b33      	ldr	r3, [pc, #204]	@ (80006ec <TIM2_IRQHandler+0x128>)
 800061e:	2201      	movs	r2, #1
 8000620:	701a      	strb	r2, [r3, #0]
			TIM2->CCER |= TIM_CCER_CC2P; // Switch polarity to look for Falling Edge
 8000622:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000626:	6a1b      	ldr	r3, [r3, #32]
 8000628:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800062c:	f043 0320 	orr.w	r3, r3, #32
 8000630:	6213      	str	r3, [r2, #32]
 8000632:	e022      	b.n	800067a <TIM2_IRQHandler+0xb6>
		} else if (sample == SECOND_SAMPLE) {
 8000634:	4b2d      	ldr	r3, [pc, #180]	@ (80006ec <TIM2_IRQHandler+0x128>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	b2db      	uxtb	r3, r3
 800063a:	2b01      	cmp	r3, #1
 800063c:	d11d      	bne.n	800067a <TIM2_IRQHandler+0xb6>
			time_two = current_time;
 800063e:	4a2d      	ldr	r2, [pc, #180]	@ (80006f4 <TIM2_IRQHandler+0x130>)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	6013      	str	r3, [r2, #0]
			if (time_two >= time_one) {
 8000644:	4b2b      	ldr	r3, [pc, #172]	@ (80006f4 <TIM2_IRQHandler+0x130>)
 8000646:	681a      	ldr	r2, [r3, #0]
 8000648:	4b29      	ldr	r3, [pc, #164]	@ (80006f0 <TIM2_IRQHandler+0x12c>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	429a      	cmp	r2, r3
 800064e:	d306      	bcc.n	800065e <TIM2_IRQHandler+0x9a>
				echo_pulse_duration_cnt = time_two - time_one;
 8000650:	4b28      	ldr	r3, [pc, #160]	@ (80006f4 <TIM2_IRQHandler+0x130>)
 8000652:	681a      	ldr	r2, [r3, #0]
 8000654:	4b26      	ldr	r3, [pc, #152]	@ (80006f0 <TIM2_IRQHandler+0x12c>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	1ad3      	subs	r3, r2, r3
 800065a:	4a27      	ldr	r2, [pc, #156]	@ (80006f8 <TIM2_IRQHandler+0x134>)
 800065c:	6013      	str	r3, [r2, #0]
			measurement_done_flag = 1;
 800065e:	4b27      	ldr	r3, [pc, #156]	@ (80006fc <TIM2_IRQHandler+0x138>)
 8000660:	2201      	movs	r2, #1
 8000662:	701a      	strb	r2, [r3, #0]
			sample = FIRST_SAMPLE;
 8000664:	4b21      	ldr	r3, [pc, #132]	@ (80006ec <TIM2_IRQHandler+0x128>)
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]
			TIM2->CCER &= ~TIM_CCER_CC2P; // Switch polarity back to Rising Edge
 800066a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800066e:	6a1b      	ldr	r3, [r3, #32]
 8000670:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000674:	f023 0320 	bic.w	r3, r3, #32
 8000678:	6213      	str	r3, [r2, #32]
		TIM2->SR &= ~(TIM_SR_CC2IF);
 800067a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800067e:	691b      	ldr	r3, [r3, #16]
 8000680:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000684:	f023 0304 	bic.w	r3, r3, #4
 8000688:	6113      	str	r3, [r2, #16]
}
 800068a:	e027      	b.n	80006dc <TIM2_IRQHandler+0x118>
	else if (TIM2->SR & TIM_SR_UIF) {
 800068c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000690:	691b      	ldr	r3, [r3, #16]
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	2b00      	cmp	r3, #0
 8000698:	d020      	beq.n	80006dc <TIM2_IRQHandler+0x118>
		if (sample == SECOND_SAMPLE) {
 800069a:	4b14      	ldr	r3, [pc, #80]	@ (80006ec <TIM2_IRQHandler+0x128>)
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d10d      	bne.n	80006c0 <TIM2_IRQHandler+0xfc>
			echo_pulse_duration_cnt = 0;
 80006a4:	4b14      	ldr	r3, [pc, #80]	@ (80006f8 <TIM2_IRQHandler+0x134>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	601a      	str	r2, [r3, #0]
			sample = FIRST_SAMPLE;
 80006aa:	4b10      	ldr	r3, [pc, #64]	@ (80006ec <TIM2_IRQHandler+0x128>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
			TIM2->CCER &= ~TIM_CCER_CC2P; // Switch polarity to Rising Edge
 80006b0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006b4:	6a1b      	ldr	r3, [r3, #32]
 80006b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006ba:	f023 0320 	bic.w	r3, r3, #32
 80006be:	6213      	str	r3, [r2, #32]
		GPIOB->ODR |= (GPIO_ODR_OD0); // Turn on TRIG pin (PB0 High)
 80006c0:	4b09      	ldr	r3, [pc, #36]	@ (80006e8 <TIM2_IRQHandler+0x124>)
 80006c2:	695b      	ldr	r3, [r3, #20]
 80006c4:	4a08      	ldr	r2, [pc, #32]	@ (80006e8 <TIM2_IRQHandler+0x124>)
 80006c6:	f043 0301 	orr.w	r3, r3, #1
 80006ca:	6153      	str	r3, [r2, #20]
		TIM2->SR &= ~(TIM_SR_UIF);
 80006cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006d0:	691b      	ldr	r3, [r3, #16]
 80006d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006d6:	f023 0301 	bic.w	r3, r3, #1
 80006da:	6113      	str	r3, [r2, #16]
}
 80006dc:	bf00      	nop
 80006de:	370c      	adds	r7, #12
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr
 80006e8:	48000400 	.word	0x48000400
 80006ec:	2000002c 	.word	0x2000002c
 80006f0:	20000030 	.word	0x20000030
 80006f4:	20000034 	.word	0x20000034
 80006f8:	20000038 	.word	0x20000038
 80006fc:	2000003c 	.word	0x2000003c

08000700 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000700:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000738 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000704:	f7ff fe5a 	bl	80003bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000708:	480c      	ldr	r0, [pc, #48]	@ (800073c <LoopForever+0x6>)
  ldr r1, =_edata
 800070a:	490d      	ldr	r1, [pc, #52]	@ (8000740 <LoopForever+0xa>)
  ldr r2, =_sidata
 800070c:	4a0d      	ldr	r2, [pc, #52]	@ (8000744 <LoopForever+0xe>)
  movs r3, #0
 800070e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000710:	e002      	b.n	8000718 <LoopCopyDataInit>

08000712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000716:	3304      	adds	r3, #4

08000718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800071a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800071c:	d3f9      	bcc.n	8000712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800071e:	4a0a      	ldr	r2, [pc, #40]	@ (8000748 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000720:	4c0a      	ldr	r4, [pc, #40]	@ (800074c <LoopForever+0x16>)
  movs r3, #0
 8000722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000724:	e001      	b.n	800072a <LoopFillZerobss>

08000726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000728:	3204      	adds	r2, #4

0800072a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800072a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800072c:	d3fb      	bcc.n	8000726 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800072e:	f000 f95f 	bl	80009f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000732:	f7ff fd49 	bl	80001c8 <main>

08000736 <LoopForever>:

LoopForever:
    b LoopForever
 8000736:	e7fe      	b.n	8000736 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000738:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800073c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000740:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000744:	08000a58 	.word	0x08000a58
  ldr r2, =_sbss
 8000748:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800074c:	20000044 	.word	0x20000044

08000750 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000750:	e7fe      	b.n	8000750 <ADC1_2_IRQHandler>

08000752 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000752:	b580      	push	{r7, lr}
 8000754:	b082      	sub	sp, #8
 8000756:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000758:	2300      	movs	r3, #0
 800075a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800075c:	2003      	movs	r0, #3
 800075e:	f000 f913 	bl	8000988 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000762:	200f      	movs	r0, #15
 8000764:	f000 f80e 	bl	8000784 <HAL_InitTick>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d002      	beq.n	8000774 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800076e:	2301      	movs	r3, #1
 8000770:	71fb      	strb	r3, [r7, #7]
 8000772:	e001      	b.n	8000778 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000774:	f7ff fdc6 	bl	8000304 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000778:	79fb      	ldrb	r3, [r7, #7]
}
 800077a:	4618      	mov	r0, r3
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
	...

08000784 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800078c:	2300      	movs	r3, #0
 800078e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000790:	4b17      	ldr	r3, [pc, #92]	@ (80007f0 <HAL_InitTick+0x6c>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d023      	beq.n	80007e0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000798:	4b16      	ldr	r3, [pc, #88]	@ (80007f4 <HAL_InitTick+0x70>)
 800079a:	681a      	ldr	r2, [r3, #0]
 800079c:	4b14      	ldr	r3, [pc, #80]	@ (80007f0 <HAL_InitTick+0x6c>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	4619      	mov	r1, r3
 80007a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ae:	4618      	mov	r0, r3
 80007b0:	f000 f911 	bl	80009d6 <HAL_SYSTICK_Config>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d10f      	bne.n	80007da <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	2b0f      	cmp	r3, #15
 80007be:	d809      	bhi.n	80007d4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007c0:	2200      	movs	r2, #0
 80007c2:	6879      	ldr	r1, [r7, #4]
 80007c4:	f04f 30ff 	mov.w	r0, #4294967295
 80007c8:	f000 f8e9 	bl	800099e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007cc:	4a0a      	ldr	r2, [pc, #40]	@ (80007f8 <HAL_InitTick+0x74>)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	6013      	str	r3, [r2, #0]
 80007d2:	e007      	b.n	80007e4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80007d4:	2301      	movs	r3, #1
 80007d6:	73fb      	strb	r3, [r7, #15]
 80007d8:	e004      	b.n	80007e4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007da:	2301      	movs	r3, #1
 80007dc:	73fb      	strb	r3, [r7, #15]
 80007de:	e001      	b.n	80007e4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007e0:	2301      	movs	r3, #1
 80007e2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3710      	adds	r7, #16
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000008 	.word	0x20000008
 80007f4:	20000000 	.word	0x20000000
 80007f8:	20000004 	.word	0x20000004

080007fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000800:	4b06      	ldr	r3, [pc, #24]	@ (800081c <HAL_IncTick+0x20>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	461a      	mov	r2, r3
 8000806:	4b06      	ldr	r3, [pc, #24]	@ (8000820 <HAL_IncTick+0x24>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4413      	add	r3, r2
 800080c:	4a04      	ldr	r2, [pc, #16]	@ (8000820 <HAL_IncTick+0x24>)
 800080e:	6013      	str	r3, [r2, #0]
}
 8000810:	bf00      	nop
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	20000008 	.word	0x20000008
 8000820:	20000040 	.word	0x20000040

08000824 <__NVIC_SetPriorityGrouping>:
{
 8000824:	b480      	push	{r7}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	f003 0307 	and.w	r3, r3, #7
 8000832:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000834:	4b0c      	ldr	r3, [pc, #48]	@ (8000868 <__NVIC_SetPriorityGrouping+0x44>)
 8000836:	68db      	ldr	r3, [r3, #12]
 8000838:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800083a:	68ba      	ldr	r2, [r7, #8]
 800083c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000840:	4013      	ands	r3, r2
 8000842:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800084c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000850:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000854:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000856:	4a04      	ldr	r2, [pc, #16]	@ (8000868 <__NVIC_SetPriorityGrouping+0x44>)
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	60d3      	str	r3, [r2, #12]
}
 800085c:	bf00      	nop
 800085e:	3714      	adds	r7, #20
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr
 8000868:	e000ed00 	.word	0xe000ed00

0800086c <__NVIC_GetPriorityGrouping>:
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000870:	4b04      	ldr	r3, [pc, #16]	@ (8000884 <__NVIC_GetPriorityGrouping+0x18>)
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	0a1b      	lsrs	r3, r3, #8
 8000876:	f003 0307 	and.w	r3, r3, #7
}
 800087a:	4618      	mov	r0, r3
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	e000ed00 	.word	0xe000ed00

08000888 <__NVIC_SetPriority>:
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	6039      	str	r1, [r7, #0]
 8000892:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000894:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000898:	2b00      	cmp	r3, #0
 800089a:	db0a      	blt.n	80008b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	490c      	ldr	r1, [pc, #48]	@ (80008d4 <__NVIC_SetPriority+0x4c>)
 80008a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a6:	0112      	lsls	r2, r2, #4
 80008a8:	b2d2      	uxtb	r2, r2
 80008aa:	440b      	add	r3, r1
 80008ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80008b0:	e00a      	b.n	80008c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	4908      	ldr	r1, [pc, #32]	@ (80008d8 <__NVIC_SetPriority+0x50>)
 80008b8:	79fb      	ldrb	r3, [r7, #7]
 80008ba:	f003 030f 	and.w	r3, r3, #15
 80008be:	3b04      	subs	r3, #4
 80008c0:	0112      	lsls	r2, r2, #4
 80008c2:	b2d2      	uxtb	r2, r2
 80008c4:	440b      	add	r3, r1
 80008c6:	761a      	strb	r2, [r3, #24]
}
 80008c8:	bf00      	nop
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr
 80008d4:	e000e100 	.word	0xe000e100
 80008d8:	e000ed00 	.word	0xe000ed00

080008dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008dc:	b480      	push	{r7}
 80008de:	b089      	sub	sp, #36	@ 0x24
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	f003 0307 	and.w	r3, r3, #7
 80008ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008f0:	69fb      	ldr	r3, [r7, #28]
 80008f2:	f1c3 0307 	rsb	r3, r3, #7
 80008f6:	2b04      	cmp	r3, #4
 80008f8:	bf28      	it	cs
 80008fa:	2304      	movcs	r3, #4
 80008fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008fe:	69fb      	ldr	r3, [r7, #28]
 8000900:	3304      	adds	r3, #4
 8000902:	2b06      	cmp	r3, #6
 8000904:	d902      	bls.n	800090c <NVIC_EncodePriority+0x30>
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	3b03      	subs	r3, #3
 800090a:	e000      	b.n	800090e <NVIC_EncodePriority+0x32>
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000910:	f04f 32ff 	mov.w	r2, #4294967295
 8000914:	69bb      	ldr	r3, [r7, #24]
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	43da      	mvns	r2, r3
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	401a      	ands	r2, r3
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000924:	f04f 31ff 	mov.w	r1, #4294967295
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	fa01 f303 	lsl.w	r3, r1, r3
 800092e:	43d9      	mvns	r1, r3
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000934:	4313      	orrs	r3, r2
         );
}
 8000936:	4618      	mov	r0, r3
 8000938:	3724      	adds	r7, #36	@ 0x24
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
	...

08000944 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	3b01      	subs	r3, #1
 8000950:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000954:	d301      	bcc.n	800095a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000956:	2301      	movs	r3, #1
 8000958:	e00f      	b.n	800097a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800095a:	4a0a      	ldr	r2, [pc, #40]	@ (8000984 <SysTick_Config+0x40>)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	3b01      	subs	r3, #1
 8000960:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000962:	210f      	movs	r1, #15
 8000964:	f04f 30ff 	mov.w	r0, #4294967295
 8000968:	f7ff ff8e 	bl	8000888 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800096c:	4b05      	ldr	r3, [pc, #20]	@ (8000984 <SysTick_Config+0x40>)
 800096e:	2200      	movs	r2, #0
 8000970:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000972:	4b04      	ldr	r3, [pc, #16]	@ (8000984 <SysTick_Config+0x40>)
 8000974:	2207      	movs	r2, #7
 8000976:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000978:	2300      	movs	r3, #0
}
 800097a:	4618      	mov	r0, r3
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	e000e010 	.word	0xe000e010

08000988 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000990:	6878      	ldr	r0, [r7, #4]
 8000992:	f7ff ff47 	bl	8000824 <__NVIC_SetPriorityGrouping>
}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}

0800099e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800099e:	b580      	push	{r7, lr}
 80009a0:	b086      	sub	sp, #24
 80009a2:	af00      	add	r7, sp, #0
 80009a4:	4603      	mov	r3, r0
 80009a6:	60b9      	str	r1, [r7, #8]
 80009a8:	607a      	str	r2, [r7, #4]
 80009aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80009ac:	2300      	movs	r3, #0
 80009ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009b0:	f7ff ff5c 	bl	800086c <__NVIC_GetPriorityGrouping>
 80009b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	68b9      	ldr	r1, [r7, #8]
 80009ba:	6978      	ldr	r0, [r7, #20]
 80009bc:	f7ff ff8e 	bl	80008dc <NVIC_EncodePriority>
 80009c0:	4602      	mov	r2, r0
 80009c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009c6:	4611      	mov	r1, r2
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff ff5d 	bl	8000888 <__NVIC_SetPriority>
}
 80009ce:	bf00      	nop
 80009d0:	3718      	adds	r7, #24
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b082      	sub	sp, #8
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009de:	6878      	ldr	r0, [r7, #4]
 80009e0:	f7ff ffb0 	bl	8000944 <SysTick_Config>
 80009e4:	4603      	mov	r3, r0
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
	...

080009f0 <__libc_init_array>:
 80009f0:	b570      	push	{r4, r5, r6, lr}
 80009f2:	4d0d      	ldr	r5, [pc, #52]	@ (8000a28 <__libc_init_array+0x38>)
 80009f4:	4c0d      	ldr	r4, [pc, #52]	@ (8000a2c <__libc_init_array+0x3c>)
 80009f6:	1b64      	subs	r4, r4, r5
 80009f8:	10a4      	asrs	r4, r4, #2
 80009fa:	2600      	movs	r6, #0
 80009fc:	42a6      	cmp	r6, r4
 80009fe:	d109      	bne.n	8000a14 <__libc_init_array+0x24>
 8000a00:	4d0b      	ldr	r5, [pc, #44]	@ (8000a30 <__libc_init_array+0x40>)
 8000a02:	4c0c      	ldr	r4, [pc, #48]	@ (8000a34 <__libc_init_array+0x44>)
 8000a04:	f000 f818 	bl	8000a38 <_init>
 8000a08:	1b64      	subs	r4, r4, r5
 8000a0a:	10a4      	asrs	r4, r4, #2
 8000a0c:	2600      	movs	r6, #0
 8000a0e:	42a6      	cmp	r6, r4
 8000a10:	d105      	bne.n	8000a1e <__libc_init_array+0x2e>
 8000a12:	bd70      	pop	{r4, r5, r6, pc}
 8000a14:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a18:	4798      	blx	r3
 8000a1a:	3601      	adds	r6, #1
 8000a1c:	e7ee      	b.n	80009fc <__libc_init_array+0xc>
 8000a1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a22:	4798      	blx	r3
 8000a24:	3601      	adds	r6, #1
 8000a26:	e7f2      	b.n	8000a0e <__libc_init_array+0x1e>
 8000a28:	08000a50 	.word	0x08000a50
 8000a2c:	08000a50 	.word	0x08000a50
 8000a30:	08000a50 	.word	0x08000a50
 8000a34:	08000a54 	.word	0x08000a54

08000a38 <_init>:
 8000a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a3a:	bf00      	nop
 8000a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a3e:	bc08      	pop	{r3}
 8000a40:	469e      	mov	lr, r3
 8000a42:	4770      	bx	lr

08000a44 <_fini>:
 8000a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a46:	bf00      	nop
 8000a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a4a:	bc08      	pop	{r3}
 8000a4c:	469e      	mov	lr, r3
 8000a4e:	4770      	bx	lr
