
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 383.008 ; gain = 64.609
Command: read_checkpoint -auto_incremental -incremental E:/Arch/Lab5/Lab5.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Arch/Lab5/Lab5.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7k325tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24704
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'ram_state', assumed default net type 'wire' [E:/Arch/Lab5/Code/core/RAM_B.v:33]
INFO: [Synth 8-11241] undeclared symbol 'clkout0', assumed default net type 'wire' [E:/Arch/Lab5/Code/auxillary/my_clk_gen.v:137]
INFO: [Synth 8-11241] undeclared symbol 'clkout1', assumed default net type 'wire' [E:/Arch/Lab5/Code/auxillary/my_clk_gen.v:139]
INFO: [Synth 8-11241] undeclared symbol 'clkout2', assumed default net type 'wire' [E:/Arch/Lab5/Code/auxillary/my_clk_gen.v:141]
INFO: [Synth 8-11241] undeclared symbol 'clkout3', assumed default net type 'wire' [E:/Arch/Lab5/Code/auxillary/my_clk_gen.v:143]
WARNING: [Synth 8-6901] identifier 'DATA_BITS' is used before its declaration [E:/Arch/Lab5/Code/auxillary/parallel2serial.v:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1262.898 ; gain = 409.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Arch/Lab5/Code/auxillary/top.v:8]
INFO: [Synth 8-6157] synthesizing module 'clk_diff' [E:/Arch/Lab5/Code/auxillary/clk_diff.v:7]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71834]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71834]
INFO: [Synth 8-6155] done synthesizing module 'clk_diff' (0#1) [E:/Arch/Lab5/Code/auxillary/clk_diff.v:7]
INFO: [Synth 8-6157] synthesizing module 'my_clk_gen' [E:/Arch/Lab5/Code/auxillary/my_clk_gen.v:72]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'my_clk_gen' (0#1) [E:/Arch/Lab5/Code/auxillary/my_clk_gen.v:72]
INFO: [Synth 8-6157] synthesizing module 'btn_scan' [E:/Arch/Lab5/Code/auxillary/btn_scan.v:8]
	Parameter CLK_FREQ bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_scan' (0#1) [E:/Arch/Lab5/Code/auxillary/btn_scan.v:8]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/Arch/Lab5/Code/auxillary/display.v:7]
INFO: [Synth 8-6157] synthesizing module 'parallel2serial' [E:/Arch/Lab5/Code/auxillary/parallel2serial.v:7]
	Parameter P_CLK_FREQ bound to: 25 - type: integer 
	Parameter S_CLK_FREQ bound to: 20 - type: integer 
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter CODE_ENDIAN bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Arch/Lab5/Code/auxillary/parallel2serial.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Arch/Lab5/Code/auxillary/parallel2serial.v:99]
INFO: [Synth 8-6155] done synthesizing module 'parallel2serial' (0#1) [E:/Arch/Lab5/Code/auxillary/parallel2serial.v:7]
INFO: [Synth 8-6157] synthesizing module 'parallel2serial__parameterized0' [E:/Arch/Lab5/Code/auxillary/parallel2serial.v:7]
	Parameter P_CLK_FREQ bound to: 25 - type: integer 
	Parameter S_CLK_FREQ bound to: 20 - type: integer 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter CODE_ENDIAN bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Arch/Lab5/Code/auxillary/parallel2serial.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Arch/Lab5/Code/auxillary/parallel2serial.v:99]
INFO: [Synth 8-6155] done synthesizing module 'parallel2serial__parameterized0' (0#1) [E:/Arch/Lab5/Code/auxillary/parallel2serial.v:7]
INFO: [Synth 8-6155] done synthesizing module 'display' (0#1) [E:/Arch/Lab5/Code/auxillary/display.v:7]
INFO: [Synth 8-6157] synthesizing module 'RV32core' [E:/Arch/Lab5/Code/core/RV32core.v:3]
INFO: [Synth 8-6085] Hierarchical reference on 'register' stops possible memory inference [E:/Arch/Lab5/Code/core/Regs.v:16]
INFO: [Synth 8-6157] synthesizing module 'debug_clk' [E:/Arch/Lab5/Code/auxillary/debug_clk.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debug_clk' (0#1) [E:/Arch/Lab5/Code/auxillary/debug_clk.v:3]
INFO: [Synth 8-6157] synthesizing module 'REG32' [E:/Arch/Lab5/Code/common/REG32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REG32' (0#1) [E:/Arch/Lab5/Code/common/REG32.v:23]
INFO: [Synth 8-6157] synthesizing module 'add_32' [E:/Arch/Lab5/Code/common/add_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (0#1) [E:/Arch/Lab5/Code/common/add_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_32' [E:/Arch/Lab5/Code/common/MUX2T1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_32' (0#1) [E:/Arch/Lab5/Code/common/MUX2T1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROM_D' [E:/Arch/Lab5/Code/core/ROM_D.v:3]
INFO: [Synth 8-3876] $readmem data file 'E:\Arch\Lab5\rom.hex' is read successfully [E:/Arch/Lab5/Code/core/ROM_D.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM_D' (0#1) [E:/Arch/Lab5/Code/core/ROM_D.v:3]
INFO: [Synth 8-6157] synthesizing module 'REG_ID' [E:/Arch/Lab5/Code/core/REG_ID.v:3]
INFO: [Synth 8-6155] done synthesizing module 'REG_ID' (0#1) [E:/Arch/Lab5/Code/core/REG_ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'CtrlUnit' [E:/Arch/Lab5/Code/core/CtrlUnit.v:361]
INFO: [Synth 8-6155] done synthesizing module 'CtrlUnit' (0#1) [E:/Arch/Lab5/Code/core/CtrlUnit.v:361]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [E:/Arch/Lab5/Code/core/ImmGen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (0#1) [E:/Arch/Lab5/Code/core/ImmGen.v:3]
INFO: [Synth 8-6157] synthesizing module 'Regs' [E:/Arch/Lab5/Code/core/Regs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (0#1) [E:/Arch/Lab5/Code/core/Regs.v:3]
INFO: [Synth 8-6157] synthesizing module 'FU_ALU' [E:/Arch/Lab5/Code/core/FU_ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FU_ALU' (0#1) [E:/Arch/Lab5/Code/core/FU_ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'FU_mem' [E:/Arch/Lab5/Code/core/FU_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM_B' [E:/Arch/Lab5/Code/core/RAM_B.v:1]
INFO: [Synth 8-3876] $readmem data file 'E:\Arch\Lab5\ram.hex' is read successfully [E:/Arch/Lab5/Code/core/RAM_B.v:28]
INFO: [Synth 8-6155] done synthesizing module 'RAM_B' (0#1) [E:/Arch/Lab5/Code/core/RAM_B.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FU_mem' (0#1) [E:/Arch/Lab5/Code/core/FU_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'FU_mul' [E:/Arch/Lab5/Code/core/FU_mul.v:3]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [E:/Arch/Lab5/Lab5.runs/synth_1/.Xil/Vivado-8864-YangZhengyu-Portable/realtime/multiplier_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [E:/Arch/Lab5/Lab5.runs/synth_1/.Xil/Vivado-8864-YangZhengyu-Portable/realtime/multiplier_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FU_mul' (0#1) [E:/Arch/Lab5/Code/core/FU_mul.v:3]
INFO: [Synth 8-6157] synthesizing module 'FU_div' [E:/Arch/Lab5/Code/core/FU_div.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [E:/Arch/Lab5/Lab5.runs/synth_1/.Xil/Vivado-8864-YangZhengyu-Portable/realtime/divider_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [E:/Arch/Lab5/Lab5.runs/synth_1/.Xil/Vivado-8864-YangZhengyu-Portable/realtime/divider_stub.v:5]
WARNING: [Synth 8-7071] port 's_axis_divisor_tready' of module 'divider' is unconnected for instance 'div' [E:/Arch/Lab5/Code/core/FU_div.v:36]
WARNING: [Synth 8-7071] port 's_axis_dividend_tready' of module 'divider' is unconnected for instance 'div' [E:/Arch/Lab5/Code/core/FU_div.v:36]
WARNING: [Synth 8-7023] instance 'div' of module 'divider' has 9 connections declared, but only 7 given [E:/Arch/Lab5/Code/core/FU_div.v:36]
INFO: [Synth 8-6155] done synthesizing module 'FU_div' (0#1) [E:/Arch/Lab5/Code/core/FU_div.v:3]
INFO: [Synth 8-6157] synthesizing module 'FU_jump' [E:/Arch/Lab5/Code/core/FU_jump.v:3]
INFO: [Synth 8-6157] synthesizing module 'cmp_32' [E:/Arch/Lab5/Code/common/cmp_32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cmp_32' (0#1) [E:/Arch/Lab5/Code/common/cmp_32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FU_jump' (0#1) [E:/Arch/Lab5/Code/core/FU_jump.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX8T1_32' [E:/Arch/Lab5/Code/common/MUX8T1_32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MUX8T1_32' (0#1) [E:/Arch/Lab5/Code/common/MUX8T1_32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32core' (0#1) [E:/Arch/Lab5/Code/core/RV32core.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/Arch/Lab5/Code/auxillary/top.v:8]
WARNING: [Synth 8-3848] Net FU_delay_cycles[0] in module/entity CtrlUnit does not have driver. [E:/Arch/Lab5/Code/core/CtrlUnit.v:501]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/Arch/Lab5/Code/core/FU_ALU.v:25]
WARNING: [Synth 8-6014] Unused sequential element bhw_reg_reg was removed.  [E:/Arch/Lab5/Code/core/FU_mem.v:28]
WARNING: [Synth 8-6014] Unused sequential element rs1_data_reg_reg was removed.  [E:/Arch/Lab5/Code/core/FU_mem.v:29]
WARNING: [Synth 8-6014] Unused sequential element imm_reg_reg was removed.  [E:/Arch/Lab5/Code/core/FU_mem.v:31]
WARNING: [Synth 8-3848] Net VGA_B in module/entity top does not have driver. [E:/Arch/Lab5/Code/auxillary/top.v:20]
WARNING: [Synth 8-3848] Net VGA_G in module/entity top does not have driver. [E:/Arch/Lab5/Code/auxillary/top.v:21]
WARNING: [Synth 8-3848] Net VGA_R in module/entity top does not have driver. [E:/Arch/Lab5/Code/auxillary/top.v:22]
WARNING: [Synth 8-3848] Net HS in module/entity top does not have driver. [E:/Arch/Lab5/Code/auxillary/top.v:23]
WARNING: [Synth 8-3848] Net VS in module/entity top does not have driver. [E:/Arch/Lab5/Code/auxillary/top.v:23]
WARNING: [Synth 8-3848] Net debug_addr in module/entity top does not have driver. [E:/Arch/Lab5/Code/auxillary/top.v:73]
WARNING: [Synth 8-7129] Port addr[31] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module RAM_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port bhw[2] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bhw[1] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bhw[0] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[6] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[5] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[4] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[3] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[2] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[1] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[0] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[6] in module RV32core is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[5] in module RV32core is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupter in module RV32core is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_B[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_B[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_B[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_B[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_G[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_G[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_G[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_G[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_R[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_R[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_R[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGA_R[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port HS in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port VS in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.680 ; gain = 543.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.680 ; gain = 543.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.680 ; gain = 543.148
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1403.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Arch/Lab5/Lab5.gen/sources_1/ip/divider/divider/div_gen_0_in_context.xdc] for cell 'core/du/div'
Finished Parsing XDC File [e:/Arch/Lab5/Lab5.gen/sources_1/ip/divider/divider/div_gen_0_in_context.xdc] for cell 'core/du/div'
Parsing XDC File [e:/Arch/Lab5/Lab5.gen/sources_1/ip/multiplier/multiplier/mult_gen_0_in_context.xdc] for cell 'core/mu/mul'
Finished Parsing XDC File [e:/Arch/Lab5/Lab5.gen/sources_1/ip/multiplier/multiplier/mult_gen_0_in_context.xdc] for cell 'core/mu/mul'
Parsing XDC File [E:/Arch/Lab5/Lab5.srcs/constrs_1/imports/constraint_sources/constraint.xdc]
Finished Parsing XDC File [E:/Arch/Lab5/Lab5.srcs/constrs_1/imports/constraint_sources/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Arch/Lab5/Lab5.srcs/constrs_1/imports/constraint_sources/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Arch/Lab5/Lab5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Arch/Lab5/Lab5.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1510.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1510.543 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'core/du/div' at clock pin 'aclk' is different from the actual clock period '100.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for core/du/div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for core/mu/mul. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'btn_x_reg' in module 'btn_scan'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'parallel2serial'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'parallel2serial__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                            00000
*
                  iSTATE |                           000010 |                            11110
                 iSTATE0 |                           000100 |                            11101
                 iSTATE1 |                           001000 |                            11011
                 iSTATE2 |                           010000 |                            10111
                 iSTATE3 |                           100000 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'btn_x_reg' using encoding 'one-hot' in module 'btn_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
                 S_CLEAR |                             0010 |                              001
                  S_WORK |                             0100 |                              010
                  S_DONE |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'parallel2serial'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
                 S_CLEAR |                               01 |                              001
                  S_WORK |                               10 |                              010
                  S_DONE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'parallel2serial__parameterized0'
WARNING: [Synth 8-327] inferring latch for variable 'latency_reg[1]' [E:/Arch/Lab5/Code/core/CtrlUnit.v:510]
WARNING: [Synth 8-327] inferring latch for variable 'latency_reg[5]' [E:/Arch/Lab5/Code/core/CtrlUnit.v:510]
WARNING: [Synth 8-327] inferring latch for variable 'latency_reg[2]' [E:/Arch/Lab5/Code/core/CtrlUnit.v:510]
WARNING: [Synth 8-327] inferring latch for variable 'latency_reg[3]' [E:/Arch/Lab5/Code/core/CtrlUnit.v:510]
WARNING: [Synth 8-327] inferring latch for variable 'latency_reg[4]' [E:/Arch/Lab5/Code/core/CtrlUnit.v:510]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   32 Bit       Adders := 1     
	  31 Input   16 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 48    
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 34    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   65 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	  32 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   17 Bit        Muxes := 1     
	  16 Input    7 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 8     
	   6 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 10    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 479   
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	  16 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 62    
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 38    
	   4 Input    1 Bit        Muxes := 10    
	  33 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_reg' and it is trimmed from '32' to '13' bits. [E:/Arch/Lab5/Code/core/FU_mem.v:32]
WARNING: [Synth 8-3917] design top has port SEGLED_PEN driven by constant 1
WARNING: [Synth 8-3917] design top has port LED_PEN driven by constant 1
WARNING: [Synth 8-7129] Port bhw[2] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bhw[1] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port bhw[0] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[31] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[30] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[29] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[28] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[27] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[26] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[25] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[24] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[23] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[22] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[21] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[20] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[19] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[18] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[17] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[16] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[15] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[14] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs1_data[13] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[31] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[30] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[29] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[28] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[27] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[26] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[25] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[24] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[23] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[22] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[21] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[20] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[19] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[18] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[17] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[16] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[15] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[14] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[13] in module FU_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[6] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[5] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[4] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[3] in module ImmGen is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (BTN_SCAN/FSM_onehot_btn_x_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (latency_reg[1][1]) is unused and will be removed from module CtrlUnit.
WARNING: [Synth 8-3332] Sequential element (latency_reg[5][1]) is unused and will be removed from module CtrlUnit.
WARNING: [Synth 8-3332] Sequential element (latency_reg[2][3]) is unused and will be removed from module CtrlUnit.
WARNING: [Synth 8-3332] Sequential element (latency_reg[3][3]) is unused and will be removed from module CtrlUnit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------+-----------+----------------------+------------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives       | 
+------------+--------------+-----------+----------------------+------------------+
|core/mem    | ram/data_reg | Implied   | 2 K x 32             | RAM256X1S x 256  | 
+------------+--------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------+-----------+----------------------+------------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives       | 
+------------+--------------+-----------+----------------------+------------------+
|core/mem    | ram/data_reg | Implied   | 2 K x 32             | RAM256X1S x 256  | 
+------------+--------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (core/ctrl/latency_reg[2][2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:01:08 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:01:15 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:01:15 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |divider       |         1|
|2     |multiplier    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |divider    |     1|
|2     |multiplier |     1|
|3     |BUFG       |     6|
|4     |CARRY4     |   138|
|5     |LUT1       |     3|
|6     |LUT2       |   175|
|7     |LUT3       |   522|
|8     |LUT4       |   455|
|9     |LUT5       |   279|
|10    |LUT6       |  1968|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |   256|
|13    |RAM256X1S  |   256|
|14    |FDCE       |  1173|
|16    |FDPE       |     1|
|17    |FDRE       |   616|
|18    |FDSE       |    31|
|19    |LD         |    11|
|20    |IBUF       |    11|
|21    |IBUFGDS    |     1|
|22    |OBUF       |    11|
|23    |OBUFT      |    14|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1510.543 ; gain = 657.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 89 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:01:12 . Memory (MB): peak = 1510.543 ; gain = 543.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1510.543 ; gain = 657.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1510.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1655 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1510.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1260 instances were transformed.
  FDCE_1 => FDCE (inverted pins: C): 992 instances
  IBUFGDS => IBUFDS: 1 instance 
  LD => LDCE: 11 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances

Synth Design complete, checksum: da527dab
INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:01:27 . Memory (MB): peak = 1510.543 ; gain = 1093.156
INFO: [Common 17-1381] The checkpoint 'E:/Arch/Lab5/Lab5.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 15:03:00 2024...
