# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ATM_Controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intel_unnati {C:/intel_unnati/ATM_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:37:51 on Jul 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intel_unnati" C:/intel_unnati/ATM_Controller.v 
# -- Compiling module ATM_Controller
# 
# Top level modules:
# 	ATM_Controller
# End time: 12:37:51 on Jul 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intel_unnati {C:/intel_unnati/ATM_Controller_Testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:37:51 on Jul 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intel_unnati" C:/intel_unnati/ATM_Controller_Testbench.v 
# -- Compiling module ATM_Controller_Testbench
# 
# Top level modules:
# 	ATM_Controller_Testbench
# End time: 12:37:51 on Jul 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ATM_Controller_Testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ATM_Controller_Testbench 
# Start time: 12:37:51 on Jul 11,2023
# Loading work.ATM_Controller_Testbench
# Loading work.ATM_Controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test case 1:
# card_eject = z, transaction = zzzz, withdrawal_completed = z, deposit_completed = z, old_balance =     z, new_balance =     z, mini_statement =     z
# Test case 2:
# card_eject = z, transaction = zzzz, withdrawal_completed = z, deposit_completed = z, old_balance =     z, new_balance =     z, mini_statement =     z
# Test case 3:
# card_eject = z, transaction = zzzz, withdrawal_completed = z, deposit_completed = z, old_balance =     z, new_balance =     z, mini_statement =     z
# ** Note: $finish    : C:/intel_unnati/ATM_Controller_Testbench.v(105)
#    Time: 70 ps  Iteration: 0  Instance: /ATM_Controller_Testbench
# End time: 12:42:22 on Jul 11,2023, Elapsed time: 0:04:31
# Errors: 0, Warnings: 0
