DocumentHdrVersion "1.1"
Header (DocumentHdr
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "I4"
duLibraryName "readout"
duName "Bus_Cmd_Rx"
elements [
]
mwi 0
uid 1096,0
)
(Instance
name "I7"
duLibraryName "readout"
duName "Bus_Reply_tx"
elements [
]
mwi 0
uid 1108,0
)
(Instance
name "I5"
duLibraryName "readout"
duName "Command_FSM"
elements [
]
mwi 0
uid 1132,0
)
(Instance
name "I3"
duLibraryName "readout"
duName "serial_clock"
elements [
]
mwi 0
uid 1378,0
)
(Instance
name "I1"
duLibraryName "readout"
duName "ADC_Clock"
elements [
]
mwi 0
uid 3286,0
)
(Instance
name "I12"
duLibraryName "readout"
duName "LVDS_rx1"
elements [
]
mwi 0
uid 3518,0
)
(Instance
name "I13"
duLibraryName "readout"
duName "LVDS_tx1"
elements [
]
mwi 0
uid 3550,0
)
(Instance
name "I14"
duLibraryName "readout"
duName "LVDS_rx3"
elements [
]
mwi 0
uid 3610,0
)
(Instance
name "I15"
duLibraryName "readout"
duName "LVDS_rx2"
elements [
]
mwi 0
uid 3664,0
)
(Instance
name "I11"
duLibraryName "readout"
duName "data_mux_FSM"
elements [
]
mwi 0
uid 6040,0
)
(Instance
name "I20"
duLibraryName "readout"
duName "addr_FSM"
elements [
]
mwi 0
uid 6762,0
)
(Instance
name "I43"
duLibraryName "readout"
duName "CardID_FSM1"
elements [
]
mwi 0
uid 6820,0
)
(Instance
name "I26"
duLibraryName "readout"
duName "SID_FSM1"
elements [
]
mwi 0
uid 6838,0
)
(Instance
name "I22"
duLibraryName "readout"
duName "FLASH_FSM1"
elements [
]
mwi 0
uid 6868,0
)
(Instance
name "I42"
duLibraryName "readout"
duName "Diag_FSM1"
elements [
]
mwi 0
uid 6910,0
)
(Instance
name "I44"
duLibraryName "readout"
duName "LED_FSM1"
elements [
]
mwi 0
uid 6946,0
)
(Instance
name "I45"
duLibraryName "readout"
duName "Power_monitor_FSM1"
elements [
]
mwi 0
uid 6982,0
)
(Instance
name "I21"
duLibraryName "readout"
duName "data_FSM"
elements [
]
mwi 0
uid 7317,0
)
(Instance
name "I6"
duLibraryName "readout"
duName "Test_FSM"
elements [
]
mwi 0
uid 7489,0
)
(Instance
name "I24"
duLibraryName "readout"
duName "Register_mem"
elements [
]
mwi 0
uid 9271,0
)
(Instance
name "I25"
duLibraryName "readout"
duName "data_mode_out"
elements [
]
mwi 0
uid 9359,0
)
(Instance
name "I0"
duLibraryName "readout"
duName "flux_loop"
elements [
]
mwi 0
uid 9513,0
)
(Instance
name "I8"
duLibraryName "readout"
duName "flux_loop"
elements [
]
mwi 0
uid 9594,0
)
(Instance
name "I9"
duLibraryName "readout"
duName "flux_loop"
elements [
]
mwi 0
uid 9675,0
)
(Instance
name "I10"
duLibraryName "readout"
duName "flux_loop"
elements [
]
mwi 0
uid 9756,0
)
(Instance
name "I17"
duLibraryName "readout"
duName "flux_loop"
elements [
]
mwi 0
uid 9837,0
)
(Instance
name "I18"
duLibraryName "readout"
duName "flux_loop"
elements [
]
mwi 0
uid 9918,0
)
(Instance
name "I16"
duLibraryName "readout"
duName "flux_loop"
elements [
]
mwi 0
uid 9999,0
)
(Instance
name "I19"
duLibraryName "readout"
duName "flux_loop"
elements [
]
mwi 0
uid 10090,0
)
(Instance
name "I27"
duLibraryName "readout"
duName "BIAS_OFFSET_DAC_control"
elements [
]
mwi 0
uid 14637,0
)
(Instance
name "l2"
duLibraryName "readout"
duName "FPGA_TSensor1"
elements [
]
mwi 0
uid 16553,0
)
]
libraryRefs [
"ieee"
]
)
version "22.1"
appVersion "2003.3 (Build 60)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds\\readout_top\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds\\readout_top\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds\\readout_top"
)
(vvPair
variable "d_logical"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds\\readout_top"
)
(vvPair
variable "date"
value "09/22/2004"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "entity_name"
value "readout_top"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SCUBA0"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "readout"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "readout_top"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds\\readout_top\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds\\readout_top\\struct.bd"
)
(vvPair
variable "project_name"
value "readout"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "15:16:40"
)
(vvPair
variable "unit"
value "readout_top"
)
(vvPair
variable "user"
value "mohsenn"
)
(vvPair
variable "version"
value "2003.3 (Build 60)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2004"
)
(vvPair
variable "yy"
value "04"
)
]
)
uid 44,0
optionalChildren [
*1 (CommentGraphic
uid 76,0
shape (ZoomableIcon
uid 77,0
layer 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-2050,-72630,10000,-63000"
iconName "H:\\jcmt\\scuba2\\P-WorkP\\S500 Electronics\\scuba2.bmp"
)
oxt "-3050,-69630,9000,-60000"
)
*2 (PortIoIn
uid 1078,0
shape (CompositeShape
uid 1079,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1080,0
sl 0
ro 270
xt "101000,-56375,102500,-55625"
)
(Line
uid 1081,0
sl 0
ro 270
xt "102500,-56000,103000,-56000"
pts [
"102500,-56000"
"103000,-56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1082,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1083,0
va (VaSet
bg "0,0,0"
)
xt "98400,-56500,100000,-55500"
st "Cmd"
ju 2
blo "100000,-55700"
tm "WireNameMgr"
)
)
)
*3 (Blk
uid 1096,0
shape (Rectangle
uid 1097,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
bg "59904,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "131000,-60000,141000,-50000"
)
oxt "11000,28000,27000,38000"
ttg (MlTextGroup
uid 1098,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*4 (Text
uid 1099,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "131650,-57450,136050,-55950"
st "readout"
blo "131650,-56250"
tm "BdLibraryNameMgr"
)
*5 (Text
uid 1100,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "131650,-55950,140750,-54450"
st "Bus_Cmd_Rx"
blo "131650,-54750"
tm "BlkNameMgr"
)
*6 (Text
uid 1101,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "131650,-54450,132650,-52950"
st "I4"
blo "131650,-53250"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1102,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1103,0
text (MLText
uid 1104,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "131650,-48450,131650,-48450"
)
header ""
)
elements [
]
)
gi *7 (BdGenericInterface
uid 1105,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1106,0
text (MLText
uid 1107,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "141000,-61000,141000,-61000"
)
header "Generic Declarations"
)
elements [
]
)
)
*8 (Blk
uid 1108,0
shape (Rectangle
uid 1109,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
bg "59904,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "131000,-41000,141000,-34000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1110,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*9 (Text
uid 1111,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "131650,-39450,136050,-37950"
st "readout"
blo "131650,-38250"
tm "BdLibraryNameMgr"
)
*10 (Text
uid 1112,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "131650,-37950,140850,-36450"
st "Bus_Reply_tx"
blo "131650,-36750"
tm "BlkNameMgr"
)
*11 (Text
uid 1113,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "131650,-36450,132650,-34950"
st "I7"
blo "131650,-35250"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1114,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1115,0
text (MLText
uid 1116,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "131650,-29450,131650,-29450"
)
header ""
)
elements [
]
)
gi *12 (BdGenericInterface
uid 1117,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1118,0
text (MLText
uid 1119,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "141000,-42000,141000,-42000"
)
header "Generic Declarations"
)
elements [
]
)
)
*13 (Blk
uid 1132,0
shape (Rectangle
uid 1133,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "166000,-60000,178000,-50000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1134,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*14 (Text
uid 1135,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "166650,-58450,171050,-56950"
st "readout"
blo "166650,-57250"
tm "BdLibraryNameMgr"
)
*15 (Text
uid 1136,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "166650,-56950,176950,-55450"
st "Command_FSM"
blo "166650,-55750"
tm "BlkNameMgr"
)
*16 (Text
uid 1137,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "166650,-55450,167650,-53950"
st "I5"
blo "166650,-54250"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1138,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1139,0
text (MLText
uid 1140,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "166650,-48450,166650,-48450"
)
header ""
)
elements [
]
)
gi *17 (BdGenericInterface
uid 1141,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1142,0
text (MLText
uid 1143,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "176000,-61000,176000,-61000"
)
header "Generic Declarations"
)
elements [
]
)
)
*18 (Net
uid 1292,0
name "card_addr"
type "std_logic_vector"
bounds "(3 DOWNTO 0)"
orderNo 26
declText (MLText
uid 1293,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,82600,33800,83800"
st "SIGNAL card_addr        : std_logic_vector(3 DOWNTO 0)"
)
)
*19 (Net
uid 1296,0
name "r_dout"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 28
declText (MLText
uid 1297,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,103000,34400,104200"
st "SIGNAL r_dout           : std_logic_vector(31 DOWNTO 0)"
)
)
*20 (Net
uid 1298,0
name "reg_addr"
type "std_logic_vector"
bounds "(27 DOWNTO 0)"
orderNo 29
declText (MLText
uid 1299,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,107800,34400,109000"
st "SIGNAL reg_addr         : std_logic_vector(27 DOWNTO 0)"
)
)
*21 (Net
uid 1300,0
name "cmd_data"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 30
declText (MLText
uid 1301,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,88600,34400,89800"
st "SIGNAL cmd_data         : std_logic_vector(31 DOWNTO 0)"
)
)
*22 (Net
uid 1302,0
name "r_addr"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 31
declText (MLText
uid 1303,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,100600,34400,101800"
st "SIGNAL r_addr           : std_logic_vector(31 DOWNTO 0)"
)
)
*23 (Net
uid 1304,0
name "cmd_rdy"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 32
declText (MLText
uid 1305,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,91000,34400,92200"
st "SIGNAL cmd_rdy          : std_logic_vector(31 DOWNTO 0)"
)
)
*24 (Net
uid 1306,0
name "r_din"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 33
declText (MLText
uid 1307,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,101800,34400,103000"
st "SIGNAL r_din            : std_logic_vector(31 DOWNTO 0)"
)
)
*25 (Net
uid 1310,0
name "r_rd"
type "std_logic"
orderNo 35
declText (MLText
uid 1311,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,104200,21800,105400"
st "SIGNAL r_rd             : std_logic"
)
)
*26 (Net
uid 1312,0
name "r_wr"
type "std_logic"
orderNo 36
declText (MLText
uid 1313,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,105400,21800,106600"
st "SIGNAL r_wr             : std_logic"
)
)
*27 (Net
uid 1318,0
name "rply"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 39
declText (MLText
uid 1319,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,109000,34400,110200"
st "SIGNAL rply             : std_logic_vector(31 DOWNTO 0)"
)
)
*28 (Net
uid 1320,0
name "rply_data"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 40
declText (MLText
uid 1321,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,110200,34400,111400"
st "SIGNAL rply_data        : std_logic_vector(31 DOWNTO 0)"
)
)
*29 (Blk
uid 1378,0
shape (Rectangle
uid 1379,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "47000,-57000,57000,-50000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1380,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 1381,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "48750,-55450,53150,-53950"
st "readout"
blo "48750,-54250"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 1382,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "48750,-53950,57150,-52450"
st "serial_clock"
blo "48750,-52750"
tm "BlkNameMgr"
)
*32 (Text
uid 1383,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "48750,-52450,49750,-50950"
st "I3"
blo "48750,-51250"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1384,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1385,0
text (MLText
uid 1386,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "48750,-44450,48750,-44450"
)
header ""
)
elements [
]
)
gi *33 (BdGenericInterface
uid 1387,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1388,0
text (MLText
uid 1389,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "55000,-57000,55000,-57000"
)
header "Generic Declarations"
)
elements [
]
)
)
*34 (Net
uid 1410,0
name "sclk"
type "std_logic"
orderNo 45
declText (MLText
uid 1411,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,111400,21800,112600"
st "SIGNAL sclk             : std_logic"
)
)
*35 (PortIoOut
uid 1498,0
shape (CompositeShape
uid 1499,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1500,0
sl 0
ro 270
xt "288500,-32375,290000,-31625"
)
(Line
uid 1501,0
sl 0
ro 270
xt "288000,-32000,288500,-32000"
pts [
"288000,-32000"
"288500,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1502,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1503,0
va (VaSet
bg "0,0,0"
)
xt "291000,-32500,297900,-31500"
st "DAC2_nCS_BIAS"
blo "291000,-31700"
tm "WireNameMgr"
)
)
)
*36 (PortIoOut
uid 1512,0
shape (CompositeShape
uid 1513,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1514,0
sl 0
ro 270
xt "288500,-31375,290000,-30625"
)
(Line
uid 1515,0
sl 0
ro 270
xt "288000,-31000,288500,-31000"
pts [
"288000,-31000"
"288500,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1516,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1517,0
va (VaSet
bg "0,0,0"
)
xt "291000,-31500,297900,-30500"
st "DAC3_nCS_BIAS"
blo "291000,-30700"
tm "WireNameMgr"
)
)
)
*37 (PortIoOut
uid 1526,0
shape (CompositeShape
uid 1527,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1528,0
sl 0
ro 270
xt "288500,-30375,290000,-29625"
)
(Line
uid 1529,0
sl 0
ro 270
xt "288000,-30000,288500,-30000"
pts [
"288000,-30000"
"288500,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1530,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1531,0
va (VaSet
bg "0,0,0"
)
xt "291000,-30500,297900,-29500"
st "DAC4_nCS_BIAS"
blo "291000,-29700"
tm "WireNameMgr"
)
)
)
*38 (PortIoOut
uid 1540,0
shape (CompositeShape
uid 1541,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1542,0
sl 0
ro 270
xt "288500,-29375,290000,-28625"
)
(Line
uid 1543,0
sl 0
ro 270
xt "288000,-29000,288500,-29000"
pts [
"288000,-29000"
"288500,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1544,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1545,0
va (VaSet
bg "0,0,0"
)
xt "291000,-29500,297900,-28500"
st "DAC5_nCS_BIAS"
blo "291000,-28700"
tm "WireNameMgr"
)
)
)
*39 (PortIoOut
uid 1554,0
shape (CompositeShape
uid 1555,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1556,0
sl 0
ro 270
xt "288500,-28375,290000,-27625"
)
(Line
uid 1557,0
sl 0
ro 270
xt "288000,-28000,288500,-28000"
pts [
"288000,-28000"
"288500,-28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1558,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1559,0
va (VaSet
bg "0,0,0"
)
xt "291000,-28500,297900,-27500"
st "DAC6_nCS_BIAS"
blo "291000,-27700"
tm "WireNameMgr"
)
)
)
*40 (PortIoOut
uid 1568,0
shape (CompositeShape
uid 1569,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1570,0
sl 0
ro 270
xt "288500,-27375,290000,-26625"
)
(Line
uid 1571,0
sl 0
ro 270
xt "288000,-27000,288500,-27000"
pts [
"288000,-27000"
"288500,-27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1572,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1573,0
va (VaSet
bg "0,0,0"
)
xt "291000,-27500,297900,-26500"
st "DAC7_nCS_BIAS"
blo "291000,-26700"
tm "WireNameMgr"
)
)
)
*41 (PortIoOut
uid 1582,0
shape (CompositeShape
uid 1583,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1584,0
sl 0
ro 270
xt "288500,-26375,290000,-25625"
)
(Line
uid 1585,0
sl 0
ro 270
xt "288000,-26000,288500,-26000"
pts [
"288000,-26000"
"288500,-26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1586,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1587,0
va (VaSet
bg "0,0,0"
)
xt "291000,-26500,297900,-25500"
st "DAC8_nCS_BIAS"
blo "291000,-25700"
tm "WireNameMgr"
)
)
)
*42 (PortIoOut
uid 1624,0
shape (CompositeShape
uid 1625,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1626,0
sl 0
ro 270
xt "288500,-56375,290000,-55625"
)
(Line
uid 1627,0
sl 0
ro 270
xt "288000,-56000,288500,-56000"
pts [
"288000,-56000"
"288500,-56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1628,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1629,0
va (VaSet
bg "0,0,0"
)
xt "291000,-56500,295100,-55500"
st "nDAC_CLR"
blo "291000,-55700"
tm "WireNameMgr"
)
)
)
*43 (PortIoOut
uid 1688,0
shape (CompositeShape
uid 1689,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1690,0
sl 0
ro 270
xt "288500,-53375,290000,-52625"
)
(Line
uid 1691,0
sl 0
ro 270
xt "288000,-53000,288500,-53000"
pts [
"288000,-53000"
"288500,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1692,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1693,0
va (VaSet
bg "0,0,0"
)
xt "291000,-53500,295200,-52500"
st "DAC_DATA"
blo "291000,-52700"
tm "WireNameMgr"
)
)
)
*44 (PortIoOut
uid 1998,0
shape (CompositeShape
uid 1999,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2000,0
sl 0
ro 270
xt "288500,-33375,290000,-32625"
)
(Line
uid 2001,0
sl 0
ro 270
xt "288000,-33000,288500,-33000"
pts [
"288000,-33000"
"288500,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2002,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2003,0
va (VaSet
bg "0,0,0"
)
xt "291000,-33500,294600,-32500"
st "nCS_BIAS"
blo "291000,-32700"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 3269,0
name "sync_in"
type "std_logic"
orderNo 91
declText (MLText
uid 3270,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,115000,21800,116200"
st "SIGNAL sync_in          : std_logic"
)
)
*46 (Blk
uid 3286,0
shape (Rectangle
uid 3287,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "47000,-47000,57000,-27000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3288,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 3289,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "48750,-46250,53150,-44750"
st "readout"
blo "48750,-45050"
tm "BdLibraryNameMgr"
)
*48 (Text
uid 3290,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "48750,-44750,55050,-43250"
st "ADC_Clock"
blo "48750,-43550"
tm "BlkNameMgr"
)
*49 (Text
uid 3291,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "48750,-43250,49750,-41750"
st "I1"
blo "48750,-42050"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3292,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3293,0
text (MLText
uid 3294,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "48750,-34250,48750,-34250"
)
header ""
)
elements [
]
)
gi *50 (BdGenericInterface
uid 3295,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3296,0
text (MLText
uid 3297,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "55000,-47000,55000,-47000"
)
header "Generic Declarations"
)
elements [
]
)
)
*51 (PortIoOut
uid 3316,0
shape (CompositeShape
uid 3317,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3318,0
sl 0
ro 270
xt "66500,-44375,68000,-43625"
)
(Line
uid 3319,0
sl 0
ro 270
xt "66000,-44000,66500,-44000"
pts [
"66000,-44000"
"66500,-44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3320,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3321,0
va (VaSet
bg "0,0,0"
)
xt "69000,-44500,72900,-43500"
st "AD_CLK1P"
blo "69000,-43700"
tm "WireNameMgr"
)
)
)
*52 (GlobalConnector
uid 3336,0
shape (Circle
uid 3337,0
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "65535,65535,0"
)
xt "62000,-22000,64000,-20000"
radius 1000
)
name (Text
uid 3338,0
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "62600,-21650,63400,-20350"
st "G"
blo "62600,-20650"
)
)
*53 (GlobalConnector
uid 3339,0
shape (Circle
uid 3340,0
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "65535,65535,0"
)
xt "52000,-16000,54000,-14000"
radius 1000
)
name (Text
uid 3341,0
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "52600,-15650,53400,-14350"
st "G"
blo "52600,-14650"
)
)
*54 (PortIoIn
uid 3360,0
shape (CompositeShape
uid 3361,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3362,0
sl 0
ro 270
xt "38000,-15375,39500,-14625"
)
(Line
uid 3363,0
sl 0
ro 270
xt "39500,-15000,40000,-15000"
pts [
"39500,-15000"
"40000,-15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3364,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3365,0
va (VaSet
bg "0,0,0"
)
xt "35300,-15500,37000,-14500"
st "BRst"
ju 2
blo "37000,-14700"
tm "WireNameMgr"
)
)
)
*55 (Blk
uid 3518,0
shape (Rectangle
uid 3519,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
bg "59904,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "110000,-58000,118000,-52000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3520,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 3521,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "111750,-57250,116150,-55750"
st "readout"
blo "111750,-56050"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 3522,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "111750,-55750,117450,-54250"
st "LVDS_rx1"
blo "111750,-54550"
tm "BlkNameMgr"
)
*58 (Text
uid 3523,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "111750,-54250,113450,-52750"
st "I12"
blo "111750,-53050"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3524,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3525,0
text (MLText
uid 3526,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "111750,-45250,111750,-45250"
)
header ""
)
elements [
]
)
gi *59 (BdGenericInterface
uid 3527,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3528,0
text (MLText
uid 3529,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "118000,-58000,118000,-58000"
)
header "Generic Declarations"
)
elements [
]
)
)
*60 (Net
uid 3530,0
name "cmd_clk"
type "std_logic"
orderNo 87
declText (MLText
uid 3531,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,86200,21800,87400"
st "SIGNAL cmd_clk          : std_logic"
)
)
*61 (Net
uid 3540,0
name "cmd_out"
type "std_logic_vector"
bounds "(7 DOWNTO 0)"
orderNo 88
declText (MLText
uid 3541,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,89800,33800,91000"
st "SIGNAL cmd_out          : std_logic_vector(7 DOWNTO 0)"
)
)
*62 (Blk
uid 3550,0
shape (Rectangle
uid 3551,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
bg "59904,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "110000,-40000,118000,-34000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3552,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 3553,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "111750,-39250,116150,-37750"
st "readout"
blo "111750,-38050"
tm "BdLibraryNameMgr"
)
*64 (Text
uid 3554,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "111750,-37750,117350,-36250"
st "LVDS_tx1"
blo "111750,-36550"
tm "BlkNameMgr"
)
*65 (Text
uid 3555,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "111750,-36250,113450,-34750"
st "I13"
blo "111750,-35050"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3556,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3557,0
text (MLText
uid 3558,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "111750,-28250,111750,-28250"
)
header ""
)
elements [
]
)
gi *66 (BdGenericInterface
uid 3559,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3560,0
text (MLText
uid 3561,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "118000,-41000,118000,-41000"
)
header "Generic Declarations"
)
elements [
]
)
)
*67 (Net
uid 3572,0
name "cd_in"
type "std_logic_vector"
bounds "(7 DOWNTO 0)"
orderNo 88
declText (MLText
uid 3573,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,83800,33800,85000"
st "SIGNAL cd_in            : std_logic_vector(7 DOWNTO 0)"
)
)
*68 (PortIoOut
uid 3590,0
shape (CompositeShape
uid 3591,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3592,0
sl 0
ro 90
xt "101000,-38375,102500,-37625"
)
(Line
uid 3593,0
sl 0
ro 90
xt "102500,-38000,103000,-38000"
pts [
"103000,-38000"
"102500,-38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3594,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3595,0
va (VaSet
bg "0,0,0"
)
xt "97500,-38500,100000,-37500"
st "BRX7A"
ju 2
blo "100000,-37700"
tm "WireNameMgr"
)
)
)
*69 (PortIoOut
uid 3604,0
shape (CompositeShape
uid 3605,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3606,0
sl 0
ro 90
xt "101000,-36375,102500,-35625"
)
(Line
uid 3607,0
sl 0
ro 90
xt "102500,-36000,103000,-36000"
pts [
"103000,-36000"
"102500,-36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3608,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3609,0
va (VaSet
bg "0,0,0"
)
xt "97500,-36500,100000,-35500"
st "BRX7B"
ju 2
blo "100000,-35700"
tm "WireNameMgr"
)
)
)
*70 (Blk
uid 3610,0
shape (Rectangle
uid 3611,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
bg "59904,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "47000,-24000,55000,-18000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3612,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 3613,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "48750,-23250,53150,-21750"
st "readout"
blo "48750,-22050"
tm "BdLibraryNameMgr"
)
*72 (Text
uid 3614,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "48750,-21750,54450,-20250"
st "LVDS_rx3"
blo "48750,-20550"
tm "BlkNameMgr"
)
*73 (Text
uid 3615,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "48750,-20250,50450,-18750"
st "I14"
blo "48750,-19050"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3616,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3617,0
text (MLText
uid 3618,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "48750,-11250,48750,-11250"
)
header ""
)
elements [
]
)
gi *74 (BdGenericInterface
uid 3619,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3620,0
text (MLText
uid 3621,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "55000,-24000,55000,-24000"
)
header "Generic Declarations"
)
elements [
]
)
)
*75 (PortIoIn
uid 3630,0
shape (CompositeShape
uid 3631,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3632,0
sl 0
ro 270
xt "38000,-21375,39500,-20625"
)
(Line
uid 3633,0
sl 0
ro 270
xt "39500,-21000,40000,-21000"
pts [
"39500,-21000"
"40000,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3634,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3635,0
va (VaSet
bg "0,0,0"
)
xt "35600,-21500,37000,-20500"
st "Bclk"
ju 2
blo "37000,-20700"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 3654,0
name "clk"
type "std_logic"
orderNo 91
declText (MLText
uid 3655,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,85000,21800,86200"
st "SIGNAL clk              : std_logic"
)
)
*77 (Blk
uid 3664,0
shape (Rectangle
uid 3665,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
bg "59904,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "47000,-13000,55000,-6000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3666,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 3667,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "48750,-11250,53150,-9750"
st "readout"
blo "48750,-10050"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 3668,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "48750,-9750,54450,-8250"
st "LVDS_rx2"
blo "48750,-8550"
tm "BlkNameMgr"
)
*80 (Text
uid 3669,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "48750,-8250,50450,-6750"
st "I15"
blo "48750,-7050"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3670,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3671,0
text (MLText
uid 3672,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "48750,-250,48750,-250"
)
header ""
)
elements [
]
)
gi *81 (BdGenericInterface
uid 3673,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3674,0
text (MLText
uid 3675,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "55000,-13000,55000,-13000"
)
header "Generic Declarations"
)
elements [
]
)
)
*82 (Net
uid 3676,0
name "sync"
type "std_logic"
orderNo 92
declText (MLText
uid 3677,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-20200,17600,-19000"
st "sync             : std_logic"
)
)
*83 (PortIoIn
uid 3684,0
shape (CompositeShape
uid 3685,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3686,0
sl 0
ro 270
xt "38000,-9375,39500,-8625"
)
(Line
uid 3687,0
sl 0
ro 270
xt "39500,-9000,40000,-9000"
pts [
"39500,-9000"
"40000,-9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3688,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3689,0
va (VaSet
bg "0,0,0"
)
xt "35500,-9500,37000,-8500"
st "sync"
ju 2
blo "37000,-8700"
tm "WireNameMgr"
)
)
)
*84 (PortIoIn
uid 5263,0
shape (CompositeShape
uid 5264,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5265,0
sl 0
ro 270
xt "106000,-1375,107500,-625"
)
(Line
uid 5266,0
sl 0
ro 270
xt "107500,-1000,108000,-1000"
pts [
"107500,-1000"
"108000,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5267,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5268,0
va (VaSet
bg "0,0,0"
)
xt "103800,-1500,105000,-500"
st "DR"
ju 2
blo "105000,-700"
tm "WireNameMgr"
)
)
)
*85 (PortIoIn
uid 5275,0
shape (CompositeShape
uid 5276,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5277,0
sl 0
ro 270
xt "103000,625,104500,1375"
)
(Line
uid 5278,0
sl 0
ro 270
xt "104500,1000,105000,1000"
pts [
"104500,1000"
"105000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5279,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5280,0
va (VaSet
bg "0,0,0"
)
xt "93500,500,102000,1500"
st "ADC_BUS1_AREADY"
ju 2
blo "102000,1300"
tm "WireNameMgr"
)
)
)
*86 (PortIoIn
uid 5287,0
shape (CompositeShape
uid 5288,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5289,0
sl 0
ro 270
xt "103000,1625,104500,2375"
)
(Line
uid 5290,0
sl 0
ro 270
xt "104500,2000,105000,2000"
pts [
"104500,2000"
"105000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5291,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5292,0
va (VaSet
bg "0,0,0"
)
xt "95000,1500,102000,2500"
st "ADC_BUS1_OVR"
ju 2
blo "102000,2300"
tm "WireNameMgr"
)
)
)
*87 (Net
uid 5293,0
name "current_addr"
type "std_logic"
orderNo 45
declText (MLText
uid 5294,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,92200,21800,93400"
st "SIGNAL current_addr     : std_logic"
)
)
*88 (Net
uid 5301,0
name "prev_addr"
type "std_logic"
orderNo 46
declText (MLText
uid 5302,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,99400,21800,100600"
st "SIGNAL prev_addr        : std_logic"
)
)
*89 (Net
uid 5309,0
name "wren_current"
type "std_logic"
orderNo 47
declText (MLText
uid 5310,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,119800,21800,121000"
st "SIGNAL wren_current     : std_logic"
)
)
*90 (Net
uid 5317,0
name "wren_prev"
type "std_logic"
orderNo 48
declText (MLText
uid 5318,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,121000,21800,122200"
st "SIGNAL wren_prev        : std_logic"
)
)
*91 (Net
uid 5325,0
name "eng_data_en"
type "std_logic"
orderNo 49
declText (MLText
uid 5326,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,95800,21800,97000"
st "SIGNAL eng_data_en      : std_logic"
)
)
*92 (Net
uid 5333,0
name "filtered_data_en"
type "std_logic"
orderNo 50
declText (MLText
uid 5334,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,97000,21800,98200"
st "SIGNAL filtered_data_en : std_logic"
)
)
*93 (Net
uid 5341,0
name "raw_data_en"
type "std_logic"
orderNo 51
declText (MLText
uid 5342,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,106600,21800,107800"
st "SIGNAL raw_data_en      : std_logic"
)
)
*94 (PortIoOut
uid 5355,0
shape (CompositeShape
uid 5356,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5357,0
sl 0
ro 270
xt "146500,2625,148000,3375"
)
(Line
uid 5358,0
sl 0
ro 270
xt "146000,3000,146500,3000"
pts [
"146000,3000"
"146500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5359,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5360,0
va (VaSet
bg "0,0,0"
)
xt "149000,2500,153100,3500"
st "DAC1_DFB"
blo "149000,3300"
tm "WireNameMgr"
)
)
)
*95 (PortIoIn
uid 5466,0
shape (CompositeShape
uid 5467,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5468,0
sl 0
ro 270
xt "150000,7625,151500,8375"
)
(Line
uid 5469,0
sl 0
ro 270
xt "151500,8000,152000,8000"
pts [
"151500,8000"
"152000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5470,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5471,0
va (VaSet
bg "0,0,0"
)
xt "145300,7500,149000,8500"
st "ADC2_DR"
ju 2
blo "149000,8300"
tm "WireNameMgr"
)
)
)
*96 (PortIoIn
uid 5472,0
shape (CompositeShape
uid 5473,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5474,0
sl 0
ro 270
xt "147000,10625,148500,11375"
)
(Line
uid 5475,0
sl 0
ro 270
xt "148500,11000,149000,11000"
pts [
"148500,11000"
"149000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5476,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5477,0
va (VaSet
bg "0,0,0"
)
xt "139000,10500,146000,11500"
st "ADC2_BUS_OVR"
ju 2
blo "146000,11300"
tm "WireNameMgr"
)
)
)
*97 (PortIoIn
uid 5478,0
shape (CompositeShape
uid 5479,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5480,0
sl 0
ro 270
xt "147000,9625,148500,10375"
)
(Line
uid 5481,0
sl 0
ro 270
xt "148500,10000,149000,10000"
pts [
"148500,10000"
"149000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5482,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5483,0
va (VaSet
bg "0,0,0"
)
xt "137500,9500,146000,10500"
st "ADC2_BUS_AREADY"
ju 2
blo "146000,10300"
tm "WireNameMgr"
)
)
)
*98 (PortIoOut
uid 5541,0
shape (CompositeShape
uid 5542,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5543,0
sl 0
ro 270
xt "190500,11625,192000,12375"
)
(Line
uid 5544,0
sl 0
ro 270
xt "190000,12000,190500,12000"
pts [
"190000,12000"
"190500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5545,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5546,0
va (VaSet
bg "0,0,0"
)
xt "193000,11500,197100,12500"
st "DAC2_DFB"
blo "193000,12300"
tm "WireNameMgr"
)
)
)
*99 (PortIoIn
uid 5615,0
shape (CompositeShape
uid 5616,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5617,0
sl 0
ro 270
xt "106000,32625,107500,33375"
)
(Line
uid 5618,0
sl 0
ro 270
xt "107500,33000,108000,33000"
pts [
"107500,33000"
"108000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5619,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5620,0
va (VaSet
bg "0,0,0"
)
xt "101300,32500,105000,33500"
st "ADC3_DR"
ju 2
blo "105000,33300"
tm "WireNameMgr"
)
)
)
*100 (PortIoIn
uid 5869,0
shape (CompositeShape
uid 5870,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5871,0
sl 0
ro 270
xt "151000,44625,152500,45375"
)
(Line
uid 5872,0
sl 0
ro 270
xt "152500,45000,153000,45000"
pts [
"152500,45000"
"153000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5873,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5874,0
va (VaSet
bg "0,0,0"
)
xt "146300,44500,150000,45500"
st "ADC4_DR"
ju 2
blo "150000,45300"
tm "WireNameMgr"
)
)
)
*101 (PortIoOut
uid 6018,0
shape (CompositeShape
uid 6019,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6020,0
sl 0
ro 270
xt "145500,36625,147000,37375"
)
(Line
uid 6021,0
sl 0
ro 270
xt "145000,37000,145500,37000"
pts [
"145000,37000"
"145500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6022,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6023,0
va (VaSet
bg "0,0,0"
)
xt "148000,36500,152100,37500"
st "DAC3_DFB"
blo "148000,37300"
tm "WireNameMgr"
)
)
)
*102 (PortIoOut
uid 6030,0
shape (CompositeShape
uid 6031,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6032,0
sl 0
ro 270
xt "190500,48625,192000,49375"
)
(Line
uid 6033,0
sl 0
ro 270
xt "190000,49000,190500,49000"
pts [
"190000,49000"
"190500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6034,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6035,0
va (VaSet
bg "0,0,0"
)
xt "193000,48500,197100,49500"
st "DAC4_DFB"
blo "193000,49300"
tm "WireNameMgr"
)
)
)
*103 (Blk
uid 6040,0
shape (Rectangle
uid 6041,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "219000,-2000,230000,128000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6042,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
uid 6043,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "219750,16750,224150,18250"
st "readout"
blo "219750,17950"
tm "BdLibraryNameMgr"
)
*105 (Text
uid 6044,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "219750,18250,229950,19750"
st "data_mux_FSM"
blo "219750,19450"
tm "BlkNameMgr"
)
*106 (Text
uid 6045,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "219750,19750,221450,21250"
st "I11"
blo "219750,20950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6046,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6047,0
text (MLText
uid 6048,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "220750,57750,220750,57750"
)
header ""
)
elements [
]
)
gi *107 (BdGenericInterface
uid 6049,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6050,0
text (MLText
uid 6051,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "227000,45000,227000,45000"
)
header "Generic Declarations"
)
elements [
]
)
)
*108 (Net
uid 6076,0
name "DATA_OUT_COL2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 66
declText (MLText
uid 6077,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,73000,34400,74200"
st "SIGNAL DATA_OUT_COL2    : std_logic_vector(31 DOWNTO 0)"
)
)
*109 (Net
uid 6084,0
name "DATA_OUT_COL3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 67
declText (MLText
uid 6085,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,74200,34400,75400"
st "SIGNAL DATA_OUT_COL3    : std_logic_vector(31 DOWNTO 0)"
)
)
*110 (PortIoIn
uid 6092,0
shape (CompositeShape
uid 6093,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6094,0
sl 0
ro 270
xt "102000,76625,103500,77375"
)
(Line
uid 6095,0
sl 0
ro 270
xt "103500,77000,104000,77000"
pts [
"103500,77000"
"104000,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6096,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6097,0
va (VaSet
bg "0,0,0"
)
xt "94000,76500,101000,77500"
st "ADC5_BUS_OVR"
ju 2
blo "101000,77300"
tm "WireNameMgr"
)
)
)
*111 (PortIoIn
uid 6098,0
shape (CompositeShape
uid 6099,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6100,0
sl 0
ro 270
xt "102000,75625,103500,76375"
)
(Line
uid 6101,0
sl 0
ro 270
xt "103500,76000,104000,76000"
pts [
"103500,76000"
"104000,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6102,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6103,0
va (VaSet
bg "0,0,0"
)
xt "92500,75500,101000,76500"
st "ADC5_BUS_AREADY"
ju 2
blo "101000,76300"
tm "WireNameMgr"
)
)
)
*112 (PortIoIn
uid 6104,0
shape (CompositeShape
uid 6105,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6106,0
sl 0
ro 270
xt "105000,73625,106500,74375"
)
(Line
uid 6107,0
sl 0
ro 270
xt "106500,74000,107000,74000"
pts [
"106500,74000"
"107000,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6108,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6109,0
va (VaSet
bg "0,0,0"
)
xt "100300,73500,104000,74500"
st "ADC5_DR"
ju 2
blo "104000,74300"
tm "WireNameMgr"
)
)
)
*113 (PortIoIn
uid 6110,0
shape (CompositeShape
uid 6111,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6112,0
sl 0
ro 270
xt "105000,107625,106500,108375"
)
(Line
uid 6113,0
sl 0
ro 270
xt "106500,108000,107000,108000"
pts [
"106500,108000"
"107000,108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6114,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6115,0
va (VaSet
bg "0,0,0"
)
xt "100300,107500,104000,108500"
st "ADC7_DR"
ju 2
blo "104000,108300"
tm "WireNameMgr"
)
)
)
*114 (PortIoOut
uid 6230,0
shape (CompositeShape
uid 6231,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6232,0
sl 0
ro 270
xt "144500,111625,146000,112375"
)
(Line
uid 6233,0
sl 0
ro 270
xt "144000,112000,144500,112000"
pts [
"144000,112000"
"144500,112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6234,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6235,0
va (VaSet
bg "0,0,0"
)
xt "147000,111500,151100,112500"
st "DAC7_DFB"
blo "147000,112300"
tm "WireNameMgr"
)
)
)
*115 (PortIoOut
uid 6236,0
shape (CompositeShape
uid 6237,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6238,0
sl 0
ro 270
xt "145500,77625,147000,78375"
)
(Line
uid 6239,0
sl 0
ro 270
xt "145000,78000,145500,78000"
pts [
"145000,78000"
"145500,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6240,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6241,0
va (VaSet
bg "0,0,0"
)
xt "148000,77500,152100,78500"
st "DAC5_DFB"
blo "148000,78300"
tm "WireNameMgr"
)
)
)
*116 (PortIoIn
uid 6242,0
shape (CompositeShape
uid 6243,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6244,0
sl 0
ro 270
xt "146000,84625,147500,85375"
)
(Line
uid 6245,0
sl 0
ro 270
xt "147500,85000,148000,85000"
pts [
"147500,85000"
"148000,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6246,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6247,0
va (VaSet
bg "0,0,0"
)
xt "136500,84500,145000,85500"
st "ADC6_BUS_AREADY"
ju 2
blo "145000,85300"
tm "WireNameMgr"
)
)
)
*117 (PortIoIn
uid 6248,0
shape (CompositeShape
uid 6249,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6250,0
sl 0
ro 270
xt "146000,85625,147500,86375"
)
(Line
uid 6251,0
sl 0
ro 270
xt "147500,86000,148000,86000"
pts [
"147500,86000"
"148000,86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6252,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6253,0
va (VaSet
bg "0,0,0"
)
xt "138000,85500,145000,86500"
st "ADC6_BUS_OVR"
ju 2
blo "145000,86300"
tm "WireNameMgr"
)
)
)
*118 (PortIoIn
uid 6254,0
shape (CompositeShape
uid 6255,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6256,0
sl 0
ro 270
xt "149000,82625,150500,83375"
)
(Line
uid 6257,0
sl 0
ro 270
xt "150500,83000,151000,83000"
pts [
"150500,83000"
"151000,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6258,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6259,0
va (VaSet
bg "0,0,0"
)
xt "144300,82500,148000,83500"
st "ADC6_DR"
ju 2
blo "148000,83300"
tm "WireNameMgr"
)
)
)
*119 (PortIoIn
uid 6260,0
shape (CompositeShape
uid 6261,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6262,0
sl 0
ro 270
xt "150000,119625,151500,120375"
)
(Line
uid 6263,0
sl 0
ro 270
xt "151500,120000,152000,120000"
pts [
"151500,120000"
"152000,120000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6264,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6265,0
va (VaSet
bg "0,0,0"
)
xt "145300,119500,149000,120500"
st "ADC8_DR"
ju 2
blo "149000,120300"
tm "WireNameMgr"
)
)
)
*120 (PortIoOut
uid 6380,0
shape (CompositeShape
uid 6381,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6382,0
sl 0
ro 270
xt "189500,86625,191000,87375"
)
(Line
uid 6383,0
sl 0
ro 270
xt "189000,87000,189500,87000"
pts [
"189000,87000"
"189500,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6384,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6385,0
va (VaSet
bg "0,0,0"
)
xt "192000,86500,196100,87500"
st "DAC6_DFB"
blo "192000,87300"
tm "WireNameMgr"
)
)
)
*121 (PortIoOut
uid 6386,0
shape (CompositeShape
uid 6387,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6388,0
sl 0
ro 270
xt "189500,123625,191000,124375"
)
(Line
uid 6389,0
sl 0
ro 270
xt "189000,124000,189500,124000"
pts [
"189000,124000"
"189500,124000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6390,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6391,0
va (VaSet
bg "0,0,0"
)
xt "192000,123500,196100,124500"
st "DAC8_DFB"
blo "192000,124300"
tm "WireNameMgr"
)
)
)
*122 (PortIoIn
uid 6664,0
shape (CompositeShape
uid 6665,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6666,0
sl 0
ro 270
xt "106000,34625,107500,35375"
)
(Line
uid 6667,0
sl 0
ro 270
xt "107500,35000,108000,35000"
pts [
"107500,35000"
"108000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6668,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6669,0
va (VaSet
bg "0,0,0"
)
xt "96500,34500,105000,35500"
st "ADC3_BUS_AREADY"
ju 2
blo "105000,35300"
tm "WireNameMgr"
)
)
)
*123 (PortIoIn
uid 6678,0
shape (CompositeShape
uid 6679,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6680,0
sl 0
ro 270
xt "106000,35625,107500,36375"
)
(Line
uid 6681,0
sl 0
ro 270
xt "107500,36000,108000,36000"
pts [
"107500,36000"
"108000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6682,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6683,0
va (VaSet
bg "0,0,0"
)
xt "98000,35500,105000,36500"
st "ADC3_BUS_OVR"
ju 2
blo "105000,36300"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 6700,0
name "DATA_OUT_COL5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 64
declText (MLText
uid 6701,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,76600,34400,77800"
st "SIGNAL DATA_OUT_COL5    : std_logic_vector(31 DOWNTO 0)"
)
)
*125 (Net
uid 6702,0
name "DATA_OUT_COL7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 65
declText (MLText
uid 6703,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,79000,34400,80200"
st "SIGNAL DATA_OUT_COL7    : std_logic_vector(31 DOWNTO 0)"
)
)
*126 (Net
uid 6710,0
name "DATA_OUT_COL6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 66
declText (MLText
uid 6711,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,77800,34400,79000"
st "SIGNAL DATA_OUT_COL6    : std_logic_vector(31 DOWNTO 0)"
)
)
*127 (PortIoIn
uid 6722,0
shape (CompositeShape
uid 6723,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6724,0
sl 0
ro 270
xt "147000,122625,148500,123375"
)
(Line
uid 6725,0
sl 0
ro 270
xt "148500,123000,149000,123000"
pts [
"148500,123000"
"149000,123000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6726,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6727,0
va (VaSet
bg "0,0,0"
)
xt "139000,122500,146000,123500"
st "ADC8_BUS_OVR"
ju 2
blo "146000,123300"
tm "WireNameMgr"
)
)
)
*128 (PortIoIn
uid 6728,0
shape (CompositeShape
uid 6729,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6730,0
sl 0
ro 270
xt "147000,121625,148500,122375"
)
(Line
uid 6731,0
sl 0
ro 270
xt "148500,122000,149000,122000"
pts [
"148500,122000"
"149000,122000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6732,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6733,0
va (VaSet
bg "0,0,0"
)
xt "137500,121500,146000,122500"
st "ADC8_BUS_AREADY"
ju 2
blo "146000,122300"
tm "WireNameMgr"
)
)
)
*129 (PortIoIn
uid 6734,0
shape (CompositeShape
uid 6735,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6736,0
sl 0
ro 270
xt "102000,110625,103500,111375"
)
(Line
uid 6737,0
sl 0
ro 270
xt "103500,111000,104000,111000"
pts [
"103500,111000"
"104000,111000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6738,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6739,0
va (VaSet
bg "0,0,0"
)
xt "94000,110500,101000,111500"
st "ADC7_BUS_OVR"
ju 2
blo "101000,111300"
tm "WireNameMgr"
)
)
)
*130 (PortIoIn
uid 6740,0
shape (CompositeShape
uid 6741,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6742,0
sl 0
ro 270
xt "102000,109625,103500,110375"
)
(Line
uid 6743,0
sl 0
ro 270
xt "103500,110000,104000,110000"
pts [
"103500,110000"
"104000,110000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6744,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6745,0
va (VaSet
bg "0,0,0"
)
xt "92500,109500,101000,110500"
st "ADC7_BUS_AREADY"
ju 2
blo "101000,110300"
tm "WireNameMgr"
)
)
)
*131 (PortIoIn
uid 6746,0
shape (CompositeShape
uid 6747,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6748,0
sl 0
ro 270
xt "148000,46625,149500,47375"
)
(Line
uid 6749,0
sl 0
ro 270
xt "149500,47000,150000,47000"
pts [
"149500,47000"
"150000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6750,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6751,0
va (VaSet
bg "0,0,0"
)
xt "138500,46500,147000,47500"
st "ADC4_BUS_AREADY"
ju 2
blo "147000,47300"
tm "WireNameMgr"
)
)
)
*132 (PortIoIn
uid 6752,0
shape (CompositeShape
uid 6753,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6754,0
sl 0
ro 270
xt "148000,47625,149500,48375"
)
(Line
uid 6755,0
sl 0
ro 270
xt "149500,48000,150000,48000"
pts [
"149500,48000"
"150000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6756,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6757,0
va (VaSet
bg "0,0,0"
)
xt "140000,47500,147000,48500"
st "ADC4_BUS_OVR"
ju 2
blo "147000,48300"
tm "WireNameMgr"
)
)
)
*133 (Net
uid 6758,0
name "DATA_OUT_COL4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 67
declText (MLText
uid 6759,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,75400,34400,76600"
st "SIGNAL DATA_OUT_COL4    : std_logic_vector(31 DOWNTO 0)"
)
)
*134 (Net
uid 6760,0
name "DATA_OUT_COL1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 64
declText (MLText
uid 6761,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,71800,34400,73000"
st "SIGNAL DATA_OUT_COL1    : std_logic_vector(31 DOWNTO 0)"
)
)
*135 (Blk
uid 6762,0
shape (Rectangle
uid 6763,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "73000,-14000,82000,-4000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6764,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
uid 6765,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "74750,-11250,79150,-9750"
st "readout"
blo "74750,-10050"
tm "BdLibraryNameMgr"
)
*137 (Text
uid 6766,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "74750,-9750,80450,-8250"
st "addr_FSM"
blo "74750,-8550"
tm "BlkNameMgr"
)
*138 (Text
uid 6767,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "74750,-8250,76450,-6750"
st "I20"
blo "74750,-7050"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6768,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6769,0
text (MLText
uid 6770,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "74750,-1250,74750,-1250"
)
header ""
)
elements [
]
)
gi *139 (BdGenericInterface
uid 6771,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6772,0
text (MLText
uid 6773,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "81000,-14000,81000,-14000"
)
header "Generic Declarations"
)
elements [
]
)
)
*140 (Net
uid 6794,0
name "next_addr"
type "std_logic"
orderNo 90
declText (MLText
uid 6795,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,98200,21800,99400"
st "SIGNAL next_addr        : std_logic"
)
)
*141 (Net
uid 6806,0
name "BRst"
type "std_logic"
orderNo 86
declText (MLText
uid 6807,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-29800,17600,-28600"
st "BRst             : std_logic"
)
)
*142 (Net
uid 6808,0
name "Bclk"
type "std_logic"
orderNo 90
declText (MLText
uid 6809,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-28600,17600,-27400"
st "Bclk             : std_logic"
)
)
*143 (Net
uid 6810,0
name "cmd_code"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 27
declText (MLText
uid 6811,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,87400,34400,88600"
st "SIGNAL cmd_code         : std_logic_vector(31 DOWNTO 0)"
)
)
*144 (Net
uid 6812,0
name "Cmd"
type "std_logic"
orderNo 25
declText (MLText
uid 6813,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-27400,17600,-26200"
st "Cmd              : std_logic"
)
)
*145 (PortIoInOut
uid 6814,0
shape (CompositeShape
uid 6815,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 6816,0
sl 0
ro 180
xt "240000,3625,241500,4375"
)
(Line
uid 6817,0
sl 0
ro 180
xt "241500,4000,242000,4000"
pts [
"242000,4000"
"241500,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6818,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6819,0
va (VaSet
bg "0,0,0"
)
xt "236500,3500,239000,4500"
st "CardID"
ju 2
blo "239000,4300"
tm "WireNameMgr"
)
)
)
*146 (Blk
uid 6820,0
shape (Rectangle
uid 6821,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
bg "59904,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "256000,1000,267000,17000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6822,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
uid 6823,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "257750,3550,262150,5050"
st "readout"
blo "257750,4750"
tm "BdLibraryNameMgr"
)
*148 (Text
uid 6824,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "257750,5050,266750,6550"
st "CardID_FSM1"
blo "257750,6250"
tm "BlkNameMgr"
)
*149 (Text
uid 6825,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "257750,6550,259450,8050"
st "I43"
blo "257750,7750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6826,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6827,0
text (MLText
uid 6828,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "257750,13550,257750,13550"
)
header ""
)
elements [
]
)
gi *150 (BdGenericInterface
uid 6829,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6830,0
text (MLText
uid 6831,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "264000,1000,264000,1000"
)
header "Generic Declarations"
)
elements [
]
)
)
*151 (PortIoIn
uid 6832,0
shape (CompositeShape
uid 6833,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6834,0
sl 0
ro 270
xt "240000,22625,241500,23375"
)
(Line
uid 6835,0
sl 0
ro 270
xt "241500,23000,242000,23000"
pts [
"241500,23000"
"242000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6836,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6837,0
va (VaSet
bg "0,0,0"
)
xt "236900,22500,239000,23500"
st "SIDIN"
ju 2
blo "239000,23300"
tm "WireNameMgr"
)
)
)
*152 (Blk
uid 6838,0
shape (Rectangle
uid 6839,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
bg "59904,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "256000,21000,267000,37000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6840,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
uid 6841,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "257750,23550,262150,25050"
st "readout"
blo "257750,24750"
tm "BdLibraryNameMgr"
)
*154 (Text
uid 6842,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "257750,25050,263450,26550"
st "SID_FSM1"
blo "257750,26250"
tm "BlkNameMgr"
)
*155 (Text
uid 6843,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "257750,26550,259450,28050"
st "I26"
blo "257750,27750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6844,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6845,0
text (MLText
uid 6846,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "257750,33550,257750,33550"
)
header ""
)
elements [
]
)
gi *156 (BdGenericInterface
uid 6847,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6848,0
text (MLText
uid 6849,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "264000,21000,264000,21000"
)
header "Generic Declarations"
)
elements [
]
)
)
*157 (PortIoOut
uid 6850,0
shape (CompositeShape
uid 6851,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6852,0
sl 0
ro 270
xt "292500,42625,294000,43375"
)
(Line
uid 6853,0
sl 0
ro 270
xt "292000,43000,292500,43000"
pts [
"292000,43000"
"292500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6854,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6855,0
va (VaSet
bg "0,0,0"
)
xt "295000,42500,300200,43500"
st "FLASH_addr"
blo "295000,43300"
tm "WireNameMgr"
)
)
)
*158 (PortIoInOut
uid 6856,0
shape (CompositeShape
uid 6857,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 6858,0
sl 0
xt "292500,45625,294000,46375"
)
(Line
uid 6859,0
sl 0
xt "292000,46000,292500,46000"
pts [
"292000,46000"
"292500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6860,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6861,0
va (VaSet
bg "0,0,0"
)
xt "295000,45500,300100,46500"
st "FLASH_data"
blo "295000,46300"
tm "WireNameMgr"
)
)
)
*159 (PortIoOut
uid 6862,0
shape (CompositeShape
uid 6863,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6864,0
sl 0
ro 270
xt "292500,48625,294000,49375"
)
(Line
uid 6865,0
sl 0
ro 270
xt "292000,49000,292500,49000"
pts [
"292000,49000"
"292500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6866,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6867,0
va (VaSet
bg "0,0,0"
)
xt "295000,48500,299500,49500"
st "FLASH_nWE"
blo "295000,49300"
tm "WireNameMgr"
)
)
)
*160 (Blk
uid 6868,0
shape (Rectangle
uid 6869,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "256000,41000,267000,63000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6870,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
uid 6871,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "257750,43550,262150,45050"
st "readout"
blo "257750,44750"
tm "BdLibraryNameMgr"
)
*162 (Text
uid 6872,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "257750,45050,266650,46550"
st "FLASH_FSM1"
blo "257750,46250"
tm "BlkNameMgr"
)
*163 (Text
uid 6873,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "257750,46550,259450,48050"
st "I22"
blo "257750,47750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6874,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6875,0
text (MLText
uid 6876,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "257750,53550,257750,53550"
)
header ""
)
elements [
]
)
gi *164 (BdGenericInterface
uid 6877,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6878,0
text (MLText
uid 6879,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "264000,41000,264000,41000"
)
header "Generic Declarations"
)
elements [
]
)
)
*165 (PortIoOut
uid 6880,0
shape (CompositeShape
uid 6881,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6882,0
sl 0
ro 270
xt "292500,51625,294000,52375"
)
(Line
uid 6883,0
sl 0
ro 270
xt "292000,52000,292500,52000"
pts [
"292000,52000"
"292500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6884,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6885,0
va (VaSet
bg "0,0,0"
)
xt "295000,51500,299400,52500"
st "FLASH_nRP"
blo "295000,52300"
tm "WireNameMgr"
)
)
)
*166 (PortIoOut
uid 6886,0
shape (CompositeShape
uid 6887,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6888,0
sl 0
ro 270
xt "292500,54625,294000,55375"
)
(Line
uid 6889,0
sl 0
ro 270
xt "292000,55000,292500,55000"
pts [
"292000,55000"
"292500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6890,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6891,0
va (VaSet
bg "0,0,0"
)
xt "295000,54500,301200,55500"
st "FLASH_RYnBY"
blo "295000,55300"
tm "WireNameMgr"
)
)
)
*167 (PortIoOut
uid 6892,0
shape (CompositeShape
uid 6893,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6894,0
sl 0
ro 270
xt "292500,57625,294000,58375"
)
(Line
uid 6895,0
sl 0
ro 270
xt "292000,58000,292500,58000"
pts [
"292000,58000"
"292500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6896,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6897,0
va (VaSet
bg "0,0,0"
)
xt "295000,57500,299400,58500"
st "FLASH_nCE"
blo "295000,58300"
tm "WireNameMgr"
)
)
)
*168 (PortIoOut
uid 6898,0
shape (CompositeShape
uid 6899,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6900,0
sl 0
ro 270
xt "292500,60625,294000,61375"
)
(Line
uid 6901,0
sl 0
ro 270
xt "292000,61000,292500,61000"
pts [
"292000,61000"
"292500,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6902,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6903,0
va (VaSet
bg "0,0,0"
)
xt "295000,60500,299400,61500"
st "FLASH_nOE"
blo "295000,61300"
tm "WireNameMgr"
)
)
)
*169 (PortIoInOut
uid 6904,0
shape (CompositeShape
uid 6905,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 6906,0
sl 0
xt "292500,71625,294000,72375"
)
(Line
uid 6907,0
sl 0
xt "292000,72000,292500,72000"
pts [
"292000,72000"
"292500,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6908,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6909,0
va (VaSet
bg "0,0,0"
)
xt "295000,71500,297400,72500"
st "DIAGS"
blo "295000,72300"
tm "WireNameMgr"
)
)
)
*170 (Blk
uid 6910,0
shape (Rectangle
uid 6911,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
bg "59904,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "256000,67000,267000,77000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6912,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
uid 6913,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "257750,69550,262150,71050"
st "readout"
blo "257750,70750"
tm "BdLibraryNameMgr"
)
*172 (Text
uid 6914,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "257750,71050,264050,72550"
st "Diag_FSM1"
blo "257750,72250"
tm "BlkNameMgr"
)
*173 (Text
uid 6915,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "257750,72550,259450,74050"
st "I42"
blo "257750,73750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6916,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6917,0
text (MLText
uid 6918,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "257750,79550,257750,79550"
)
header ""
)
elements [
]
)
gi *174 (BdGenericInterface
uid 6919,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6920,0
text (MLText
uid 6921,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "264000,67000,264000,67000"
)
header "Generic Declarations"
)
elements [
]
)
)
*175 (PortIoOut
uid 6922,0
shape (CompositeShape
uid 6923,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6924,0
sl 0
ro 270
xt "293500,82625,295000,83375"
)
(Line
uid 6925,0
sl 0
ro 270
xt "293000,83000,293500,83000"
pts [
"293000,83000"
"293500,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6926,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6927,0
va (VaSet
bg "0,0,0"
)
xt "296000,82500,299900,83500"
st "LED_power"
blo "296000,83300"
tm "WireNameMgr"
)
)
)
*176 (PortIoIn
uid 6928,0
shape (CompositeShape
uid 6929,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6930,0
sl 0
ro 270
xt "240000,82625,241500,83375"
)
(Line
uid 6931,0
sl 0
ro 270
xt "241500,83000,242000,83000"
pts [
"241500,83000"
"242000,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6932,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6933,0
va (VaSet
bg "0,0,0"
)
xt "234400,82500,239000,83500"
st "MINUS7VOK"
ju 2
blo "239000,83300"
tm "WireNameMgr"
)
)
)
*177 (PortIoOut
uid 6934,0
shape (CompositeShape
uid 6935,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6936,0
sl 0
ro 270
xt "293500,85625,295000,86375"
)
(Line
uid 6937,0
sl 0
ro 270
xt "293000,86000,293500,86000"
pts [
"293000,86000"
"293500,86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6938,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6939,0
va (VaSet
bg "0,0,0"
)
xt "296000,85500,299600,86500"
st "LED_error"
blo "296000,86300"
tm "WireNameMgr"
)
)
)
*178 (Blk
uid 6946,0
shape (Rectangle
uid 6947,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
bg "59904,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "274000,81000,285000,95000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6948,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
uid 6949,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "275750,83550,280150,85050"
st "readout"
blo "275750,84750"
tm "BdLibraryNameMgr"
)
*180 (Text
uid 6950,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "275750,85050,281750,86550"
st "LED_FSM1"
blo "275750,86250"
tm "BlkNameMgr"
)
*181 (Text
uid 6951,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "275750,86550,277450,88050"
st "I44"
blo "275750,87750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6952,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6953,0
text (MLText
uid 6954,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "275750,93550,275750,93550"
)
header ""
)
elements [
]
)
gi *182 (BdGenericInterface
uid 6955,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6956,0
text (MLText
uid 6957,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "282000,81000,282000,81000"
)
header "Generic Declarations"
)
elements [
]
)
)
*183 (PortIoOut
uid 6958,0
shape (CompositeShape
uid 6959,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6960,0
sl 0
ro 270
xt "293500,88625,295000,89375"
)
(Line
uid 6961,0
sl 0
ro 270
xt "293000,89000,293500,89000"
pts [
"293000,89000"
"293500,89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6962,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6963,0
va (VaSet
bg "0,0,0"
)
xt "296000,88500,301000,89500"
st "LED_Config"
blo "296000,89300"
tm "WireNameMgr"
)
)
)
*184 (PortIoOut
uid 6970,0
shape (CompositeShape
uid 6971,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6972,0
sl 0
ro 270
xt "293500,91625,295000,92375"
)
(Line
uid 6973,0
sl 0
ro 270
xt "293000,92000,293500,92000"
pts [
"293000,92000"
"293500,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6974,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6975,0
va (VaSet
bg "0,0,0"
)
xt "296000,91500,299800,92500"
st "LED_spare"
blo "296000,92300"
tm "WireNameMgr"
)
)
)
*185 (Blk
uid 6982,0
shape (Rectangle
uid 6983,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
bg "59904,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "251000,81000,267000,103000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6984,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
uid 6985,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "252750,83550,257150,85050"
st "readout"
blo "252750,84750"
tm "BdLibraryNameMgr"
)
*187 (Text
uid 6986,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "252750,85050,266750,86550"
st "Power_monitor_FSM1"
blo "252750,86250"
tm "BlkNameMgr"
)
*188 (Text
uid 6987,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "252750,86550,254450,88050"
st "I45"
blo "252750,87750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6988,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6989,0
text (MLText
uid 6990,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "254750,93550,254750,93550"
)
header ""
)
elements [
]
)
gi *189 (BdGenericInterface
uid 6991,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6992,0
text (MLText
uid 6993,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "261000,81000,261000,81000"
)
header "Generic Declarations"
)
elements [
]
)
)
*190 (PortIoIn
uid 7000,0
shape (CompositeShape
uid 7001,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7002,0
sl 0
ro 270
xt "240000,97625,241500,98375"
)
(Line
uid 7003,0
sl 0
ro 270
xt "241500,98000,242000,98000"
pts [
"241500,98000"
"242000,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7004,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7005,0
va (VaSet
bg "0,0,0"
)
xt "236000,97500,239000,98500"
st "N15VOK"
ju 2
blo "239000,98300"
tm "WireNameMgr"
)
)
)
*191 (PortIoIn
uid 7006,0
shape (CompositeShape
uid 7007,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7008,0
sl 0
ro 270
xt "240000,100625,241500,101375"
)
(Line
uid 7009,0
sl 0
ro 270
xt "241500,101000,242000,101000"
pts [
"241500,101000"
"242000,101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7010,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7011,0
va (VaSet
bg "0,0,0"
)
xt "236400,100500,239000,101500"
st "N7VOK"
ju 2
blo "239000,101300"
tm "WireNameMgr"
)
)
)
*192 (Net
uid 7266,0
name "Power_OK"
type "std_logic"
orderNo 89
declText (MLText
uid 7267,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,81400,21800,82600"
st "SIGNAL Power_OK         : std_logic"
)
)
*193 (Net
uid 7272,0
name "DIAGS"
type "std_logic_vector"
bounds "(9 DOWNTO 0)"
orderNo 92
declText (MLText
uid 7273,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,67000,29600,68200"
st "DIAGS            : std_logic_vector(9 DOWNTO 0)"
)
)
*194 (Net
uid 7276,0
name "LED_power"
type "std_logic"
orderNo 94
declText (MLText
uid 7277,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,57400,17600,58600"
st "LED_power        : std_logic"
)
)
*195 (Net
uid 7284,0
name "LED_Config"
type "std_logic"
orderNo 98
declText (MLText
uid 7285,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,55000,17600,56200"
st "LED_Config       : std_logic"
)
)
*196 (Net
uid 7288,0
name "CardID"
type "std_logic"
orderNo 100
declText (MLText
uid 7289,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,65800,17600,67000"
st "CardID           : std_logic"
)
)
*197 (Net
uid 7290,0
name "LED_spare"
type "std_logic"
orderNo 101
declText (MLText
uid 7291,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,58600,17600,59800"
st "LED_spare        : std_logic"
)
)
*198 (Net
uid 7292,0
name "LED_error"
type "std_logic"
orderNo 102
declText (MLText
uid 7293,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,56200,17600,57400"
st "LED_error        : std_logic"
)
)
*199 (Net
uid 7296,0
name "FLASH_nWE"
type "std_logic"
orderNo 104
declText (MLText
uid 7297,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,53800,17600,55000"
st "FLASH_nWE        : std_logic"
)
)
*200 (Net
uid 7298,0
name "FLASH_addr"
type "std_logic_vector"
bounds "(20 DOWNTO 0)"
orderNo 105
declText (MLText
uid 7299,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,49000,30200,50200"
st "FLASH_addr       : std_logic_vector(20 DOWNTO 0)"
)
)
*201 (Net
uid 7300,0
name "FLASH_nRP"
type "std_logic"
orderNo 106
declText (MLText
uid 7301,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,52600,17600,53800"
st "FLASH_nRP        : std_logic"
)
)
*202 (Net
uid 7302,0
name "FLASH_nCE"
type "std_logic"
orderNo 107
declText (MLText
uid 7303,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,50200,17600,51400"
st "FLASH_nCE        : std_logic"
)
)
*203 (Net
uid 7304,0
name "FLASH_RYnBY"
type "std_logic"
orderNo 108
declText (MLText
uid 7305,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,47800,17600,49000"
st "FLASH_RYnBY      : std_logic"
)
)
*204 (Net
uid 7306,0
name "FLASH_data"
type "std_logic_vector"
bounds "(15 DOWNTO 0)"
orderNo 109
declText (MLText
uid 7307,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,68200,30200,69400"
st "FLASH_data       : std_logic_vector(15 DOWNTO 0)"
)
)
*205 (Net
uid 7308,0
name "FLASH_nOE"
type "std_logic"
orderNo 110
declText (MLText
uid 7309,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,51400,17600,52600"
st "FLASH_nOE        : std_logic"
)
)
*206 (Blk
uid 7317,0
shape (Rectangle
uid 7318,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "131000,-27000,141000,-14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7319,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*207 (Text
uid 7320,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "132750,-24250,137150,-22750"
st "readout"
blo "132750,-23050"
tm "BdLibraryNameMgr"
)
*208 (Text
uid 7321,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "132750,-22750,138350,-21250"
st "data_FSM"
blo "132750,-21550"
tm "BlkNameMgr"
)
*209 (Text
uid 7322,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "132750,-21250,134450,-19750"
st "I21"
blo "132750,-20050"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7323,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7324,0
text (MLText
uid 7325,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "132750,-14250,132750,-14250"
)
header ""
)
elements [
]
)
gi *210 (BdGenericInterface
uid 7326,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7327,0
text (MLText
uid 7328,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "139000,-27000,139000,-27000"
)
header "Generic Declarations"
)
elements [
]
)
)
*211 (Net
uid 7329,0
name "send_rply"
type "std_logic"
orderNo 34
declText (MLText
uid 7330,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,113800,21800,115000"
st "SIGNAL send_rply        : std_logic"
)
)
*212 (Net
uid 7411,0
name "send_data"
type "std_logic"
orderNo 108
declText (MLText
uid 7412,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,112600,21800,113800"
st "SIGNAL send_data        : std_logic"
)
)
*213 (Net
uid 7413,0
name "data"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 107
declText (MLText
uid 7414,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,93400,34400,94600"
st "SIGNAL data             : std_logic_vector(31 DOWNTO 0)"
)
)
*214 (Net
uid 7475,0
name "data_en"
type "std_logic"
orderNo 109
declText (MLText
uid 7476,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,94600,21800,95800"
st "SIGNAL data_en          : std_logic"
)
)
*215 (Net
uid 7487,0
name "DATA_OUT"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 110
declText (MLText
uid 7488,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,70600,34400,71800"
st "SIGNAL DATA_OUT         : std_logic_vector(31 DOWNTO 0)"
)
)
*216 (Blk
uid 7489,0
shape (Rectangle
uid 7490,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "53000,15000,65000,31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7491,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*217 (Text
uid 7492,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "54750,18750,59150,20250"
st "readout"
blo "54750,19950"
tm "BdLibraryNameMgr"
)
*218 (Text
uid 7493,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "54750,20250,60350,21750"
st "Test_FSM"
blo "54750,21450"
tm "BlkNameMgr"
)
*219 (Text
uid 7494,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "54750,21750,55750,23250"
st "I6"
blo "54750,22950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7495,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7496,0
text (MLText
uid 7497,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "54750,28750,54750,28750"
)
header ""
)
elements [
]
)
gi *220 (BdGenericInterface
uid 7498,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7499,0
text (MLText
uid 7500,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "61000,16000,61000,16000"
)
header "Generic Declarations"
)
elements [
]
)
)
*221 (Panel
uid 7541,0
shape (RectFrame
uid 7542,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "-6000,-73000,315000,146000"
)
title (TextAssociate
uid 7543,0
ps "TopLeftStrategy"
text (Text
uid 7544,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Arial,10,1"
)
xt "-10000,-144000,-6600,-142800"
st "Panel0"
blo "-10000,-143000"
tm "PanelText"
)
)
)
*222 (PortIoOut
uid 8212,0
shape (CompositeShape
uid 8213,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8214,0
sl 0
ro 270
xt "288500,-24375,290000,-23625"
)
(Line
uid 8215,0
sl 0
ro 270
xt "288000,-24000,288500,-24000"
pts [
"288000,-24000"
"288500,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8216,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8217,0
va (VaSet
bg "0,0,0"
)
xt "291000,-24500,296800,-23500"
st "nCS_OFFSET"
blo "291000,-23700"
tm "WireNameMgr"
)
)
)
*223 (PortIoOut
uid 8218,0
shape (CompositeShape
uid 8219,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8220,0
sl 0
ro 270
xt "288500,-23375,290000,-22625"
)
(Line
uid 8221,0
sl 0
ro 270
xt "288000,-23000,288500,-23000"
pts [
"288000,-23000"
"288500,-23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8222,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8223,0
va (VaSet
bg "0,0,0"
)
xt "291000,-23500,299300,-22500"
st "DAC2_nCS_OFFSET"
blo "291000,-22700"
tm "WireNameMgr"
)
)
)
*224 (PortIoOut
uid 8224,0
shape (CompositeShape
uid 8225,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8226,0
sl 0
ro 270
xt "288500,-22375,290000,-21625"
)
(Line
uid 8227,0
sl 0
ro 270
xt "288000,-22000,288500,-22000"
pts [
"288000,-22000"
"288500,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8228,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8229,0
va (VaSet
bg "0,0,0"
)
xt "291000,-22500,299300,-21500"
st "DAC3_nCS_OFFSET"
blo "291000,-21700"
tm "WireNameMgr"
)
)
)
*225 (PortIoOut
uid 8230,0
shape (CompositeShape
uid 8231,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8232,0
sl 0
ro 270
xt "288500,-21375,290000,-20625"
)
(Line
uid 8233,0
sl 0
ro 270
xt "288000,-21000,288500,-21000"
pts [
"288000,-21000"
"288500,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8234,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8235,0
va (VaSet
bg "0,0,0"
)
xt "291000,-21500,299300,-20500"
st "DAC4_nCS_OFFSET"
blo "291000,-20700"
tm "WireNameMgr"
)
)
)
*226 (PortIoOut
uid 8236,0
shape (CompositeShape
uid 8237,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8238,0
sl 0
ro 270
xt "288500,-20375,290000,-19625"
)
(Line
uid 8239,0
sl 0
ro 270
xt "288000,-20000,288500,-20000"
pts [
"288000,-20000"
"288500,-20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8240,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8241,0
va (VaSet
bg "0,0,0"
)
xt "291000,-20500,299300,-19500"
st "DAC5_nCS_OFFSET"
blo "291000,-19700"
tm "WireNameMgr"
)
)
)
*227 (PortIoOut
uid 8242,0
shape (CompositeShape
uid 8243,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8244,0
sl 0
ro 270
xt "288500,-19375,290000,-18625"
)
(Line
uid 8245,0
sl 0
ro 270
xt "288000,-19000,288500,-19000"
pts [
"288000,-19000"
"288500,-19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8246,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8247,0
va (VaSet
bg "0,0,0"
)
xt "291000,-19500,299300,-18500"
st "DAC6_nCS_OFFSET"
blo "291000,-18700"
tm "WireNameMgr"
)
)
)
*228 (PortIoOut
uid 8248,0
shape (CompositeShape
uid 8249,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8250,0
sl 0
ro 270
xt "288500,-18375,290000,-17625"
)
(Line
uid 8251,0
sl 0
ro 270
xt "288000,-18000,288500,-18000"
pts [
"288000,-18000"
"288500,-18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8252,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8253,0
va (VaSet
bg "0,0,0"
)
xt "291000,-18500,299300,-17500"
st "DAC7_nCS_OFFSET"
blo "291000,-17700"
tm "WireNameMgr"
)
)
)
*229 (PortIoOut
uid 8254,0
shape (CompositeShape
uid 8255,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8256,0
sl 0
ro 270
xt "288500,-17375,290000,-16625"
)
(Line
uid 8257,0
sl 0
ro 270
xt "288000,-17000,288500,-17000"
pts [
"288000,-17000"
"288500,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8258,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8259,0
va (VaSet
bg "0,0,0"
)
xt "291000,-17500,299300,-16500"
st "DAC8_nCS_OFFSET"
blo "291000,-16700"
tm "WireNameMgr"
)
)
)
*230 (PortIoOut
uid 8260,0
shape (CompositeShape
uid 8261,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8262,0
sl 0
ro 270
xt "288500,-43375,290000,-42625"
)
(Line
uid 8263,0
sl 0
ro 270
xt "288000,-43000,288500,-43000"
pts [
"288000,-43000"
"288500,-43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8264,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8265,0
va (VaSet
bg "0,0,0"
)
xt "291000,-43500,294600,-42500"
st "DAC_CLK"
blo "291000,-42700"
tm "WireNameMgr"
)
)
)
*231 (Blk
uid 9271,0
shape (Rectangle
uid 9272,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "53000,-1000,65000,11000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 9273,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*232 (Text
uid 9274,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "54750,1750,59150,3250"
st "readout"
blo "54750,2950"
tm "BdLibraryNameMgr"
)
*233 (Text
uid 9275,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "54750,3250,64550,4750"
st "Register_mem"
blo "54750,4450"
tm "BlkNameMgr"
)
*234 (Text
uid 9276,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "54750,4750,56450,6250"
st "I24"
blo "54750,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9277,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9278,0
text (MLText
uid 9279,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "54750,11750,54750,11750"
)
header ""
)
elements [
]
)
gi *235 (BdGenericInterface
uid 9280,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9281,0
text (MLText
uid 9282,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "61000,-1000,61000,-1000"
)
header "Generic Declarations"
)
elements [
]
)
)
*236 (Net
uid 9345,0
name "wave_en"
type "std_logic"
orderNo 123
declText (MLText
uid 9346,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,117400,21800,118600"
st "SIGNAL wave_en          : std_logic"
)
)
*237 (Net
uid 9357,0
name "test_mode_sw"
type "std_logic"
orderNo 124
declText (MLText
uid 9358,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,116200,21800,117400"
st "SIGNAL test_mode_sw     : std_logic"
)
)
*238 (Blk
uid 9359,0
shape (Rectangle
uid 9360,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "54000,36000,66000,52000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 9361,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*239 (Text
uid 9362,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "55750,39750,60150,41250"
st "readout"
blo "55750,40950"
tm "BdLibraryNameMgr"
)
*240 (Text
uid 9363,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "55750,41250,66050,42750"
st "data_mode_out"
blo "55750,42450"
tm "BlkNameMgr"
)
*241 (Text
uid 9364,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "55750,42750,57450,44250"
st "I25"
blo "55750,43950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9365,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9366,0
text (MLText
uid 9367,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "55750,49750,55750,49750"
)
header ""
)
elements [
]
)
gi *242 (BdGenericInterface
uid 9368,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9369,0
text (MLText
uid 9370,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "62000,37000,62000,37000"
)
header "Generic Declarations"
)
elements [
]
)
)
*243 (SaComponent
uid 9513,0
optionalChildren [
*244 (CptPort
uid 9465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,5625,115000,6375"
)
n "current_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
r 3
tg (CPTG
uid 9467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9468,0
va (VaSet
)
xt "116000,5350,127300,6750"
st "current_addr : (7:0)"
blo "116000,6450"
)
)
)
*245 (CptPort
uid 9469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,7625,115000,8375"
)
n "prev_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
r 4
tg (CPTG
uid 9471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9472,0
va (VaSet
)
xt "116000,7350,125400,8750"
st "prev_addr : (7:0)"
blo "116000,8450"
)
)
)
*246 (CptPort
uid 9473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,9625,115000,10375"
)
n "wren_current"
t "std_logic"
o 9
r 5
tg (CPTG
uid 9475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9476,0
va (VaSet
)
xt "116000,9350,123900,10750"
st "wren_current"
blo "116000,10450"
)
)
)
*247 (CptPort
uid 9477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,11625,115000,12375"
)
n "wren_prev"
t "std_logic"
o 10
r 6
tg (CPTG
uid 9479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9480,0
va (VaSet
)
xt "116000,11350,121400,12750"
st "wren_prev"
blo "116000,12450"
)
)
)
*248 (CptPort
uid 9481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,13625,115000,14375"
)
n "eng_data_en"
t "std_logic"
o 4
r 7
tg (CPTG
uid 9483,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9484,0
va (VaSet
)
xt "116000,13350,123500,14750"
st "eng_data_en"
blo "116000,14450"
)
)
)
*249 (CptPort
uid 9485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,15625,115000,16375"
)
n "filtered_data_en"
t "std_logic"
o 5
r 8
tg (CPTG
uid 9487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9488,0
va (VaSet
)
xt "116000,15350,125000,16750"
st "filtered_data_en"
blo "116000,16450"
)
)
)
*250 (CptPort
uid 9489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,17625,115000,18375"
)
n "raw_data_en"
t "std_logic"
o 8
r 9
tg (CPTG
uid 9491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9492,0
va (VaSet
)
xt "116000,17350,123700,18750"
st "raw_data_en"
blo "116000,18450"
)
)
)
*251 (CptPort
uid 9497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,625,135750,1375"
)
n "DATA_OUT_COL"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 11
r 11
tg (CPTG
uid 9499,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9500,0
va (VaSet
)
xt "120100,350,134000,1750"
st "DATA_OUT_COL : (31:0)"
ju 2
blo "134000,1450"
)
)
)
*252 (CptPort
uid 9505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,20625,115000,21375"
)
n "test_mode_sw"
t "std_logic"
o 13
r 13
tg (CPTG
uid 9507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9508,0
va (VaSet
)
xt "116000,20300,124400,21700"
st "test_mode_sw"
blo "116000,21400"
)
)
)
*253 (CptPort
uid 9509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,22625,115000,23375"
)
n "wave_en"
t "std_logic"
o 13
r 14
tg (CPTG
uid 9511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9512,0
va (VaSet
)
xt "116000,22300,120600,23700"
st "wave_en"
blo "116000,23400"
)
)
)
*254 (CptPort
uid 12670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12671,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,625,115000,1375"
)
n "ADC_BUS_AREADY"
t "std_logic"
o 1
r 11
tg (CPTG
uid 12672,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12673,0
va (VaSet
)
xt "116000,500,124100,1500"
st "ADC_BUS_AREADY"
blo "116000,1300"
)
)
)
*255 (CptPort
uid 12674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,1625,115000,2375"
)
n "ADC_BUS_OVR"
t "std_logic"
o 2
r 12
tg (CPTG
uid 12676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12677,0
va (VaSet
)
xt "116000,1500,122600,2500"
st "ADC_BUS_OVR"
blo "116000,2300"
)
)
)
*256 (CptPort
uid 12678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,-1375,115000,-625"
)
n "ADC_DR"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 3
r 13
tg (CPTG
uid 12680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12681,0
va (VaSet
)
xt "116000,-1500,122700,-500"
st "ADC_DR : (13:0)"
blo "116000,-700"
)
)
)
*257 (CptPort
uid 12682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,2625,135750,3375"
)
n "DAC_DFB"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 14
r 14
tg (CPTG
uid 12684,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12685,0
va (VaSet
)
xt "126900,2500,134000,3500"
st "DAC_DFB : (13:0)"
ju 2
blo "134000,3300"
)
)
)
]
shape (Rectangle
uid 9514,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,-3000,135000,25000"
)
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 9515,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*258 (Text
uid 9516,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "123500,9500,127900,11000"
st "readout"
blo "123500,10700"
)
*259 (Text
uid 9517,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "123500,11000,128700,12500"
st "flux_loop"
blo "123500,12200"
)
*260 (Text
uid 9518,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "123500,12500,124500,14000"
st "I0"
blo "123500,13700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9519,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9520,0
text (MLText
uid 9521,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "102000,-9000,102000,-9000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*261 (SaComponent
uid 9594,0
optionalChildren [
*262 (CptPort
uid 9546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,14625,161000,15375"
)
n "current_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
r 3
tg (CPTG
uid 9548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9549,0
va (VaSet
)
xt "162000,14350,173300,15750"
st "current_addr : (7:0)"
blo "162000,15450"
)
)
)
*263 (CptPort
uid 9550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,16625,161000,17375"
)
n "prev_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
r 4
tg (CPTG
uid 9552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9553,0
va (VaSet
)
xt "162000,16350,171400,17750"
st "prev_addr : (7:0)"
blo "162000,17450"
)
)
)
*264 (CptPort
uid 9554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,18625,161000,19375"
)
n "wren_current"
t "std_logic"
o 9
r 5
tg (CPTG
uid 9556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9557,0
va (VaSet
)
xt "162000,18350,169900,19750"
st "wren_current"
blo "162000,19450"
)
)
)
*265 (CptPort
uid 9558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,20625,161000,21375"
)
n "wren_prev"
t "std_logic"
o 10
r 6
tg (CPTG
uid 9560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9561,0
va (VaSet
)
xt "162000,20350,167400,21750"
st "wren_prev"
blo "162000,21450"
)
)
)
*266 (CptPort
uid 9562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,22625,161000,23375"
)
n "eng_data_en"
t "std_logic"
o 4
r 7
tg (CPTG
uid 9564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9565,0
va (VaSet
)
xt "162000,22350,169500,23750"
st "eng_data_en"
blo "162000,23450"
)
)
)
*267 (CptPort
uid 9566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,24625,161000,25375"
)
n "filtered_data_en"
t "std_logic"
o 5
r 8
tg (CPTG
uid 9568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9569,0
va (VaSet
)
xt "162000,24350,171000,25750"
st "filtered_data_en"
blo "162000,25450"
)
)
)
*268 (CptPort
uid 9570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,26625,161000,27375"
)
n "raw_data_en"
t "std_logic"
o 8
r 9
tg (CPTG
uid 9572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9573,0
va (VaSet
)
xt "162000,26350,169700,27750"
st "raw_data_en"
blo "162000,27450"
)
)
)
*269 (CptPort
uid 9578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183000,9625,183750,10375"
)
n "DATA_OUT_COL"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 11
r 11
tg (CPTG
uid 9580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9581,0
va (VaSet
)
xt "168100,9350,182000,10750"
st "DATA_OUT_COL : (31:0)"
ju 2
blo "182000,10450"
)
)
)
*270 (CptPort
uid 9586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,29625,161000,30375"
)
n "test_mode_sw"
t "std_logic"
o 13
r 13
tg (CPTG
uid 9588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9589,0
va (VaSet
)
xt "162000,29300,170400,30700"
st "test_mode_sw"
blo "162000,30400"
)
)
)
*271 (CptPort
uid 9590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,31625,161000,32375"
)
n "wave_en"
t "std_logic"
o 13
r 14
tg (CPTG
uid 9592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9593,0
va (VaSet
)
xt "162000,31300,166600,32700"
st "wave_en"
blo "162000,32400"
)
)
)
*272 (CptPort
uid 12847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,9625,161000,10375"
)
n "ADC_BUS_AREADY"
t "std_logic"
o 1
r 11
tg (CPTG
uid 12849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12850,0
va (VaSet
)
xt "162000,9500,170100,10500"
st "ADC_BUS_AREADY"
blo "162000,10300"
)
)
)
*273 (CptPort
uid 12851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12852,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,10625,161000,11375"
)
n "ADC_BUS_OVR"
t "std_logic"
o 2
r 12
tg (CPTG
uid 12853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12854,0
va (VaSet
)
xt "162000,10500,168600,11500"
st "ADC_BUS_OVR"
blo "162000,11300"
)
)
)
*274 (CptPort
uid 12855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,7625,161000,8375"
)
n "ADC_DR"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 3
r 13
tg (CPTG
uid 12857,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12858,0
va (VaSet
)
xt "162000,7500,168700,8500"
st "ADC_DR : (13:0)"
blo "162000,8300"
)
)
)
*275 (CptPort
uid 12859,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12860,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183000,11625,183750,12375"
)
n "DAC_DFB"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 14
r 14
tg (CPTG
uid 12861,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12862,0
va (VaSet
)
xt "174900,11500,182000,12500"
st "DAC_DFB : (13:0)"
ju 2
blo "182000,12300"
)
)
)
]
shape (Rectangle
uid 9595,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "161000,6000,183000,34000"
)
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 9596,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*276 (Text
uid 9597,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "171500,20500,175900,22000"
st "readout"
blo "171500,21700"
)
*277 (Text
uid 9598,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "171500,22000,176700,23500"
st "flux_loop"
blo "171500,23200"
)
*278 (Text
uid 9599,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "171500,23500,172500,25000"
st "I8"
blo "171500,24700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9600,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9601,0
text (MLText
uid 9602,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "146000,0,146000,0"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*279 (SaComponent
uid 9675,0
optionalChildren [
*280 (CptPort
uid 9627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9628,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,39625,115000,40375"
)
n "current_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
r 3
tg (CPTG
uid 9629,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9630,0
va (VaSet
)
xt "116000,39350,127300,40750"
st "current_addr : (7:0)"
blo "116000,40450"
)
)
)
*281 (CptPort
uid 9631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9632,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,41625,115000,42375"
)
n "prev_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
r 4
tg (CPTG
uid 9633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9634,0
va (VaSet
)
xt "116000,41350,125400,42750"
st "prev_addr : (7:0)"
blo "116000,42450"
)
)
)
*282 (CptPort
uid 9635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9636,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,43625,115000,44375"
)
n "wren_current"
t "std_logic"
o 9
r 5
tg (CPTG
uid 9637,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9638,0
va (VaSet
)
xt "116000,43350,123900,44750"
st "wren_current"
blo "116000,44450"
)
)
)
*283 (CptPort
uid 9639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9640,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,45625,115000,46375"
)
n "wren_prev"
t "std_logic"
o 10
r 6
tg (CPTG
uid 9641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9642,0
va (VaSet
)
xt "116000,45350,121400,46750"
st "wren_prev"
blo "116000,46450"
)
)
)
*284 (CptPort
uid 9643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9644,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,47625,115000,48375"
)
n "eng_data_en"
t "std_logic"
o 4
r 7
tg (CPTG
uid 9645,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9646,0
va (VaSet
)
xt "116000,47350,123500,48750"
st "eng_data_en"
blo "116000,48450"
)
)
)
*285 (CptPort
uid 9647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9648,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,49625,115000,50375"
)
n "filtered_data_en"
t "std_logic"
o 5
r 8
tg (CPTG
uid 9649,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9650,0
va (VaSet
)
xt "116000,49350,125000,50750"
st "filtered_data_en"
blo "116000,50450"
)
)
)
*286 (CptPort
uid 9651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,51625,115000,52375"
)
n "raw_data_en"
t "std_logic"
o 8
r 9
tg (CPTG
uid 9653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9654,0
va (VaSet
)
xt "116000,51350,123700,52750"
st "raw_data_en"
blo "116000,52450"
)
)
)
*287 (CptPort
uid 9659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,34625,135750,35375"
)
n "DATA_OUT_COL"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 11
r 11
tg (CPTG
uid 9661,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9662,0
va (VaSet
)
xt "120100,34350,134000,35750"
st "DATA_OUT_COL : (31:0)"
ju 2
blo "134000,35450"
)
)
)
*288 (CptPort
uid 9667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9668,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,54625,115000,55375"
)
n "test_mode_sw"
t "std_logic"
o 13
r 13
tg (CPTG
uid 9669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9670,0
va (VaSet
)
xt "116000,54300,124400,55700"
st "test_mode_sw"
blo "116000,55400"
)
)
)
*289 (CptPort
uid 9671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,56625,115000,57375"
)
n "wave_en"
t "std_logic"
o 13
r 14
tg (CPTG
uid 9673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9674,0
va (VaSet
)
xt "116000,56300,120600,57700"
st "wave_en"
blo "116000,57400"
)
)
)
*290 (CptPort
uid 12751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12752,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,34625,115000,35375"
)
n "ADC_BUS_AREADY"
t "std_logic"
o 1
r 11
tg (CPTG
uid 12753,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12754,0
va (VaSet
)
xt "116000,34500,124100,35500"
st "ADC_BUS_AREADY"
blo "116000,35300"
)
)
)
*291 (CptPort
uid 12755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,35625,115000,36375"
)
n "ADC_BUS_OVR"
t "std_logic"
o 2
r 12
tg (CPTG
uid 12757,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12758,0
va (VaSet
)
xt "116000,35500,122600,36500"
st "ADC_BUS_OVR"
blo "116000,36300"
)
)
)
*292 (CptPort
uid 12759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,32625,115000,33375"
)
n "ADC_DR"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 3
r 13
tg (CPTG
uid 12761,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12762,0
va (VaSet
)
xt "116000,32500,122700,33500"
st "ADC_DR : (13:0)"
blo "116000,33300"
)
)
)
*293 (CptPort
uid 12763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,36625,135750,37375"
)
n "DAC_DFB"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 14
r 14
tg (CPTG
uid 12765,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12766,0
va (VaSet
)
xt "126900,36500,134000,37500"
st "DAC_DFB : (13:0)"
ju 2
blo "134000,37300"
)
)
)
]
shape (Rectangle
uid 9676,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,31000,135000,59000"
)
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 9677,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*294 (Text
uid 9678,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "124500,46500,128900,48000"
st "readout"
blo "124500,47700"
)
*295 (Text
uid 9679,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "124500,48000,129700,49500"
st "flux_loop"
blo "124500,49200"
)
*296 (Text
uid 9680,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "124500,49500,125500,51000"
st "I9"
blo "124500,50700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9681,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9682,0
text (MLText
uid 9683,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "100000,25000,100000,25000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*297 (SaComponent
uid 9756,0
optionalChildren [
*298 (CptPort
uid 9708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9709,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,51625,161000,52375"
)
n "current_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
r 3
tg (CPTG
uid 9710,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9711,0
va (VaSet
)
xt "162000,51350,173300,52750"
st "current_addr : (7:0)"
blo "162000,52450"
)
)
)
*299 (CptPort
uid 9712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9713,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,53625,161000,54375"
)
n "prev_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
r 4
tg (CPTG
uid 9714,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9715,0
va (VaSet
)
xt "162000,53350,171400,54750"
st "prev_addr : (7:0)"
blo "162000,54450"
)
)
)
*300 (CptPort
uid 9716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9717,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,55625,161000,56375"
)
n "wren_current"
t "std_logic"
o 9
r 5
tg (CPTG
uid 9718,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9719,0
va (VaSet
)
xt "162000,55350,169900,56750"
st "wren_current"
blo "162000,56450"
)
)
)
*301 (CptPort
uid 9720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9721,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,57625,161000,58375"
)
n "wren_prev"
t "std_logic"
o 10
r 6
tg (CPTG
uid 9722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9723,0
va (VaSet
)
xt "162000,57350,167400,58750"
st "wren_prev"
blo "162000,58450"
)
)
)
*302 (CptPort
uid 9724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9725,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,59625,161000,60375"
)
n "eng_data_en"
t "std_logic"
o 4
r 7
tg (CPTG
uid 9726,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9727,0
va (VaSet
)
xt "162000,59350,169500,60750"
st "eng_data_en"
blo "162000,60450"
)
)
)
*303 (CptPort
uid 9728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9729,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,61625,161000,62375"
)
n "filtered_data_en"
t "std_logic"
o 5
r 8
tg (CPTG
uid 9730,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9731,0
va (VaSet
)
xt "162000,61350,171000,62750"
st "filtered_data_en"
blo "162000,62450"
)
)
)
*304 (CptPort
uid 9732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9733,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,63625,161000,64375"
)
n "raw_data_en"
t "std_logic"
o 8
r 9
tg (CPTG
uid 9734,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9735,0
va (VaSet
)
xt "162000,63350,169700,64750"
st "raw_data_en"
blo "162000,64450"
)
)
)
*305 (CptPort
uid 9740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183000,46625,183750,47375"
)
n "DATA_OUT_COL"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 11
r 11
tg (CPTG
uid 9742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9743,0
va (VaSet
)
xt "168100,46350,182000,47750"
st "DATA_OUT_COL : (31:0)"
ju 2
blo "182000,47450"
)
)
)
*306 (CptPort
uid 9748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,66625,161000,67375"
)
n "test_mode_sw"
t "std_logic"
o 13
r 13
tg (CPTG
uid 9750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9751,0
va (VaSet
)
xt "162000,66300,170400,67700"
st "test_mode_sw"
blo "162000,67400"
)
)
)
*307 (CptPort
uid 9752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,68625,161000,69375"
)
n "wave_en"
t "std_logic"
o 13
r 14
tg (CPTG
uid 9754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9755,0
va (VaSet
)
xt "162000,68300,166600,69700"
st "wave_en"
blo "162000,69400"
)
)
)
*308 (CptPort
uid 12831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,46625,161000,47375"
)
n "ADC_BUS_AREADY"
t "std_logic"
o 1
r 11
tg (CPTG
uid 12833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12834,0
va (VaSet
)
xt "162000,46500,170100,47500"
st "ADC_BUS_AREADY"
blo "162000,47300"
)
)
)
*309 (CptPort
uid 12835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,47625,161000,48375"
)
n "ADC_BUS_OVR"
t "std_logic"
o 2
r 12
tg (CPTG
uid 12837,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12838,0
va (VaSet
)
xt "162000,47500,168600,48500"
st "ADC_BUS_OVR"
blo "162000,48300"
)
)
)
*310 (CptPort
uid 12839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,44625,161000,45375"
)
n "ADC_DR"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 3
r 13
tg (CPTG
uid 12841,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12842,0
va (VaSet
)
xt "162000,44500,168700,45500"
st "ADC_DR : (13:0)"
blo "162000,45300"
)
)
)
*311 (CptPort
uid 12843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183000,48625,183750,49375"
)
n "DAC_DFB"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 14
r 14
tg (CPTG
uid 12845,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12846,0
va (VaSet
)
xt "174900,48500,182000,49500"
st "DAC_DFB : (13:0)"
ju 2
blo "182000,49300"
)
)
)
]
shape (Rectangle
uid 9757,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "161000,43000,183000,71000"
)
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 9758,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*312 (Text
uid 9759,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "171500,61500,175900,63000"
st "readout"
blo "171500,62700"
)
*313 (Text
uid 9760,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "171500,63000,176700,64500"
st "flux_loop"
blo "171500,64200"
)
*314 (Text
uid 9761,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "171500,64500,173200,66000"
st "I10"
blo "171500,65700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9762,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9763,0
text (MLText
uid 9764,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "147000,37000,147000,37000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*315 (SaComponent
uid 9837,0
optionalChildren [
*316 (CptPort
uid 9789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,80625,115000,81375"
)
n "current_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
r 3
tg (CPTG
uid 9791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9792,0
va (VaSet
)
xt "116000,80350,127300,81750"
st "current_addr : (7:0)"
blo "116000,81450"
)
)
)
*317 (CptPort
uid 9793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9794,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,82625,115000,83375"
)
n "prev_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
r 4
tg (CPTG
uid 9795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9796,0
va (VaSet
)
xt "116000,82350,125400,83750"
st "prev_addr : (7:0)"
blo "116000,83450"
)
)
)
*318 (CptPort
uid 9797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9798,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,84625,115000,85375"
)
n "wren_current"
t "std_logic"
o 9
r 5
tg (CPTG
uid 9799,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9800,0
va (VaSet
)
xt "116000,84350,123900,85750"
st "wren_current"
blo "116000,85450"
)
)
)
*319 (CptPort
uid 9801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9802,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,86625,115000,87375"
)
n "wren_prev"
t "std_logic"
o 10
r 6
tg (CPTG
uid 9803,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9804,0
va (VaSet
)
xt "116000,86350,121400,87750"
st "wren_prev"
blo "116000,87450"
)
)
)
*320 (CptPort
uid 9805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9806,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,88625,115000,89375"
)
n "eng_data_en"
t "std_logic"
o 4
r 7
tg (CPTG
uid 9807,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9808,0
va (VaSet
)
xt "116000,88350,123500,89750"
st "eng_data_en"
blo "116000,89450"
)
)
)
*321 (CptPort
uid 9809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,90625,115000,91375"
)
n "filtered_data_en"
t "std_logic"
o 5
r 8
tg (CPTG
uid 9811,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9812,0
va (VaSet
)
xt "116000,90350,125000,91750"
st "filtered_data_en"
blo "116000,91450"
)
)
)
*322 (CptPort
uid 9813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,92625,115000,93375"
)
n "raw_data_en"
t "std_logic"
o 8
r 9
tg (CPTG
uid 9815,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9816,0
va (VaSet
)
xt "116000,92350,123700,93750"
st "raw_data_en"
blo "116000,93450"
)
)
)
*323 (CptPort
uid 9821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9822,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,75625,135750,76375"
)
n "DATA_OUT_COL"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 11
r 11
tg (CPTG
uid 9823,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9824,0
va (VaSet
)
xt "120100,75350,134000,76750"
st "DATA_OUT_COL : (31:0)"
ju 2
blo "134000,76450"
)
)
)
*324 (CptPort
uid 9829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,95625,115000,96375"
)
n "test_mode_sw"
t "std_logic"
o 13
r 13
tg (CPTG
uid 9831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9832,0
va (VaSet
)
xt "116000,95300,124400,96700"
st "test_mode_sw"
blo "116000,96400"
)
)
)
*325 (CptPort
uid 9833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9834,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,97625,115000,98375"
)
n "wave_en"
t "std_logic"
o 13
r 14
tg (CPTG
uid 9835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9836,0
va (VaSet
)
xt "116000,97300,120600,98700"
st "wave_en"
blo "116000,98400"
)
)
)
*326 (CptPort
uid 12767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,75625,115000,76375"
)
n "ADC_BUS_AREADY"
t "std_logic"
o 1
r 11
tg (CPTG
uid 12769,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12770,0
va (VaSet
)
xt "116000,75500,124100,76500"
st "ADC_BUS_AREADY"
blo "116000,76300"
)
)
)
*327 (CptPort
uid 12771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,76625,115000,77375"
)
n "ADC_BUS_OVR"
t "std_logic"
o 2
r 12
tg (CPTG
uid 12773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12774,0
va (VaSet
)
xt "116000,76500,122600,77500"
st "ADC_BUS_OVR"
blo "116000,77300"
)
)
)
*328 (CptPort
uid 12775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,73625,115000,74375"
)
n "ADC_DR"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 3
r 13
tg (CPTG
uid 12777,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12778,0
va (VaSet
)
xt "116000,73500,122700,74500"
st "ADC_DR : (13:0)"
blo "116000,74300"
)
)
)
*329 (CptPort
uid 12779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,77625,135750,78375"
)
n "DAC_DFB"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 14
r 14
tg (CPTG
uid 12781,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12782,0
va (VaSet
)
xt "126900,77500,134000,78500"
st "DAC_DFB : (13:0)"
ju 2
blo "134000,78300"
)
)
)
]
shape (Rectangle
uid 9838,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,72000,135000,99000"
)
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 9839,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*330 (Text
uid 9840,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "124500,91500,128900,93000"
st "readout"
blo "124500,92700"
)
*331 (Text
uid 9841,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "124500,93000,129700,94500"
st "flux_loop"
blo "124500,94200"
)
*332 (Text
uid 9842,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "124500,94500,126200,96000"
st "I17"
blo "124500,95700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9843,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9844,0
text (MLText
uid 9845,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "100000,66000,100000,66000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*333 (SaComponent
uid 9918,0
optionalChildren [
*334 (CptPort
uid 9870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,89625,160000,90375"
)
n "current_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
r 3
tg (CPTG
uid 9872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9873,0
va (VaSet
)
xt "161000,89350,172300,90750"
st "current_addr : (7:0)"
blo "161000,90450"
)
)
)
*335 (CptPort
uid 9874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,91625,160000,92375"
)
n "prev_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
r 4
tg (CPTG
uid 9876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9877,0
va (VaSet
)
xt "161000,91350,170400,92750"
st "prev_addr : (7:0)"
blo "161000,92450"
)
)
)
*336 (CptPort
uid 9878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,93625,160000,94375"
)
n "wren_current"
t "std_logic"
o 9
r 5
tg (CPTG
uid 9880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9881,0
va (VaSet
)
xt "161000,93350,168900,94750"
st "wren_current"
blo "161000,94450"
)
)
)
*337 (CptPort
uid 9882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,95625,160000,96375"
)
n "wren_prev"
t "std_logic"
o 10
r 6
tg (CPTG
uid 9884,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9885,0
va (VaSet
)
xt "161000,95350,166400,96750"
st "wren_prev"
blo "161000,96450"
)
)
)
*338 (CptPort
uid 9886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,97625,160000,98375"
)
n "eng_data_en"
t "std_logic"
o 4
r 7
tg (CPTG
uid 9888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9889,0
va (VaSet
)
xt "161000,97350,168500,98750"
st "eng_data_en"
blo "161000,98450"
)
)
)
*339 (CptPort
uid 9890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,99625,160000,100375"
)
n "filtered_data_en"
t "std_logic"
o 5
r 8
tg (CPTG
uid 9892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9893,0
va (VaSet
)
xt "161000,99350,170000,100750"
st "filtered_data_en"
blo "161000,100450"
)
)
)
*340 (CptPort
uid 9894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,101625,160000,102375"
)
n "raw_data_en"
t "std_logic"
o 8
r 9
tg (CPTG
uid 9896,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9897,0
va (VaSet
)
xt "161000,101350,168700,102750"
st "raw_data_en"
blo "161000,102450"
)
)
)
*341 (CptPort
uid 9902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183000,84625,183750,85375"
)
n "DATA_OUT_COL"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 11
r 11
tg (CPTG
uid 9904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9905,0
va (VaSet
)
xt "168100,84350,182000,85750"
st "DATA_OUT_COL : (31:0)"
ju 2
blo "182000,85450"
)
)
)
*342 (CptPort
uid 9910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,104625,160000,105375"
)
n "test_mode_sw"
t "std_logic"
o 13
r 13
tg (CPTG
uid 9912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9913,0
va (VaSet
)
xt "161000,104300,169400,105700"
st "test_mode_sw"
blo "161000,105400"
)
)
)
*343 (CptPort
uid 9914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,106625,160000,107375"
)
n "wave_en"
t "std_logic"
o 13
r 14
tg (CPTG
uid 9916,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9917,0
va (VaSet
)
xt "161000,106300,165600,107700"
st "wave_en"
blo "161000,107400"
)
)
)
*344 (CptPort
uid 12815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12816,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,84625,160000,85375"
)
n "ADC_BUS_AREADY"
t "std_logic"
o 1
r 11
tg (CPTG
uid 12817,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12818,0
va (VaSet
)
xt "161000,84500,169100,85500"
st "ADC_BUS_AREADY"
blo "161000,85300"
)
)
)
*345 (CptPort
uid 12819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12820,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,85625,160000,86375"
)
n "ADC_BUS_OVR"
t "std_logic"
o 2
r 12
tg (CPTG
uid 12821,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12822,0
va (VaSet
)
xt "161000,85500,167600,86500"
st "ADC_BUS_OVR"
blo "161000,86300"
)
)
)
*346 (CptPort
uid 12823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12824,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,82625,160000,83375"
)
n "ADC_DR"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 3
r 13
tg (CPTG
uid 12825,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12826,0
va (VaSet
)
xt "161000,82500,167700,83500"
st "ADC_DR : (13:0)"
blo "161000,83300"
)
)
)
*347 (CptPort
uid 12827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183000,86625,183750,87375"
)
n "DAC_DFB"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 14
r 14
tg (CPTG
uid 12829,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12830,0
va (VaSet
)
xt "174900,86500,182000,87500"
st "DAC_DFB : (13:0)"
ju 2
blo "182000,87300"
)
)
)
]
shape (Rectangle
uid 9919,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "160000,81000,183000,108000"
)
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 9920,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*348 (Text
uid 9921,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "171500,96500,175900,98000"
st "readout"
blo "171500,97700"
)
*349 (Text
uid 9922,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "171500,98000,176700,99500"
st "flux_loop"
blo "171500,99200"
)
*350 (Text
uid 9923,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "171500,99500,173200,101000"
st "I18"
blo "171500,100700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9924,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9925,0
text (MLText
uid 9926,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "145000,75000,145000,75000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*351 (SaComponent
uid 9999,0
optionalChildren [
*352 (CptPort
uid 9951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,114625,115000,115375"
)
n "current_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
r 3
tg (CPTG
uid 9953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9954,0
va (VaSet
)
xt "116000,114350,127300,115750"
st "current_addr : (7:0)"
blo "116000,115450"
)
)
)
*353 (CptPort
uid 9955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,116625,115000,117375"
)
n "prev_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
r 4
tg (CPTG
uid 9957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9958,0
va (VaSet
)
xt "116000,116350,125400,117750"
st "prev_addr : (7:0)"
blo "116000,117450"
)
)
)
*354 (CptPort
uid 9959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9960,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,118625,115000,119375"
)
n "wren_current"
t "std_logic"
o 9
r 5
tg (CPTG
uid 9961,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9962,0
va (VaSet
)
xt "116000,118350,123900,119750"
st "wren_current"
blo "116000,119450"
)
)
)
*355 (CptPort
uid 9963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,120625,115000,121375"
)
n "wren_prev"
t "std_logic"
o 10
r 6
tg (CPTG
uid 9965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9966,0
va (VaSet
)
xt "116000,120350,121400,121750"
st "wren_prev"
blo "116000,121450"
)
)
)
*356 (CptPort
uid 9967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,122625,115000,123375"
)
n "eng_data_en"
t "std_logic"
o 4
r 7
tg (CPTG
uid 9969,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9970,0
va (VaSet
)
xt "116000,122350,123500,123750"
st "eng_data_en"
blo "116000,123450"
)
)
)
*357 (CptPort
uid 9971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,124625,115000,125375"
)
n "filtered_data_en"
t "std_logic"
o 5
r 8
tg (CPTG
uid 9973,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9974,0
va (VaSet
)
xt "116000,124350,125000,125750"
st "filtered_data_en"
blo "116000,125450"
)
)
)
*358 (CptPort
uid 9975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,126625,115000,127375"
)
n "raw_data_en"
t "std_logic"
o 8
r 9
tg (CPTG
uid 9977,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9978,0
va (VaSet
)
xt "116000,126350,123700,127750"
st "raw_data_en"
blo "116000,127450"
)
)
)
*359 (CptPort
uid 9983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9984,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,109625,135750,110375"
)
n "DATA_OUT_COL"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 11
r 11
tg (CPTG
uid 9985,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9986,0
va (VaSet
)
xt "120100,109350,134000,110750"
st "DATA_OUT_COL : (31:0)"
ju 2
blo "134000,110450"
)
)
)
*360 (CptPort
uid 9991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,129625,115000,130375"
)
n "test_mode_sw"
t "std_logic"
o 13
r 13
tg (CPTG
uid 9993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9994,0
va (VaSet
)
xt "116000,129300,124400,130700"
st "test_mode_sw"
blo "116000,130400"
)
)
)
*361 (CptPort
uid 9995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,131625,115000,132375"
)
n "wave_en"
t "std_logic"
o 13
r 14
tg (CPTG
uid 9997,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9998,0
va (VaSet
)
xt "116000,131300,120600,132700"
st "wave_en"
blo "116000,132400"
)
)
)
*362 (CptPort
uid 12783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,109625,115000,110375"
)
n "ADC_BUS_AREADY"
t "std_logic"
o 1
r 11
tg (CPTG
uid 12785,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12786,0
va (VaSet
)
xt "116000,109500,124100,110500"
st "ADC_BUS_AREADY"
blo "116000,110300"
)
)
)
*363 (CptPort
uid 12787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,110625,115000,111375"
)
n "ADC_BUS_OVR"
t "std_logic"
o 2
r 12
tg (CPTG
uid 12789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12790,0
va (VaSet
)
xt "116000,110500,122600,111500"
st "ADC_BUS_OVR"
blo "116000,111300"
)
)
)
*364 (CptPort
uid 12791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12792,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,107625,115000,108375"
)
n "ADC_DR"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 3
r 13
tg (CPTG
uid 12793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12794,0
va (VaSet
)
xt "116000,107500,122700,108500"
st "ADC_DR : (13:0)"
blo "116000,108300"
)
)
)
*365 (CptPort
uid 12795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12796,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,111625,135750,112375"
)
n "DAC_DFB"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 14
r 14
tg (CPTG
uid 12797,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12798,0
va (VaSet
)
xt "126900,111500,134000,112500"
st "DAC_DFB : (13:0)"
ju 2
blo "134000,112300"
)
)
)
]
shape (Rectangle
uid 10000,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,106000,135000,134000"
)
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 10001,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*366 (Text
uid 10002,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "124500,124500,128900,126000"
st "readout"
blo "124500,125700"
)
*367 (Text
uid 10003,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "124500,126000,129700,127500"
st "flux_loop"
blo "124500,127200"
)
*368 (Text
uid 10004,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "124500,127500,126200,129000"
st "I16"
blo "124500,128700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10005,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10006,0
text (MLText
uid 10007,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "100000,100000,100000,100000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*369 (Net
uid 10018,0
name "wave_en1"
type "std_logic"
orderNo 126
declText (MLText
uid 10019,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,118600,21800,119800"
st "SIGNAL wave_en1         : std_logic"
)
)
*370 (SaComponent
uid 10090,0
optionalChildren [
*371 (CptPort
uid 10042,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10043,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,126625,161000,127375"
)
n "current_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
r 3
tg (CPTG
uid 10044,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10045,0
va (VaSet
)
xt "162000,126350,173300,127750"
st "current_addr : (7:0)"
blo "162000,127450"
)
)
)
*372 (CptPort
uid 10046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10047,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,128625,161000,129375"
)
n "prev_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
r 4
tg (CPTG
uid 10048,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10049,0
va (VaSet
)
xt "162000,128350,171400,129750"
st "prev_addr : (7:0)"
blo "162000,129450"
)
)
)
*373 (CptPort
uid 10050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10051,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,130625,161000,131375"
)
n "wren_current"
t "std_logic"
o 9
r 5
tg (CPTG
uid 10052,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10053,0
va (VaSet
)
xt "162000,130350,169900,131750"
st "wren_current"
blo "162000,131450"
)
)
)
*374 (CptPort
uid 10054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10055,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,132625,161000,133375"
)
n "wren_prev"
t "std_logic"
o 10
r 6
tg (CPTG
uid 10056,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10057,0
va (VaSet
)
xt "162000,132350,167400,133750"
st "wren_prev"
blo "162000,133450"
)
)
)
*375 (CptPort
uid 10058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,134625,161000,135375"
)
n "eng_data_en"
t "std_logic"
o 4
r 7
tg (CPTG
uid 10060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10061,0
va (VaSet
)
xt "162000,134350,169500,135750"
st "eng_data_en"
blo "162000,135450"
)
)
)
*376 (CptPort
uid 10062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10063,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,136625,161000,137375"
)
n "filtered_data_en"
t "std_logic"
o 5
r 8
tg (CPTG
uid 10064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10065,0
va (VaSet
)
xt "162000,136350,171000,137750"
st "filtered_data_en"
blo "162000,137450"
)
)
)
*377 (CptPort
uid 10066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,138625,161000,139375"
)
n "raw_data_en"
t "std_logic"
o 8
r 9
tg (CPTG
uid 10068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10069,0
va (VaSet
)
xt "162000,138350,169700,139750"
st "raw_data_en"
blo "162000,139450"
)
)
)
*378 (CptPort
uid 10074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183000,121625,183750,122375"
)
n "DATA_OUT_COL"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 11
r 11
tg (CPTG
uid 10076,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10077,0
va (VaSet
)
xt "168100,121350,182000,122750"
st "DATA_OUT_COL : (31:0)"
ju 2
blo "182000,122450"
)
)
)
*379 (CptPort
uid 10082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,141625,161000,142375"
)
n "test_mode_sw"
t "std_logic"
o 13
r 13
tg (CPTG
uid 10084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10085,0
va (VaSet
)
xt "162000,141300,170400,142700"
st "test_mode_sw"
blo "162000,142400"
)
)
)
*380 (CptPort
uid 10086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,143625,161000,144375"
)
n "wave_en"
t "std_logic"
o 13
r 14
tg (CPTG
uid 10088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10089,0
va (VaSet
)
xt "162000,143300,166600,144700"
st "wave_en"
blo "162000,144400"
)
)
)
*381 (CptPort
uid 12799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,121625,161000,122375"
)
n "ADC_BUS_AREADY"
t "std_logic"
o 1
r 11
tg (CPTG
uid 12801,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12802,0
va (VaSet
)
xt "162000,121500,170100,122500"
st "ADC_BUS_AREADY"
blo "162000,122300"
)
)
)
*382 (CptPort
uid 12803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,122625,161000,123375"
)
n "ADC_BUS_OVR"
t "std_logic"
o 2
r 12
tg (CPTG
uid 12805,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12806,0
va (VaSet
)
xt "162000,122500,168600,123500"
st "ADC_BUS_OVR"
blo "162000,123300"
)
)
)
*383 (CptPort
uid 12807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,119625,161000,120375"
)
n "ADC_DR"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 3
r 13
tg (CPTG
uid 12809,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12810,0
va (VaSet
)
xt "162000,119500,168700,120500"
st "ADC_DR : (13:0)"
blo "162000,120300"
)
)
)
*384 (CptPort
uid 12811,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12812,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183000,123625,183750,124375"
)
n "DAC_DFB"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 14
r 14
tg (CPTG
uid 12813,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12814,0
va (VaSet
)
xt "174900,123500,182000,124500"
st "DAC_DFB : (13:0)"
ju 2
blo "182000,124300"
)
)
)
]
shape (Rectangle
uid 10091,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "161000,118000,183000,145000"
)
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 10092,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*385 (Text
uid 10093,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "172500,135500,176900,137000"
st "readout"
blo "172500,136700"
)
*386 (Text
uid 10094,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "172500,137000,177700,138500"
st "flux_loop"
blo "172500,138200"
)
*387 (Text
uid 10095,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "172500,138500,174200,140000"
st "I19"
blo "172500,139700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10096,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10097,0
text (MLText
uid 10098,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "146000,112000,146000,112000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*388 (Net
uid 10115,0
name "DATA_OUT_COL8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 67
declText (MLText
uid 10116,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,80200,34400,81400"
st "SIGNAL DATA_OUT_COL8    : std_logic_vector(31 DOWNTO 0)"
)
)
*389 (Grouping
uid 10691,0
optionalChildren [
*390 (CommentText
uid 10693,0
shape (Rectangle
uid 10694,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "272286,127000,314999,136500"
)
oxt "341000,201000,364000,207000"
text (MLText
uid 10695,0
va (VaSet
fg "32768,0,0"
bg "32768,0,0"
font "Arial,12,1"
)
xt "278042,129500,309242,134000"
st "
Particle Physics and Astronomy Research Council

Royal Observatory Edinburgh
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 9500
visibleWidth 42713
)
position 1
)
*391 (CommentText
uid 10696,0
shape (Rectangle
uid 10697,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "259286,142833,287142,146000"
)
oxt "334000,211000,349000,213000"
text (MLText
uid 10698,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "259486,143716,267786,144716"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 3167
visibleWidth 27856
)
position 1
ignorePrefs 1
)
*392 (CommentText
uid 10699,0
shape (Rectangle
uid 10700,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "259286,136500,287142,139666"
)
oxt "334000,207000,349000,209000"
text (MLText
uid 10701,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "259486,137383,264786,138383"
st "
Readout card
"
tm "CommentText"
wrapOption 3
visibleHeight 3166
visibleWidth 27856
)
position 1
ignorePrefs 1
)
*393 (CommentText
uid 10702,0
shape (Rectangle
uid 10703,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "250001,136500,259286,139666"
)
oxt "329000,207000,334000,209000"
text (MLText
uid 10704,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "250201,137383,251901,138383"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 3166
visibleWidth 9285
)
position 1
ignorePrefs 1
)
*394 (CommentText
uid 10705,0
shape (Rectangle
uid 10706,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "287142,139666,296428,142833"
)
oxt "349000,209000,354000,211000"
text (MLText
uid 10707,0
va (VaSet
fg "0,0,32768"
)
xt "287342,140549,290442,141549"
st "
Revision:
"
tm "CommentText"
wrapOption 3
visibleHeight 3167
visibleWidth 9286
)
position 1
)
*395 (CommentText
uid 10708,0
shape (Rectangle
uid 10709,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "287142,142833,296428,146000"
)
oxt "349000,211000,354000,213000"
text (MLText
uid 10710,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "287342,143716,289442,144716"
st "
Sheet:
"
tm "CommentText"
wrapOption 3
visibleHeight 3167
visibleWidth 9286
)
position 1
ignorePrefs 1
)
*396 (CommentText
uid 10711,0
shape (Rectangle
uid 10712,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "250001,139666,259286,142833"
)
oxt "329000,209000,334000,211000"
text (MLText
uid 10713,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "250201,140549,251901,141549"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 3167
visibleWidth 9285
)
position 1
ignorePrefs 1
)
*397 (CommentText
uid 10714,0
shape (Rectangle
uid 10715,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "259286,139666,287142,142833"
)
oxt "334000,209000,349000,211000"
text (MLText
uid 10716,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "259486,140549,269386,141549"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 3167
visibleWidth 27856
)
position 1
ignorePrefs 1
)
*398 (CommentText
uid 10717,0
shape (Rectangle
uid 10718,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "250001,142833,259286,146000"
)
oxt "329000,211000,334000,213000"
text (MLText
uid 10719,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "250201,143716,252501,144716"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 3167
visibleWidth 9285
)
position 1
ignorePrefs 1
)
*399 (CommentGraphic
uid 10720,0
shape (ZoomableIcon
uid 10721,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "251858,128128,270429,135867"
iconName "H:\\jcmt\\scuba2\\P-WorkP\\S500 Electronics\\Visio\\Templates\\atc_logo.bmp"
)
oxt "330000,201712,340000,206600"
)
*400 (CommentGraphic
uid 10722,0
shape (PolyLine2D
pts [
"250001,127000"
"250001,137132"
]
uid 10723,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "250001,127000,250001,137132"
)
oxt "329000,201000,329000,207400"
)
*401 (CommentGraphic
uid 10724,0
shape (PolyLine2D
pts [
"272285,127000"
"250001,127000"
]
uid 10725,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "250001,127000,272285,127000"
)
oxt "329000,201000,341000,201000"
)
*402 (CommentText
uid 10726,0
shape (Rectangle
uid 10727,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "287142,136500,296428,139666"
)
oxt "349000,207000,354000,209000"
text (MLText
uid 10728,0
va (VaSet
fg "0,0,32768"
)
xt "287342,137383,292242,138383"
st "
Drawing no:
"
tm "CommentText"
wrapOption 3
visibleHeight 3166
visibleWidth 9286
)
position 1
)
*403 (CommentText
uid 10729,0
shape (Rectangle
uid 10730,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "296428,139666,314999,142833"
)
oxt "354000,209000,364000,211000"
text (MLText
uid 10731,0
va (VaSet
fg "0,0,32768"
)
xt "296628,140549,297628,141549"
st "
0.1
"
tm "CommentText"
wrapOption 3
visibleHeight 3167
visibleWidth 18571
)
position 1
)
*404 (CommentText
uid 10732,0
shape (Rectangle
uid 10733,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "296428,136500,314999,139666"
)
oxt "354000,207000,364000,209000"
text (MLText
uid 10734,0
va (VaSet
fg "0,0,32768"
)
xt "296628,137383,304428,138383"
st "
SC2_ELE_S563_500
"
tm "CommentText"
wrapOption 3
visibleHeight 3166
visibleWidth 18571
)
position 1
)
*405 (CommentText
uid 10735,0
shape (Rectangle
uid 10736,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "296428,142833,314999,146000"
)
oxt "354000,211000,364000,213000"
text (MLText
uid 10737,0
va (VaSet
fg "0,0,32768"
)
xt "296628,143716,298428,144716"
st "
1 of 2
"
tm "CommentText"
wrapOption 3
visibleHeight 3167
visibleWidth 18571
)
position 1
)
]
shape (GroupingShape
uid 10692,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "250000,127000,315000,146000"
)
oxt "329000,201000,364000,213000"
)
*406 (Net
uid 12462,0
name "ADC2_BUS_AREADY"
type "std_logic"
orderNo 43
declText (MLText
uid 12463,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-57400,17600,-56200"
st "ADC2_BUS_AREADY  : std_logic"
)
)
*407 (Net
uid 12464,0
name "ADC3_BUS_AREADY"
type "std_logic"
orderNo 43
declText (MLText
uid 12465,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-53800,17600,-52600"
st "ADC3_BUS_AREADY  : std_logic"
)
)
*408 (Net
uid 12466,0
name "ADC4_BUS_AREADY"
type "std_logic"
orderNo 43
declText (MLText
uid 12467,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-50200,17600,-49000"
st "ADC4_BUS_AREADY  : std_logic"
)
)
*409 (Net
uid 12468,0
name "ADC5_BUS_AREADY"
type "std_logic"
orderNo 43
declText (MLText
uid 12469,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-46600,17600,-45400"
st "ADC5_BUS_AREADY  : std_logic"
)
)
*410 (Net
uid 12470,0
name "ADC6_BUS_AREADY"
type "std_logic"
orderNo 43
declText (MLText
uid 12471,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-43000,17600,-41800"
st "ADC6_BUS_AREADY  : std_logic"
)
)
*411 (Net
uid 12472,0
name "ADC7_BUS_AREADY"
type "std_logic"
orderNo 43
declText (MLText
uid 12473,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-39400,17600,-38200"
st "ADC7_BUS_AREADY  : std_logic"
)
)
*412 (Net
uid 12474,0
name "ADC8_BUS_AREADY"
type "std_logic"
orderNo 43
declText (MLText
uid 12475,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-35800,17600,-34600"
st "ADC8_BUS_AREADY  : std_logic"
)
)
*413 (Net
uid 12478,0
name "ADC2_BUS_OVR"
type "std_logic"
orderNo 44
declText (MLText
uid 12479,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-56200,17600,-55000"
st "ADC2_BUS_OVR     : std_logic"
)
)
*414 (Net
uid 12480,0
name "ADC3_BUS_OVR"
type "std_logic"
orderNo 44
declText (MLText
uid 12481,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-52600,17600,-51400"
st "ADC3_BUS_OVR     : std_logic"
)
)
*415 (Net
uid 12482,0
name "ADC4_BUS_OVR"
type "std_logic"
orderNo 44
declText (MLText
uid 12483,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-49000,17600,-47800"
st "ADC4_BUS_OVR     : std_logic"
)
)
*416 (Net
uid 12484,0
name "ADC5_BUS_OVR"
type "std_logic"
orderNo 44
declText (MLText
uid 12485,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-45400,17600,-44200"
st "ADC5_BUS_OVR     : std_logic"
)
)
*417 (Net
uid 12486,0
name "ADC6_BUS_OVR"
type "std_logic"
orderNo 44
declText (MLText
uid 12487,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-41800,17600,-40600"
st "ADC6_BUS_OVR     : std_logic"
)
)
*418 (Net
uid 12488,0
name "ADC7_BUS_OVR"
type "std_logic"
orderNo 44
declText (MLText
uid 12489,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-38200,17600,-37000"
st "ADC7_BUS_OVR     : std_logic"
)
)
*419 (Net
uid 12490,0
name "ADC8_BUS_OVR"
type "std_logic"
orderNo 44
declText (MLText
uid 12491,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-34600,17600,-33400"
st "ADC8_BUS_OVR     : std_logic"
)
)
*420 (Net
uid 12494,0
name "ADC2_DR"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 42
declText (MLText
uid 12495,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-55000,30200,-53800"
st "ADC2_DR          : std_logic_vector(13 DOWNTO 0)"
)
)
*421 (Net
uid 12496,0
name "ADC3_DR"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 42
declText (MLText
uid 12497,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-51400,30200,-50200"
st "ADC3_DR          : std_logic_vector(13 DOWNTO 0)"
)
)
*422 (Net
uid 12498,0
name "ADC4_DR"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 42
declText (MLText
uid 12499,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-47800,30200,-46600"
st "ADC4_DR          : std_logic_vector(13 DOWNTO 0)"
)
)
*423 (Net
uid 12500,0
name "ADC5_DR"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 42
declText (MLText
uid 12501,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-44200,30200,-43000"
st "ADC5_DR          : std_logic_vector(13 DOWNTO 0)"
)
)
*424 (Net
uid 12502,0
name "ADC6_DR"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 42
declText (MLText
uid 12503,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-40600,30200,-39400"
st "ADC6_DR          : std_logic_vector(13 DOWNTO 0)"
)
)
*425 (Net
uid 12504,0
name "ADC7_DR"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 42
declText (MLText
uid 12505,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-37000,30200,-35800"
st "ADC7_DR          : std_logic_vector(13 DOWNTO 0)"
)
)
*426 (Net
uid 12506,0
name "ADC8_DR"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 42
declText (MLText
uid 12507,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-33400,30200,-32200"
st "ADC8_DR          : std_logic_vector(13 DOWNTO 0)"
)
)
*427 (Net
uid 12508,0
name "DAC1_DFB"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 52
declText (MLText
uid 12509,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,2600,30200,3800"
st "DAC1_DFB         : std_logic_vector(13 DOWNTO 0)"
)
)
*428 (Net
uid 12510,0
name "DAC2_DFB"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 52
declText (MLText
uid 12511,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,6200,30200,7400"
st "DAC2_DFB         : std_logic_vector(13 DOWNTO 0)"
)
)
*429 (Net
uid 12512,0
name "DAC3_DFB"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 63
declText (MLText
uid 12513,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,12200,30200,13400"
st "DAC3_DFB         : std_logic_vector(13 DOWNTO 0)"
)
)
*430 (Net
uid 12514,0
name "DAC4_DFB"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 63
declText (MLText
uid 12515,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,17800,30200,19000"
st "DAC4_DFB         : std_logic_vector(13 DOWNTO 0)"
)
)
*431 (Net
uid 12516,0
name "DAC5_DFB"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 52
declText (MLText
uid 12517,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,23800,30200,25000"
st "DAC5_DFB         : std_logic_vector(13 DOWNTO 0)"
)
)
*432 (Net
uid 12518,0
name "DAC6_DFB"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 52
declText (MLText
uid 12519,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,29800,30200,31000"
st "DAC6_DFB         : std_logic_vector(13 DOWNTO 0)"
)
)
*433 (Net
uid 12520,0
name "DAC7_DFB"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 63
declText (MLText
uid 12521,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,35800,30200,37000"
st "DAC7_DFB         : std_logic_vector(13 DOWNTO 0)"
)
)
*434 (Net
uid 12522,0
name "DAC8_DFB"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 63
declText (MLText
uid 12523,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,41800,30200,43000"
st "DAC8_DFB         : std_logic_vector(13 DOWNTO 0)"
)
)
*435 (Net
uid 14013,0
name "DAC2_nCS_OFFSET"
type "std_logic"
orderNo 114
declText (MLText
uid 14014,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,8600,17600,9800"
st "DAC2_nCS_OFFSET  : std_logic"
)
)
*436 (Net
uid 14017,0
name "DAC4_nCS_OFFSET"
type "std_logic"
orderNo 116
declText (MLText
uid 14018,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,20200,17600,21400"
st "DAC4_nCS_OFFSET  : std_logic"
)
)
*437 (Net
uid 14019,0
name "DAC5_nCS_OFFSET"
type "std_logic"
orderNo 117
declText (MLText
uid 14020,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,26200,17600,27400"
st "DAC5_nCS_OFFSET  : std_logic"
)
)
*438 (Net
uid 14021,0
name "DAC6_nCS_OFFSET"
type "std_logic"
orderNo 118
declText (MLText
uid 14022,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,32200,17600,33400"
st "DAC6_nCS_OFFSET  : std_logic"
)
)
*439 (Net
uid 14023,0
name "DAC7_nCS_OFFSET"
type "std_logic"
orderNo 119
declText (MLText
uid 14024,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,38200,17600,39400"
st "DAC7_nCS_OFFSET  : std_logic"
)
)
*440 (Net
uid 14025,0
name "DAC8_nCS_OFFSET"
type "std_logic"
orderNo 120
declText (MLText
uid 14026,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,44200,17600,45400"
st "DAC8_nCS_OFFSET  : std_logic"
)
)
*441 (Net
uid 14029,0
name "DAC3_nCS_BIAS"
type "std_logic"
orderNo 40
declText (MLText
uid 14030,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,13400,17600,14600"
st "DAC3_nCS_BIAS    : std_logic"
)
)
*442 (Net
uid 14031,0
name "DAC2_nCS_BIAS"
type "std_logic"
orderNo 39
declText (MLText
uid 14032,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,7400,17600,8600"
st "DAC2_nCS_BIAS    : std_logic"
)
)
*443 (Net
uid 14035,0
name "DAC4_nCS_BIAS"
type "std_logic"
orderNo 41
declText (MLText
uid 14036,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,19000,17600,20200"
st "DAC4_nCS_BIAS    : std_logic"
)
)
*444 (Net
uid 14037,0
name "DAC5_nCS_BIAS"
type "std_logic"
orderNo 42
declText (MLText
uid 14038,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,25000,17600,26200"
st "DAC5_nCS_BIAS    : std_logic"
)
)
*445 (Net
uid 14039,0
name "DAC6_nCS_BIAS"
type "std_logic"
orderNo 43
declText (MLText
uid 14040,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,31000,17600,32200"
st "DAC6_nCS_BIAS    : std_logic"
)
)
*446 (Net
uid 14041,0
name "DAC7_nCS_BIAS"
type "std_logic"
orderNo 44
declText (MLText
uid 14042,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,37000,17600,38200"
st "DAC7_nCS_BIAS    : std_logic"
)
)
*447 (Net
uid 14043,0
name "DAC8_nCS_BIAS"
type "std_logic"
orderNo 45
declText (MLText
uid 14044,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,43000,17600,44200"
st "DAC8_nCS_BIAS    : std_logic"
)
)
*448 (Net
uid 14635,0
name "SIDIN"
type "std_logic_vector"
bounds "(3 DOWNTO 0)"
orderNo 97
declText (MLText
uid 14636,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-21400,29600,-20200"
st "SIDIN            : std_logic_vector(3 DOWNTO 0)"
)
)
*449 (Blk
uid 14637,0
shape (Rectangle
uid 14638,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "240000,-57000,263000,-16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 14639,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*450 (Text
uid 14640,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "241750,-49250,246150,-47750"
st "readout"
blo "241750,-48050"
tm "BdLibraryNameMgr"
)
*451 (Text
uid 14641,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "241750,-47750,259350,-46250"
st "BIAS_OFFSET_DAC_control"
blo "241750,-46550"
tm "BlkNameMgr"
)
*452 (Text
uid 14642,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "241750,-46250,243450,-44750"
st "I27"
blo "241750,-45050"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14643,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14644,0
text (MLText
uid 14645,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "241750,-39250,241750,-39250"
)
header ""
)
elements [
]
)
gi *453 (BdGenericInterface
uid 14646,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14647,0
text (MLText
uid 14648,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "248000,-52000,248000,-52000"
)
header "Generic Declarations"
)
elements [
]
)
)
*454 (Net
uid 14661,0
name "nDAC_CLR"
type "std_logic"
orderNo 40
declText (MLText
uid 14662,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,64600,17600,65800"
st "nDAC_CLR         : std_logic"
)
)
*455 (Net
uid 14675,0
name "DAC2_DAC_CLK"
type "std_logic"
orderNo 121
declText (MLText
uid 14676,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,3800,17600,5000"
st "DAC2_DAC_CLK     : std_logic"
)
)
*456 (PortIoOut
uid 14677,0
shape (CompositeShape
uid 14678,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14679,0
sl 0
ro 270
xt "288500,-42375,290000,-41625"
)
(Line
uid 14680,0
sl 0
ro 270
xt "288000,-42000,288500,-42000"
pts [
"288000,-42000"
"288500,-42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14681,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14682,0
va (VaSet
bg "0,0,0"
)
xt "291000,-42500,297900,-41500"
st "DAC2_DAC_CLK"
blo "291000,-41700"
tm "WireNameMgr"
)
)
)
*457 (PortIoOut
uid 14683,0
shape (CompositeShape
uid 14684,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14685,0
sl 0
ro 270
xt "288500,-41375,290000,-40625"
)
(Line
uid 14686,0
sl 0
ro 270
xt "288000,-41000,288500,-41000"
pts [
"288000,-41000"
"288500,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14687,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14688,0
va (VaSet
bg "0,0,0"
)
xt "291000,-41500,297900,-40500"
st "DAC3_DAC_CLK"
blo "291000,-40700"
tm "WireNameMgr"
)
)
)
*458 (PortIoOut
uid 14689,0
shape (CompositeShape
uid 14690,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14691,0
sl 0
ro 270
xt "288500,-40375,290000,-39625"
)
(Line
uid 14692,0
sl 0
ro 270
xt "288000,-40000,288500,-40000"
pts [
"288000,-40000"
"288500,-40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14693,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14694,0
va (VaSet
bg "0,0,0"
)
xt "291000,-40500,297900,-39500"
st "DAC4_DAC_CLK"
blo "291000,-39700"
tm "WireNameMgr"
)
)
)
*459 (Net
uid 14707,0
name "DAC3_DAC_CLK"
type "std_logic"
orderNo 121
declText (MLText
uid 14708,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,9800,17600,11000"
st "DAC3_DAC_CLK     : std_logic"
)
)
*460 (Net
uid 14709,0
name "DAC4_DAC_CLK"
type "std_logic"
orderNo 121
declText (MLText
uid 14710,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,15400,17600,16600"
st "DAC4_DAC_CLK     : std_logic"
)
)
*461 (PortIoOut
uid 14711,0
shape (CompositeShape
uid 14712,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14713,0
sl 0
ro 270
xt "288500,-39375,290000,-38625"
)
(Line
uid 14714,0
sl 0
ro 270
xt "288000,-39000,288500,-39000"
pts [
"288000,-39000"
"288500,-39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14715,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14716,0
va (VaSet
bg "0,0,0"
)
xt "291000,-39500,297900,-38500"
st "DAC5_DAC_CLK"
blo "291000,-38700"
tm "WireNameMgr"
)
)
)
*462 (PortIoOut
uid 14717,0
shape (CompositeShape
uid 14718,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14719,0
sl 0
ro 270
xt "288500,-38375,290000,-37625"
)
(Line
uid 14720,0
sl 0
ro 270
xt "288000,-38000,288500,-38000"
pts [
"288000,-38000"
"288500,-38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14721,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14722,0
va (VaSet
bg "0,0,0"
)
xt "291000,-38500,297900,-37500"
st "DAC6_DAC_CLK"
blo "291000,-37700"
tm "WireNameMgr"
)
)
)
*463 (PortIoOut
uid 14723,0
shape (CompositeShape
uid 14724,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14725,0
sl 0
ro 270
xt "288500,-37375,290000,-36625"
)
(Line
uid 14726,0
sl 0
ro 270
xt "288000,-37000,288500,-37000"
pts [
"288000,-37000"
"288500,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14727,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14728,0
va (VaSet
bg "0,0,0"
)
xt "291000,-37500,297900,-36500"
st "DAC7_DAC_CLK"
blo "291000,-36700"
tm "WireNameMgr"
)
)
)
*464 (PortIoOut
uid 14729,0
shape (CompositeShape
uid 14730,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14731,0
sl 0
ro 270
xt "288500,-36375,290000,-35625"
)
(Line
uid 14732,0
sl 0
ro 270
xt "288000,-36000,288500,-36000"
pts [
"288000,-36000"
"288500,-36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14733,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14734,0
va (VaSet
bg "0,0,0"
)
xt "291000,-36500,297900,-35500"
st "DAC8_DAC_CLK"
blo "291000,-35700"
tm "WireNameMgr"
)
)
)
*465 (PortIoOut
uid 14735,0
shape (CompositeShape
uid 14736,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14737,0
sl 0
ro 270
xt "288500,-52375,290000,-51625"
)
(Line
uid 14738,0
sl 0
ro 270
xt "288000,-52000,288500,-52000"
pts [
"288000,-52000"
"288500,-52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14739,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14740,0
va (VaSet
bg "0,0,0"
)
xt "291000,-52500,298500,-51500"
st "DAC2_DAC_DATA"
blo "291000,-51700"
tm "WireNameMgr"
)
)
)
*466 (PortIoOut
uid 14741,0
shape (CompositeShape
uid 14742,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14743,0
sl 0
ro 270
xt "288500,-51375,290000,-50625"
)
(Line
uid 14744,0
sl 0
ro 270
xt "288000,-51000,288500,-51000"
pts [
"288000,-51000"
"288500,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14745,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14746,0
va (VaSet
bg "0,0,0"
)
xt "291000,-51500,298500,-50500"
st "DAC3_DAC_DATA"
blo "291000,-50700"
tm "WireNameMgr"
)
)
)
*467 (PortIoOut
uid 14747,0
shape (CompositeShape
uid 14748,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14749,0
sl 0
ro 270
xt "288500,-50375,290000,-49625"
)
(Line
uid 14750,0
sl 0
ro 270
xt "288000,-50000,288500,-50000"
pts [
"288000,-50000"
"288500,-50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14751,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14752,0
va (VaSet
bg "0,0,0"
)
xt "291000,-50500,298500,-49500"
st "DAC4_DAC_DATA"
blo "291000,-49700"
tm "WireNameMgr"
)
)
)
*468 (PortIoOut
uid 14753,0
shape (CompositeShape
uid 14754,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14755,0
sl 0
ro 270
xt "288500,-49375,290000,-48625"
)
(Line
uid 14756,0
sl 0
ro 270
xt "288000,-49000,288500,-49000"
pts [
"288000,-49000"
"288500,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14757,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14758,0
va (VaSet
bg "0,0,0"
)
xt "291000,-49500,298500,-48500"
st "DAC5_DAC_DATA"
blo "291000,-48700"
tm "WireNameMgr"
)
)
)
*469 (PortIoOut
uid 14759,0
shape (CompositeShape
uid 14760,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14761,0
sl 0
ro 270
xt "288500,-48375,290000,-47625"
)
(Line
uid 14762,0
sl 0
ro 270
xt "288000,-48000,288500,-48000"
pts [
"288000,-48000"
"288500,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14763,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14764,0
va (VaSet
bg "0,0,0"
)
xt "291000,-48500,298500,-47500"
st "DAC6_DAC_DATA"
blo "291000,-47700"
tm "WireNameMgr"
)
)
)
*470 (PortIoOut
uid 14765,0
shape (CompositeShape
uid 14766,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14767,0
sl 0
ro 270
xt "288500,-47375,290000,-46625"
)
(Line
uid 14768,0
sl 0
ro 270
xt "288000,-47000,288500,-47000"
pts [
"288000,-47000"
"288500,-47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14769,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14770,0
va (VaSet
bg "0,0,0"
)
xt "291000,-47500,298500,-46500"
st "DAC7_DAC_DATA"
blo "291000,-46700"
tm "WireNameMgr"
)
)
)
*471 (PortIoOut
uid 14771,0
shape (CompositeShape
uid 14772,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14773,0
sl 0
ro 270
xt "288500,-46375,290000,-45625"
)
(Line
uid 14774,0
sl 0
ro 270
xt "288000,-46000,288500,-46000"
pts [
"288000,-46000"
"288500,-46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14775,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14776,0
va (VaSet
bg "0,0,0"
)
xt "291000,-46500,298500,-45500"
st "DAC8_DAC_DATA"
blo "291000,-45700"
tm "WireNameMgr"
)
)
)
*472 (Net
uid 14793,0
name "DAC5_DAC_CLK"
type "std_logic"
orderNo 127
declText (MLText
uid 14794,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,21400,17600,22600"
st "DAC5_DAC_CLK     : std_logic"
)
)
*473 (Net
uid 14829,0
name "DAC6_DAC_CLK"
type "std_logic"
orderNo 128
declText (MLText
uid 14830,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,27400,17600,28600"
st "DAC6_DAC_CLK     : std_logic"
)
)
*474 (Net
uid 14831,0
name "DAC7_DAC_CLK"
type "std_logic"
orderNo 129
declText (MLText
uid 14832,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,33400,17600,34600"
st "DAC7_DAC_CLK     : std_logic"
)
)
*475 (Net
uid 14835,0
name "DAC8_DAC_CLK"
type "std_logic"
orderNo 130
declText (MLText
uid 14836,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,39400,17600,40600"
st "DAC8_DAC_CLK     : std_logic"
)
)
*476 (Net
uid 14925,0
name "DAC2_DAC_DATA"
type "std_logic"
orderNo 131
declText (MLText
uid 14926,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,5000,17600,6200"
st "DAC2_DAC_DATA    : std_logic"
)
)
*477 (Net
uid 14927,0
name "DAC3_DAC_DATA"
type "std_logic"
orderNo 132
declText (MLText
uid 14928,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,11000,17600,12200"
st "DAC3_DAC_DATA    : std_logic"
)
)
*478 (Net
uid 14929,0
name "DAC4_DAC_DATA"
type "std_logic"
orderNo 133
declText (MLText
uid 14930,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,16600,17600,17800"
st "DAC4_DAC_DATA    : std_logic"
)
)
*479 (Net
uid 14931,0
name "DAC5_DAC_DATA"
type "std_logic"
orderNo 134
declText (MLText
uid 14932,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,22600,17600,23800"
st "DAC5_DAC_DATA    : std_logic"
)
)
*480 (Net
uid 14933,0
name "DAC6_DAC_DATA"
type "std_logic"
orderNo 135
declText (MLText
uid 14934,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,28600,17600,29800"
st "DAC6_DAC_DATA    : std_logic"
)
)
*481 (Net
uid 14935,0
name "DAC7_DAC_DATA"
type "std_logic"
orderNo 136
declText (MLText
uid 14936,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,34600,17600,35800"
st "DAC7_DAC_DATA    : std_logic"
)
)
*482 (Net
uid 14937,0
name "DAC8_DAC_DATA"
type "std_logic"
orderNo 137
declText (MLText
uid 14938,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,40600,17600,41800"
st "DAC8_DAC_DATA    : std_logic"
)
)
*483 (Net
uid 14939,0
name "nCS_OFFSET"
type "std_logic"
orderNo 113
declText (MLText
uid 14940,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,63400,17600,64600"
st "nCS_OFFSET       : std_logic"
)
)
*484 (Net
uid 14941,0
name "nCS_BIAS"
type "std_logic"
orderNo 49
declText (MLText
uid 14942,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,62200,17600,63400"
st "nCS_BIAS         : std_logic"
)
)
*485 (Net
uid 14943,0
name "DAC_CLK"
type "std_logic"
orderNo 121
declText (MLText
uid 14944,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,45400,17600,46600"
st "DAC_CLK          : std_logic"
)
)
*486 (Net
uid 14945,0
name "DAC_DATA"
type "std_logic"
orderNo 40
declText (MLText
uid 14946,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,46600,17600,47800"
st "DAC_DATA         : std_logic"
)
)
*487 (Net
uid 14953,0
name "AD_CLK1P"
type "std_logic"
orderNo 84
declText (MLText
uid 14954,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-17800,17600,-16600"
st "AD_CLK1P         : std_logic"
)
)
*488 (Net
uid 15139,0
name "AD_CLK1N"
type "std_logic"
orderNo 138
declText (MLText
uid 15140,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-19000,17600,-17800"
st "AD_CLK1N         : std_logic"
)
)
*489 (Net
uid 15141,0
name "AD_CLK2P"
type "std_logic"
orderNo 139
declText (MLText
uid 15142,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-15400,17600,-14200"
st "AD_CLK2P         : std_logic"
)
)
*490 (Net
uid 15143,0
name "AD_CLK2N"
type "std_logic"
orderNo 140
declText (MLText
uid 15144,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-16600,17600,-15400"
st "AD_CLK2N         : std_logic"
)
)
*491 (Net
uid 15147,0
name "AD_CLK3N"
type "std_logic"
orderNo 142
declText (MLText
uid 15148,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-14200,17600,-13000"
st "AD_CLK3N         : std_logic"
)
)
*492 (Net
uid 15149,0
name "AD_CLK3P"
type "std_logic"
orderNo 141
declText (MLText
uid 15150,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-13000,17600,-11800"
st "AD_CLK3P         : std_logic"
)
)
*493 (Net
uid 15151,0
name "AD_CLK4P"
type "std_logic"
orderNo 143
declText (MLText
uid 15152,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-10600,17600,-9400"
st "AD_CLK4P         : std_logic"
)
)
*494 (Net
uid 15153,0
name "AD_CLK5P"
type "std_logic"
orderNo 145
declText (MLText
uid 15154,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-8200,17600,-7000"
st "AD_CLK5P         : std_logic"
)
)
*495 (Net
uid 15155,0
name "AD_CLK6P"
type "std_logic"
orderNo 147
declText (MLText
uid 15156,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-5800,17600,-4600"
st "AD_CLK6P         : std_logic"
)
)
*496 (Net
uid 15157,0
name "AD_CLK7P"
type "std_logic"
orderNo 149
declText (MLText
uid 15158,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-3400,17600,-2200"
st "AD_CLK7P         : std_logic"
)
)
*497 (Net
uid 15159,0
name "AD_CLK8P"
type "std_logic"
orderNo 151
declText (MLText
uid 15160,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-1000,17600,200"
st "AD_CLK8P         : std_logic"
)
)
*498 (Net
uid 15161,0
name "AD_CLK4N"
type "std_logic"
orderNo 144
declText (MLText
uid 15162,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-11800,17600,-10600"
st "AD_CLK4N         : std_logic"
)
)
*499 (Net
uid 15163,0
name "AD_CLK5N"
type "std_logic"
orderNo 146
declText (MLText
uid 15164,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-9400,17600,-8200"
st "AD_CLK5N         : std_logic"
)
)
*500 (PortIoOut
uid 15165,0
shape (CompositeShape
uid 15166,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15167,0
sl 0
ro 270
xt "66500,-43375,68000,-42625"
)
(Line
uid 15168,0
sl 0
ro 270
xt "66000,-43000,66500,-43000"
pts [
"66000,-43000"
"66500,-43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15170,0
va (VaSet
bg "0,0,0"
)
xt "69000,-43500,73000,-42500"
st "AD_CLK1N"
blo "69000,-42700"
tm "WireNameMgr"
)
)
)
*501 (PortIoOut
uid 15171,0
shape (CompositeShape
uid 15172,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15173,0
sl 0
ro 270
xt "66500,-42375,68000,-41625"
)
(Line
uid 15174,0
sl 0
ro 270
xt "66000,-42000,66500,-42000"
pts [
"66000,-42000"
"66500,-42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15175,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15176,0
va (VaSet
bg "0,0,0"
)
xt "69000,-42500,72900,-41500"
st "AD_CLK2P"
blo "69000,-41700"
tm "WireNameMgr"
)
)
)
*502 (PortIoOut
uid 15177,0
shape (CompositeShape
uid 15178,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15179,0
sl 0
ro 270
xt "66500,-41375,68000,-40625"
)
(Line
uid 15180,0
sl 0
ro 270
xt "66000,-41000,66500,-41000"
pts [
"66000,-41000"
"66500,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15182,0
va (VaSet
bg "0,0,0"
)
xt "69000,-41500,73000,-40500"
st "AD_CLK2N"
blo "69000,-40700"
tm "WireNameMgr"
)
)
)
*503 (PortIoOut
uid 15183,0
shape (CompositeShape
uid 15184,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15185,0
sl 0
ro 270
xt "66500,-40375,68000,-39625"
)
(Line
uid 15186,0
sl 0
ro 270
xt "66000,-40000,66500,-40000"
pts [
"66000,-40000"
"66500,-40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15187,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15188,0
va (VaSet
bg "0,0,0"
)
xt "69000,-40500,72900,-39500"
st "AD_CLK3P"
blo "69000,-39700"
tm "WireNameMgr"
)
)
)
*504 (PortIoOut
uid 15189,0
shape (CompositeShape
uid 15190,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15191,0
sl 0
ro 270
xt "66500,-39375,68000,-38625"
)
(Line
uid 15192,0
sl 0
ro 270
xt "66000,-39000,66500,-39000"
pts [
"66000,-39000"
"66500,-39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15193,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15194,0
va (VaSet
bg "0,0,0"
)
xt "69000,-39500,73000,-38500"
st "AD_CLK3N"
blo "69000,-38700"
tm "WireNameMgr"
)
)
)
*505 (PortIoOut
uid 15195,0
shape (CompositeShape
uid 15196,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15197,0
sl 0
ro 270
xt "66500,-38375,68000,-37625"
)
(Line
uid 15198,0
sl 0
ro 270
xt "66000,-38000,66500,-38000"
pts [
"66000,-38000"
"66500,-38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15199,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15200,0
va (VaSet
bg "0,0,0"
)
xt "69000,-38500,72900,-37500"
st "AD_CLK4P"
blo "69000,-37700"
tm "WireNameMgr"
)
)
)
*506 (PortIoOut
uid 15201,0
shape (CompositeShape
uid 15202,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15203,0
sl 0
ro 270
xt "66500,-37375,68000,-36625"
)
(Line
uid 15204,0
sl 0
ro 270
xt "66000,-37000,66500,-37000"
pts [
"66000,-37000"
"66500,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15206,0
va (VaSet
bg "0,0,0"
)
xt "69000,-37500,73000,-36500"
st "AD_CLK4N"
blo "69000,-36700"
tm "WireNameMgr"
)
)
)
*507 (PortIoOut
uid 15207,0
shape (CompositeShape
uid 15208,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15209,0
sl 0
ro 270
xt "66500,-36375,68000,-35625"
)
(Line
uid 15210,0
sl 0
ro 270
xt "66000,-36000,66500,-36000"
pts [
"66000,-36000"
"66500,-36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15212,0
va (VaSet
bg "0,0,0"
)
xt "69000,-36500,72900,-35500"
st "AD_CLK5P"
blo "69000,-35700"
tm "WireNameMgr"
)
)
)
*508 (PortIoOut
uid 15213,0
shape (CompositeShape
uid 15214,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15215,0
sl 0
ro 270
xt "66500,-35375,68000,-34625"
)
(Line
uid 15216,0
sl 0
ro 270
xt "66000,-35000,66500,-35000"
pts [
"66000,-35000"
"66500,-35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15217,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15218,0
va (VaSet
bg "0,0,0"
)
xt "69000,-35500,73000,-34500"
st "AD_CLK5N"
blo "69000,-34700"
tm "WireNameMgr"
)
)
)
*509 (PortIoOut
uid 15219,0
shape (CompositeShape
uid 15220,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15221,0
sl 0
ro 270
xt "66500,-34375,68000,-33625"
)
(Line
uid 15222,0
sl 0
ro 270
xt "66000,-34000,66500,-34000"
pts [
"66000,-34000"
"66500,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15224,0
va (VaSet
bg "0,0,0"
)
xt "69000,-34500,72900,-33500"
st "AD_CLK6P"
blo "69000,-33700"
tm "WireNameMgr"
)
)
)
*510 (PortIoOut
uid 15225,0
shape (CompositeShape
uid 15226,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15227,0
sl 0
ro 270
xt "66500,-33375,68000,-32625"
)
(Line
uid 15228,0
sl 0
ro 270
xt "66000,-33000,66500,-33000"
pts [
"66000,-33000"
"66500,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15229,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15230,0
va (VaSet
bg "0,0,0"
)
xt "69000,-33500,73000,-32500"
st "AD_CLK6N"
blo "69000,-32700"
tm "WireNameMgr"
)
)
)
*511 (PortIoOut
uid 15231,0
shape (CompositeShape
uid 15232,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15233,0
sl 0
ro 270
xt "66500,-32375,68000,-31625"
)
(Line
uid 15234,0
sl 0
ro 270
xt "66000,-32000,66500,-32000"
pts [
"66000,-32000"
"66500,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15235,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15236,0
va (VaSet
bg "0,0,0"
)
xt "69000,-32500,72900,-31500"
st "AD_CLK7P"
blo "69000,-31700"
tm "WireNameMgr"
)
)
)
*512 (PortIoOut
uid 15237,0
shape (CompositeShape
uid 15238,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15239,0
sl 0
ro 270
xt "66500,-31375,68000,-30625"
)
(Line
uid 15240,0
sl 0
ro 270
xt "66000,-31000,66500,-31000"
pts [
"66000,-31000"
"66500,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15241,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15242,0
va (VaSet
bg "0,0,0"
)
xt "69000,-31500,73000,-30500"
st "AD_CLK7N"
blo "69000,-30700"
tm "WireNameMgr"
)
)
)
*513 (PortIoOut
uid 15243,0
shape (CompositeShape
uid 15244,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15245,0
sl 0
ro 270
xt "66500,-30375,68000,-29625"
)
(Line
uid 15246,0
sl 0
ro 270
xt "66000,-30000,66500,-30000"
pts [
"66000,-30000"
"66500,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15247,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15248,0
va (VaSet
bg "0,0,0"
)
xt "69000,-30500,72900,-29500"
st "AD_CLK8P"
blo "69000,-29700"
tm "WireNameMgr"
)
)
)
*514 (PortIoOut
uid 15249,0
shape (CompositeShape
uid 15250,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15251,0
sl 0
ro 270
xt "66500,-29375,68000,-28625"
)
(Line
uid 15252,0
sl 0
ro 270
xt "66000,-29000,66500,-29000"
pts [
"66000,-29000"
"66500,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15253,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15254,0
va (VaSet
bg "0,0,0"
)
xt "69000,-29500,73000,-28500"
st "AD_CLK8N"
blo "69000,-28700"
tm "WireNameMgr"
)
)
)
*515 (Net
uid 15261,0
name "AD_CLK6N"
type "std_logic"
orderNo 148
declText (MLText
uid 15262,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-7000,17600,-5800"
st "AD_CLK6N         : std_logic"
)
)
*516 (Net
uid 15263,0
name "AD_CLK7N"
type "std_logic"
orderNo 150
declText (MLText
uid 15264,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-4600,17600,-3400"
st "AD_CLK7N         : std_logic"
)
)
*517 (Net
uid 15265,0
name "AD_CLK8N"
type "std_logic"
orderNo 152
declText (MLText
uid 15266,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-2200,17600,-1000"
st "AD_CLK8N         : std_logic"
)
)
*518 (Net
uid 15267,0
name "DR"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 42
declText (MLText
uid 15268,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-26200,30200,-25000"
st "DR               : std_logic_vector(13 DOWNTO 0)"
)
)
*519 (Net
uid 15269,0
name "ADC_BUS1_AREADY"
type "std_logic"
orderNo 43
declText (MLText
uid 15270,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-32200,17600,-31000"
st "ADC_BUS1_AREADY  : std_logic"
)
)
*520 (Net
uid 15271,0
name "ADC_BUS1_OVR"
type "std_logic"
orderNo 44
declText (MLText
uid 15272,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-31000,17600,-29800"
st "ADC_BUS1_OVR     : std_logic"
)
)
*521 (Net
uid 15875,0
name "BRX7B"
type "std_logic"
orderNo 90
declText (MLText
uid 15876,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,1400,17600,2600"
st "BRX7B            : std_logic"
)
)
*522 (Net
uid 15877,0
name "BRX7A"
type "std_logic"
orderNo 89
declText (MLText
uid 15878,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,200,17600,1400"
st "BRX7A            : std_logic"
)
)
*523 (Net
uid 15879,0
name "N15VOK"
type "std_logic"
orderNo 90
declText (MLText
uid 15880,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-23800,17600,-22600"
st "N15VOK           : std_logic"
)
)
*524 (Net
uid 15881,0
name "N7VOK"
type "std_logic"
orderNo 96
declText (MLText
uid 15882,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-22600,17600,-21400"
st "N7VOK            : std_logic"
)
)
*525 (Net
uid 15883,0
name "MINUS7VOK"
type "std_logic"
orderNo 91
declText (MLText
uid 15884,0
va (VaSet
font "Courier New,10,0"
)
xt "-1000,-25000,17600,-23800"
st "MINUS7VOK        : std_logic"
)
)
*526 (Net
uid 15927,0
name "SMBCLK"
type "std_logic"
orderNo 148
declText (MLText
uid 15928,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,59800,14500,60600"
st "SMBCLK           : std_logic"
)
)
*527 (Net
uid 15929,0
name "SMBDATA"
type "std_logic"
orderNo 149
declText (MLText
uid 15930,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,60600,14500,61400"
st "SMBDATA          : std_logic"
)
)
*528 (Net
uid 15931,0
name "nALERT"
type "std_logic"
orderNo 150
declText (MLText
uid 15932,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,61400,14500,62200"
st "nALERT           : std_logic"
)
)
*529 (Net
uid 15953,0
name "DAC3_nCS_OFFSET"
type "std_logic"
orderNo 115
declText (MLText
uid 15954,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,14600,14500,15400"
st "DAC3_nCS_OFFSET  : std_logic"
)
)
*530 (Blk
uid 16553,0
shape (Rectangle
uid 16554,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
bg "59904,39936,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "72000,-70000,83000,-57000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 16555,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*531 (Text
uid 16556,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "73750,-67450,78150,-65950"
st "readout"
blo "73750,-66250"
tm "BdLibraryNameMgr"
)
*532 (Text
uid 16557,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "73750,-65950,84350,-64450"
st "FPGA_TSensor1"
blo "73750,-64750"
tm "BlkNameMgr"
)
*533 (Text
uid 16558,0
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "73750,-64450,74750,-62950"
st "l2"
blo "73750,-63250"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16559,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16560,0
text (MLText
uid 16561,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "73750,-57450,73750,-57450"
)
header ""
)
elements [
]
)
gi *534 (BdGenericInterface
uid 16562,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16563,0
text (MLText
uid 16564,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "80000,-70000,80000,-70000"
)
header "Generic Declarations"
)
elements [
]
)
)
*535 (PortIoOut
uid 16565,0
shape (CompositeShape
uid 16566,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16567,0
sl 0
ro 270
xt "90500,-68375,92000,-67625"
)
(Line
uid 16568,0
sl 0
ro 270
xt "90000,-68000,90500,-68000"
pts [
"90000,-68000"
"90500,-68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16569,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16570,0
va (VaSet
)
xt "93000,-68500,96200,-67500"
st "SMBCLK"
blo "93000,-67700"
tm "WireNameMgr"
)
)
)
*536 (PortIoOut
uid 16571,0
shape (CompositeShape
uid 16572,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16573,0
sl 0
ro 270
xt "90500,-64375,92000,-63625"
)
(Line
uid 16574,0
sl 0
ro 270
xt "90000,-64000,90500,-64000"
pts [
"90000,-64000"
"90500,-64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16575,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16576,0
va (VaSet
)
xt "93000,-64500,95900,-63500"
st "nALERT"
blo "93000,-63700"
tm "WireNameMgr"
)
)
)
*537 (PortIoOut
uid 16577,0
shape (CompositeShape
uid 16578,0
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16579,0
sl 0
ro 270
xt "90500,-66375,92000,-65625"
)
(Line
uid 16580,0
sl 0
ro 270
xt "90000,-66000,90500,-66000"
pts [
"90000,-66000"
"90500,-66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16581,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16582,0
va (VaSet
)
xt "93000,-66500,96800,-65500"
st "SMBDATA"
blo "93000,-65700"
tm "WireNameMgr"
)
)
)
*538 (Wire
uid 1144,0
shape (OrthoPolyLine
uid 1145,0
va (VaSet
vasetType 3
)
xt "103000,-56000,110000,-56000"
pts [
"103000,-56000"
"110000,-56000"
]
)
start &2
end &55
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1149,0
va (VaSet
bg "0,0,0"
)
xt "105000,-57000,107100,-55600"
st "Cmd"
blo "105000,-55900"
tm "WireNameMgr"
)
)
on &144
)
*539 (Wire
uid 1150,0
shape (OrthoPolyLine
uid 1151,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141000,-57000,166000,-57000"
pts [
"141000,-57000"
"166000,-57000"
]
)
start &3
end &13
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1157,0
va (VaSet
bg "0,0,0"
)
xt "143000,-58400,152400,-57000"
st "card_addr : (3:0)"
blo "143000,-57300"
tm "WireNameMgr"
)
)
on &18
)
*540 (Wire
uid 1158,0
shape (OrthoPolyLine
uid 1159,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141000,-59000,166000,-59000"
pts [
"141000,-59000"
"166000,-59000"
]
)
start &3
end &13
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1165,0
va (VaSet
bg "0,0,0"
)
xt "143000,-60400,153000,-59000"
st "cmd_code : (31:0)"
blo "143000,-59300"
tm "WireNameMgr"
)
)
on &143
)
*541 (Wire
uid 1166,0
shape (OrthoPolyLine
uid 1167,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "178000,-57000,192000,-57000"
pts [
"178000,-57000"
"192000,-57000"
]
)
start &13
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1173,0
va (VaSet
bg "0,0,0"
)
xt "182000,-58400,190100,-57000"
st "r_dout : (31:0)"
blo "182000,-57300"
tm "WireNameMgr"
)
)
on &19
)
*542 (Wire
uid 1174,0
shape (OrthoPolyLine
uid 1175,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141000,-55000,166000,-55000"
pts [
"141000,-55000"
"166000,-55000"
]
)
start &3
end &13
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1181,0
va (VaSet
bg "0,0,0"
)
xt "143000,-56400,152400,-55000"
st "reg_addr : (27:0)"
blo "143000,-55300"
tm "WireNameMgr"
)
)
on &20
)
*543 (Wire
uid 1182,0
shape (OrthoPolyLine
uid 1183,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141000,-53000,166000,-53000"
pts [
"141000,-53000"
"166000,-53000"
]
)
start &3
end &13
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1189,0
va (VaSet
bg "0,0,0"
)
xt "143000,-54400,152700,-53000"
st "cmd_data : (31:0)"
blo "143000,-53300"
tm "WireNameMgr"
)
)
on &21
)
*544 (Wire
uid 1190,0
shape (OrthoPolyLine
uid 1191,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "178000,-59000,192000,-59000"
pts [
"178000,-59000"
"192000,-59000"
]
)
start &13
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1197,0
va (VaSet
bg "0,0,0"
)
xt "182000,-60400,190200,-59000"
st "r_addr : (31:0)"
blo "182000,-59300"
tm "WireNameMgr"
)
)
on &22
)
*545 (Wire
uid 1198,0
shape (OrthoPolyLine
uid 1199,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "178000,-55000,192000,-55000"
pts [
"192000,-55000"
"178000,-55000"
]
)
end &13
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1205,0
va (VaSet
bg "0,0,0"
)
xt "182000,-56400,189400,-55000"
st "r_din : (31:0)"
blo "182000,-55300"
tm "WireNameMgr"
)
)
on &24
)
*546 (Wire
uid 1206,0
shape (OrthoPolyLine
uid 1207,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141000,-51000,166000,-51000"
pts [
"141000,-51000"
"166000,-51000"
]
)
start &3
end &13
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1213,0
va (VaSet
bg "0,0,0"
)
xt "143000,-52400,152200,-51000"
st "cmd_rdy : (31:0)"
blo "143000,-51300"
tm "WireNameMgr"
)
)
on &23
)
*547 (Wire
uid 1214,0
shape (OrthoPolyLine
uid 1215,0
va (VaSet
vasetType 3
)
xt "178000,-51000,192000,-51000"
pts [
"178000,-51000"
"192000,-51000"
]
)
start &13
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1221,0
va (VaSet
bg "0,0,0"
)
xt "182000,-52400,184000,-51000"
st "r_rd"
blo "182000,-51300"
tm "WireNameMgr"
)
)
on &25
)
*548 (Wire
uid 1222,0
shape (OrthoPolyLine
uid 1223,0
va (VaSet
vasetType 3
)
xt "178000,-53000,192000,-53000"
pts [
"178000,-53000"
"192000,-53000"
]
)
start &13
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1229,0
va (VaSet
bg "0,0,0"
)
xt "182000,-54400,184400,-53000"
st "r_wr"
blo "182000,-53300"
tm "WireNameMgr"
)
)
on &26
)
*549 (Wire
uid 1238,0
shape (OrthoPolyLine
uid 1239,0
va (VaSet
vasetType 3
)
xt "141000,-50000,172000,-36000"
pts [
"172000,-50000"
"172000,-36000"
"141000,-36000"
]
)
start &13
end &8
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1245,0
va (VaSet
bg "0,0,0"
)
xt "156000,-37400,160800,-36000"
st "send_rply"
blo "156000,-36300"
tm "WireNameMgr"
)
)
on &211
)
*550 (Wire
uid 1252,0
shape (OrthoPolyLine
uid 1253,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141000,-50000,170000,-38000"
pts [
"170000,-50000"
"170000,-38000"
"141000,-38000"
]
)
start &13
end &8
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1259,0
va (VaSet
bg "0,0,0"
)
xt "149000,-39400,158500,-38000"
st "rply_data : (31:0)"
blo "149000,-38300"
tm "WireNameMgr"
)
)
on &28
)
*551 (Wire
uid 1260,0
shape (OrthoPolyLine
uid 1261,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141000,-50000,168000,-40000"
pts [
"168000,-50000"
"168000,-40000"
"141000,-40000"
]
)
start &13
end &8
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1267,0
va (VaSet
bg "0,0,0"
)
xt "149000,-41400,155800,-40000"
st "rply : (31:0)"
blo "149000,-40300"
tm "WireNameMgr"
)
)
on &27
)
*552 (Wire
uid 1412,0
shape (OrthoPolyLine
uid 1413,0
va (VaSet
vasetType 3
)
xt "57000,-54000,67000,-54000"
pts [
"57000,-54000"
"67000,-54000"
]
)
start &29
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1419,0
va (VaSet
bg "0,0,0"
)
xt "59000,-55400,60900,-54000"
st "sclk"
blo "59000,-54300"
tm "WireNameMgr"
)
)
on &34
)
*553 (Wire
uid 1462,0
shape (OrthoPolyLine
uid 1463,0
va (VaSet
vasetType 3
)
xt "232000,-25000,240000,-25000"
pts [
"232000,-25000"
"240000,-25000"
]
)
end &449
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1469,0
va (VaSet
bg "0,0,0"
)
xt "234000,-26400,235900,-25000"
st "sclk"
blo "234000,-25300"
tm "WireNameMgr"
)
)
on &34
)
*554 (Wire
uid 1492,0
shape (OrthoPolyLine
uid 1493,0
va (VaSet
vasetType 3
)
xt "263000,-32000,288000,-32000"
pts [
"263000,-32000"
"288000,-32000"
]
)
start &449
end &35
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1497,0
va (VaSet
bg "0,0,0"
)
xt "265000,-33000,271900,-32000"
st "DAC2_nCS_BIAS"
blo "265000,-32200"
tm "WireNameMgr"
)
)
on &442
)
*555 (Wire
uid 1506,0
shape (OrthoPolyLine
uid 1507,0
va (VaSet
vasetType 3
)
xt "263000,-31000,288000,-31000"
pts [
"263000,-31000"
"288000,-31000"
]
)
start &449
end &36
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1511,0
va (VaSet
bg "0,0,0"
)
xt "265000,-32000,271900,-31000"
st "DAC3_nCS_BIAS"
blo "265000,-31200"
tm "WireNameMgr"
)
)
on &441
)
*556 (Wire
uid 1520,0
shape (OrthoPolyLine
uid 1521,0
va (VaSet
vasetType 3
)
xt "263000,-30000,288000,-30000"
pts [
"263000,-30000"
"288000,-30000"
]
)
start &449
end &37
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1525,0
va (VaSet
bg "0,0,0"
)
xt "265000,-31000,271900,-30000"
st "DAC4_nCS_BIAS"
blo "265000,-30200"
tm "WireNameMgr"
)
)
on &443
)
*557 (Wire
uid 1534,0
shape (OrthoPolyLine
uid 1535,0
va (VaSet
vasetType 3
)
xt "263000,-29000,288000,-29000"
pts [
"263000,-29000"
"288000,-29000"
]
)
start &449
end &38
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1539,0
va (VaSet
bg "0,0,0"
)
xt "265000,-30000,271900,-29000"
st "DAC5_nCS_BIAS"
blo "265000,-29200"
tm "WireNameMgr"
)
)
on &444
)
*558 (Wire
uid 1548,0
shape (OrthoPolyLine
uid 1549,0
va (VaSet
vasetType 3
)
xt "263000,-28000,288000,-28000"
pts [
"263000,-28000"
"288000,-28000"
]
)
start &449
end &39
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1553,0
va (VaSet
bg "0,0,0"
)
xt "265000,-29000,271900,-28000"
st "DAC6_nCS_BIAS"
blo "265000,-28200"
tm "WireNameMgr"
)
)
on &445
)
*559 (Wire
uid 1562,0
shape (OrthoPolyLine
uid 1563,0
va (VaSet
vasetType 3
)
xt "263000,-27000,288000,-27000"
pts [
"263000,-27000"
"288000,-27000"
]
)
start &449
end &40
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1567,0
va (VaSet
bg "0,0,0"
)
xt "265000,-28000,271900,-27000"
st "DAC7_nCS_BIAS"
blo "265000,-27200"
tm "WireNameMgr"
)
)
on &446
)
*560 (Wire
uid 1576,0
shape (OrthoPolyLine
uid 1577,0
va (VaSet
vasetType 3
)
xt "263000,-26000,288000,-26000"
pts [
"263000,-26000"
"288000,-26000"
]
)
start &449
end &41
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1581,0
va (VaSet
bg "0,0,0"
)
xt "265000,-27000,271900,-26000"
st "DAC8_nCS_BIAS"
blo "265000,-26200"
tm "WireNameMgr"
)
)
on &447
)
*561 (Wire
uid 1618,0
shape (OrthoPolyLine
uid 1619,0
va (VaSet
vasetType 3
)
xt "263000,-56000,288000,-56000"
pts [
"263000,-56000"
"288000,-56000"
]
)
start &449
end &42
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1623,0
va (VaSet
bg "0,0,0"
)
xt "265000,-57000,269100,-56000"
st "nDAC_CLR"
blo "265000,-56200"
tm "WireNameMgr"
)
)
on &454
)
*562 (Wire
uid 1632,0
shape (OrthoPolyLine
uid 1633,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232000,-49000,240000,-49000"
pts [
"232000,-49000"
"240000,-49000"
]
)
end &449
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1639,0
va (VaSet
bg "0,0,0"
)
xt "233000,-50400,241200,-49000"
st "r_addr : (31:0)"
blo "233000,-49300"
tm "WireNameMgr"
)
)
on &22
)
*563 (Wire
uid 1642,0
shape (OrthoPolyLine
uid 1643,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232000,-47000,240000,-47000"
pts [
"232000,-47000"
"236000,-47000"
"240000,-47000"
]
)
end &449
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1649,0
va (VaSet
bg "0,0,0"
)
xt "233000,-48400,241100,-47000"
st "r_dout : (31:0)"
blo "233000,-47300"
tm "WireNameMgr"
)
)
on &19
)
*564 (Wire
uid 1652,0
shape (OrthoPolyLine
uid 1653,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "232000,-45000,240000,-45000"
pts [
"240000,-45000"
"232000,-45000"
]
)
start &449
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1659,0
va (VaSet
bg "0,0,0"
)
xt "233000,-46400,240400,-45000"
st "r_din : (31:0)"
blo "233000,-45300"
tm "WireNameMgr"
)
)
on &24
)
*565 (Wire
uid 1662,0
shape (OrthoPolyLine
uid 1663,0
va (VaSet
vasetType 3
)
xt "232000,-43000,240000,-43000"
pts [
"232000,-43000"
"240000,-43000"
]
)
end &449
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1669,0
va (VaSet
bg "0,0,0"
)
xt "234000,-44400,236400,-43000"
st "r_wr"
blo "234000,-43300"
tm "WireNameMgr"
)
)
on &26
)
*566 (Wire
uid 1672,0
shape (OrthoPolyLine
uid 1673,0
va (VaSet
vasetType 3
)
xt "232000,-41000,240000,-41000"
pts [
"232000,-41000"
"240000,-41000"
]
)
end &449
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1679,0
va (VaSet
bg "0,0,0"
)
xt "234000,-42400,236000,-41000"
st "r_rd"
blo "234000,-41300"
tm "WireNameMgr"
)
)
on &25
)
*567 (Wire
uid 1682,0
shape (OrthoPolyLine
uid 1683,0
va (VaSet
vasetType 3
)
xt "263000,-53000,288000,-53000"
pts [
"263000,-53000"
"288000,-53000"
]
)
start &449
end &43
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1687,0
va (VaSet
bg "0,0,0"
)
xt "265000,-54000,269200,-53000"
st "DAC_DATA"
blo "265000,-53200"
tm "WireNameMgr"
)
)
on &486
)
*568 (Wire
uid 1992,0
shape (OrthoPolyLine
uid 1993,0
va (VaSet
vasetType 3
)
xt "263000,-33000,288000,-33000"
pts [
"263000,-33000"
"288000,-33000"
]
)
start &449
end &44
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1997,0
va (VaSet
bg "0,0,0"
)
xt "265000,-34000,268600,-33000"
st "nCS_BIAS"
blo "265000,-33200"
tm "WireNameMgr"
)
)
on &484
)
*569 (Wire
uid 3310,0
shape (OrthoPolyLine
uid 3311,0
va (VaSet
vasetType 3
)
xt "57000,-44000,66000,-44000"
pts [
"57000,-44000"
"66000,-44000"
]
)
start &46
end &51
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3315,0
va (VaSet
bg "0,0,0"
)
xt "59000,-45000,62900,-44000"
st "AD_CLK1P"
blo "59000,-44200"
tm "WireNameMgr"
)
)
on &487
)
*570 (Wire
uid 3356,0
shape (OrthoPolyLine
uid 3357,0
va (VaSet
vasetType 3
)
xt "40000,-15000,52000,-15000"
pts [
"40000,-15000"
"52000,-15000"
]
)
start &54
end &53
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3359,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "42000,-16000,44300,-14600"
st "BRst"
blo "42000,-14900"
tm "WireNameMgr"
)
)
on &141
)
*571 (Wire
uid 3532,0
shape (OrthoPolyLine
uid 3533,0
va (VaSet
vasetType 3
)
xt "118000,-54000,131000,-54000"
pts [
"118000,-54000"
"131000,-54000"
]
)
start &55
end &3
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3539,0
va (VaSet
bg "0,0,0"
)
xt "122000,-55400,125900,-54000"
st "cmd_clk"
blo "122000,-54300"
tm "WireNameMgr"
)
)
on &60
)
*572 (Wire
uid 3542,0
shape (OrthoPolyLine
uid 3543,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "118000,-56000,131000,-56000"
pts [
"118000,-56000"
"131000,-56000"
]
)
start &55
end &3
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3549,0
va (VaSet
bg "0,0,0"
)
xt "121000,-57400,129500,-56000"
st "cmd_out : (7:0)"
blo "121000,-56300"
tm "WireNameMgr"
)
)
on &61
)
*573 (Wire
uid 3574,0
shape (OrthoPolyLine
uid 3575,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "118000,-37000,131000,-37000"
pts [
"131000,-37000"
"118000,-37000"
]
)
start &8
end &62
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3581,0
va (VaSet
bg "0,0,0"
)
xt "122000,-38400,129000,-37000"
st "cd_in : (7:0)"
blo "122000,-37300"
tm "WireNameMgr"
)
)
on &67
)
*574 (Wire
uid 3584,0
shape (OrthoPolyLine
uid 3585,0
va (VaSet
vasetType 3
)
xt "103000,-38000,110000,-38000"
pts [
"110000,-38000"
"103000,-38000"
]
)
start &62
end &68
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3589,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "104000,-39000,106500,-38000"
st "BRX7A"
blo "104000,-38200"
tm "WireNameMgr"
)
)
on &522
)
*575 (Wire
uid 3598,0
shape (OrthoPolyLine
uid 3599,0
va (VaSet
vasetType 3
)
xt "103000,-36000,110000,-36000"
pts [
"110000,-36000"
"103000,-36000"
]
)
start &62
end &69
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3603,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "104000,-37000,106500,-36000"
st "BRX7B"
blo "104000,-36200"
tm "WireNameMgr"
)
)
on &521
)
*576 (Wire
uid 3624,0
shape (OrthoPolyLine
uid 3625,0
va (VaSet
vasetType 3
)
xt "40000,-21000,47000,-21000"
pts [
"40000,-21000"
"47000,-21000"
]
)
start &75
end &70
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3629,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "42000,-22000,44000,-20600"
st "Bclk"
blo "42000,-20900"
tm "WireNameMgr"
)
)
on &142
)
*577 (Wire
uid 3656,0
shape (OrthoPolyLine
uid 3657,0
va (VaSet
vasetType 3
)
xt "55000,-21000,62000,-21000"
pts [
"55000,-21000"
"62000,-21000"
]
)
start &70
end &52
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3663,0
va (VaSet
bg "0,0,0"
)
xt "57000,-22400,58300,-21000"
st "clk"
blo "57000,-21300"
tm "WireNameMgr"
)
)
on &76
)
*578 (Wire
uid 3678,0
shape (OrthoPolyLine
uid 3679,0
va (VaSet
vasetType 3
)
xt "40000,-9000,47000,-9000"
pts [
"40000,-9000"
"47000,-9000"
]
)
start &83
end &77
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3683,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "42000,-10000,44400,-8600"
st "sync"
blo "42000,-8900"
tm "WireNameMgr"
)
)
on &82
)
*579 (Wire
uid 3692,0
shape (OrthoPolyLine
uid 3693,0
va (VaSet
vasetType 3
)
xt "55000,-10000,73000,-10000"
pts [
"55000,-10000"
"73000,-10000"
]
)
start &77
end &135
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3699,0
va (VaSet
bg "0,0,0"
)
xt "57000,-11400,60800,-10000"
st "sync_in"
blo "57000,-10300"
tm "WireNameMgr"
)
)
on &45
)
*580 (Wire
uid 5259,0
shape (OrthoPolyLine
uid 5260,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108000,-1000,114250,-1000"
pts [
"108000,-1000"
"111000,-1000"
"114250,-1000"
]
)
start &84
end &256
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5262,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "110000,-2000,114600,-1000"
st "DR : (13:0)"
blo "110000,-1200"
tm "WireNameMgr"
)
)
on &518
)
*581 (Wire
uid 5271,0
shape (OrthoPolyLine
uid 5272,0
va (VaSet
vasetType 3
)
xt "105000,1000,114250,1000"
pts [
"105000,1000"
"110000,1000"
"114250,1000"
]
)
start &85
end &254
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5274,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "107000,0,115500,1000"
st "ADC_BUS1_AREADY"
blo "107000,800"
tm "WireNameMgr"
)
)
on &519
)
*582 (Wire
uid 5283,0
shape (OrthoPolyLine
uid 5284,0
va (VaSet
vasetType 3
)
xt "105000,2000,114250,2000"
pts [
"105000,2000"
"110000,2000"
"114250,2000"
]
)
start &86
end &255
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5286,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "107000,1000,114000,2000"
st "ADC_BUS1_OVR"
blo "107000,1800"
tm "WireNameMgr"
)
)
on &520
)
*583 (Wire
uid 5295,0
shape (OrthoPolyLine
uid 5296,0
va (VaSet
vasetType 3
)
xt "97000,6000,114250,6000"
pts [
"97000,6000"
"114250,6000"
]
)
end &244
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5300,0
va (VaSet
bg "0,0,0"
)
xt "104000,4600,111500,6000"
st "current_addr"
blo "104000,5700"
tm "WireNameMgr"
)
)
on &87
)
*584 (Wire
uid 5303,0
shape (OrthoPolyLine
uid 5304,0
va (VaSet
vasetType 3
)
xt "98000,8000,114250,8000"
pts [
"98000,8000"
"114250,8000"
]
)
end &245
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5308,0
va (VaSet
bg "0,0,0"
)
xt "104000,6600,109000,8000"
st "prev_addr"
blo "104000,7700"
tm "WireNameMgr"
)
)
on &88
)
*585 (Wire
uid 5311,0
shape (OrthoPolyLine
uid 5312,0
va (VaSet
vasetType 3
)
xt "100000,10000,114250,10000"
pts [
"100000,10000"
"114250,10000"
]
)
end &246
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5316,0
va (VaSet
bg "0,0,0"
)
xt "105000,8600,112900,10000"
st "wren_current"
blo "105000,9700"
tm "WireNameMgr"
)
)
on &89
)
*586 (Wire
uid 5319,0
shape (OrthoPolyLine
uid 5320,0
va (VaSet
vasetType 3
)
xt "100000,12000,114250,12000"
pts [
"100000,12000"
"114250,12000"
]
)
end &247
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5324,0
va (VaSet
bg "0,0,0"
)
xt "105000,10600,110400,12000"
st "wren_prev"
blo "105000,11700"
tm "WireNameMgr"
)
)
on &90
)
*587 (Wire
uid 5327,0
shape (OrthoPolyLine
uid 5328,0
va (VaSet
vasetType 3
)
xt "100000,14000,114250,14000"
pts [
"100000,14000"
"114250,14000"
]
)
end &248
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5332,0
va (VaSet
bg "0,0,0"
)
xt "104000,12600,111500,14000"
st "eng_data_en"
blo "104000,13700"
tm "WireNameMgr"
)
)
on &91
)
*588 (Wire
uid 5335,0
shape (OrthoPolyLine
uid 5336,0
va (VaSet
vasetType 3
)
xt "100000,16000,114250,16000"
pts [
"100000,16000"
"114250,16000"
]
)
end &249
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5339,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5340,0
va (VaSet
bg "0,0,0"
)
xt "104000,14600,113000,16000"
st "filtered_data_en"
blo "104000,15700"
tm "WireNameMgr"
)
)
on &92
)
*589 (Wire
uid 5343,0
shape (OrthoPolyLine
uid 5344,0
va (VaSet
vasetType 3
)
xt "100000,18000,114250,18000"
pts [
"100000,18000"
"114250,18000"
]
)
end &250
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5348,0
va (VaSet
bg "0,0,0"
)
xt "104000,16600,111700,18000"
st "raw_data_en"
blo "104000,17700"
tm "WireNameMgr"
)
)
on &93
)
*590 (Wire
uid 5351,0
shape (OrthoPolyLine
uid 5352,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "135750,3000,146000,3000"
pts [
"135750,3000"
"142000,3000"
"146000,3000"
]
)
start &257
end &94
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5354,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "137750,-3000,145250,-2000"
st "DAC1_DFB : (13:0)"
blo "137750,-2200"
tm "WireNameMgr"
)
)
on &427
)
*591 (Wire
uid 5547,0
shape (OrthoPolyLine
uid 5548,0
va (VaSet
vasetType 3
)
xt "148000,19000,160250,19000"
pts [
"148000,19000"
"160250,19000"
]
)
end &264
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5552,0
va (VaSet
bg "0,0,0"
)
xt "153000,17600,160900,19000"
st "wren_current"
blo "153000,18700"
tm "WireNameMgr"
)
)
on &89
)
*592 (Wire
uid 5553,0
shape (OrthoPolyLine
uid 5554,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "152000,8000,160250,8000"
pts [
"152000,8000"
"160250,8000"
]
)
start &95
end &274
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5556,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "154000,7000,161100,8000"
st "ADC2_DR : (13:0)"
blo "154000,7800"
tm "WireNameMgr"
)
)
on &420
)
*593 (Wire
uid 5557,0
shape (OrthoPolyLine
uid 5558,0
va (VaSet
vasetType 3
)
xt "149000,11000,160250,11000"
pts [
"149000,11000"
"160250,11000"
]
)
start &96
end &273
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5560,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "151000,10000,158000,11000"
st "ADC2_BUS_OVR"
blo "151000,10800"
tm "WireNameMgr"
)
)
on &413
)
*594 (Wire
uid 5561,0
shape (OrthoPolyLine
uid 5562,0
va (VaSet
vasetType 3
)
xt "149000,10000,160250,10000"
pts [
"149000,10000"
"160250,10000"
]
)
start &97
end &272
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5564,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "151000,9000,159500,10000"
st "ADC2_BUS_AREADY"
blo "151000,9800"
tm "WireNameMgr"
)
)
on &406
)
*595 (Wire
uid 5565,0
shape (OrthoPolyLine
uid 5566,0
va (VaSet
vasetType 3
)
xt "146000,15000,160250,15000"
pts [
"146000,15000"
"160250,15000"
]
)
end &262
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5570,0
va (VaSet
bg "0,0,0"
)
xt "149000,13600,156500,15000"
st "current_addr"
blo "149000,14700"
tm "WireNameMgr"
)
)
on &87
)
*596 (Wire
uid 5571,0
shape (OrthoPolyLine
uid 5572,0
va (VaSet
vasetType 3
)
xt "148000,27000,160250,27000"
pts [
"148000,27000"
"160250,27000"
]
)
end &268
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5576,0
va (VaSet
bg "0,0,0"
)
xt "151000,25600,158700,27000"
st "raw_data_en"
blo "151000,26700"
tm "WireNameMgr"
)
)
on &93
)
*597 (Wire
uid 5577,0
shape (OrthoPolyLine
uid 5578,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "183750,12000,190000,12000"
pts [
"183750,12000"
"190000,12000"
]
)
start &275
end &98
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5580,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "185750,9000,193250,10000"
st "DAC2_DFB : (13:0)"
blo "185750,9800"
tm "WireNameMgr"
)
)
on &428
)
*598 (Wire
uid 5581,0
shape (OrthoPolyLine
uid 5582,0
va (VaSet
vasetType 3
)
xt "148000,21000,160250,21000"
pts [
"148000,21000"
"160250,21000"
]
)
end &265
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5586,0
va (VaSet
bg "0,0,0"
)
xt "153000,19600,158400,21000"
st "wren_prev"
blo "153000,20700"
tm "WireNameMgr"
)
)
on &90
)
*599 (Wire
uid 5587,0
shape (OrthoPolyLine
uid 5588,0
va (VaSet
vasetType 3
)
xt "148000,25000,160250,25000"
pts [
"148000,25000"
"160250,25000"
]
)
end &267
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5592,0
va (VaSet
bg "0,0,0"
)
xt "151000,23600,160000,25000"
st "filtered_data_en"
blo "151000,24700"
tm "WireNameMgr"
)
)
on &92
)
*600 (Wire
uid 5593,0
shape (OrthoPolyLine
uid 5594,0
va (VaSet
vasetType 3
)
xt "146000,17000,160250,17000"
pts [
"146000,17000"
"160250,17000"
]
)
end &263
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5598,0
va (VaSet
bg "0,0,0"
)
xt "149000,15600,154000,17000"
st "prev_addr"
blo "149000,16700"
tm "WireNameMgr"
)
)
on &88
)
*601 (Wire
uid 5599,0
shape (OrthoPolyLine
uid 5600,0
va (VaSet
vasetType 3
)
xt "148000,23000,160250,23000"
pts [
"148000,23000"
"160250,23000"
]
)
end &266
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5604,0
va (VaSet
bg "0,0,0"
)
xt "151000,21600,158500,23000"
st "eng_data_en"
blo "151000,22700"
tm "WireNameMgr"
)
)
on &91
)
*602 (Wire
uid 5678,0
shape (OrthoPolyLine
uid 5679,0
va (VaSet
vasetType 3
)
xt "97000,40000,114250,40000"
pts [
"97000,40000"
"114250,40000"
]
)
end &280
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5683,0
va (VaSet
bg "0,0,0"
)
xt "102000,38600,109500,40000"
st "current_addr"
blo "102000,39700"
tm "WireNameMgr"
)
)
on &87
)
*603 (Wire
uid 5690,0
shape (OrthoPolyLine
uid 5691,0
va (VaSet
vasetType 3
)
xt "99000,52000,114250,52000"
pts [
"99000,52000"
"114250,52000"
]
)
end &286
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5695,0
va (VaSet
bg "0,0,0"
)
xt "103000,50600,110700,52000"
st "raw_data_en"
blo "103000,51700"
tm "WireNameMgr"
)
)
on &93
)
*604 (Wire
uid 5702,0
shape (OrthoPolyLine
uid 5703,0
va (VaSet
vasetType 3
)
xt "99000,44000,114250,44000"
pts [
"99000,44000"
"114250,44000"
]
)
end &282
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5707,0
va (VaSet
bg "0,0,0"
)
xt "104000,42600,111900,44000"
st "wren_current"
blo "104000,43700"
tm "WireNameMgr"
)
)
on &89
)
*605 (Wire
uid 5714,0
shape (OrthoPolyLine
uid 5715,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108000,33000,114250,33000"
pts [
"108000,33000"
"114250,33000"
]
)
start &99
end &292
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5717,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "110000,32000,117100,33000"
st "ADC3_DR : (13:0)"
blo "110000,32800"
tm "WireNameMgr"
)
)
on &421
)
*606 (Wire
uid 5718,0
shape (OrthoPolyLine
uid 5719,0
va (VaSet
vasetType 3
)
xt "99000,46000,114250,46000"
pts [
"99000,46000"
"114250,46000"
]
)
end &283
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5723,0
va (VaSet
bg "0,0,0"
)
xt "104000,44600,109400,46000"
st "wren_prev"
blo "104000,45700"
tm "WireNameMgr"
)
)
on &90
)
*607 (Wire
uid 5724,0
shape (OrthoPolyLine
uid 5725,0
va (VaSet
vasetType 3
)
xt "99000,48000,114250,48000"
pts [
"99000,48000"
"114250,48000"
]
)
end &284
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5729,0
va (VaSet
bg "0,0,0"
)
xt "103000,46600,110500,48000"
st "eng_data_en"
blo "103000,47700"
tm "WireNameMgr"
)
)
on &91
)
*608 (Wire
uid 5730,0
shape (OrthoPolyLine
uid 5731,0
va (VaSet
vasetType 3
)
xt "99000,50000,114250,50000"
pts [
"99000,50000"
"114250,50000"
]
)
end &285
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5735,0
va (VaSet
bg "0,0,0"
)
xt "103000,48600,112000,50000"
st "filtered_data_en"
blo "103000,49700"
tm "WireNameMgr"
)
)
on &92
)
*609 (Wire
uid 5736,0
shape (OrthoPolyLine
uid 5737,0
va (VaSet
vasetType 3
)
xt "97000,42000,114250,42000"
pts [
"97000,42000"
"114250,42000"
]
)
end &281
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5741,0
va (VaSet
bg "0,0,0"
)
xt "102000,40600,107000,42000"
st "prev_addr"
blo "102000,41700"
tm "WireNameMgr"
)
)
on &88
)
*610 (Wire
uid 5932,0
shape (OrthoPolyLine
uid 5933,0
va (VaSet
vasetType 3
)
xt "144000,52000,160250,52000"
pts [
"144000,52000"
"160250,52000"
]
)
end &298
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5937,0
va (VaSet
bg "0,0,0"
)
xt "147000,50600,154500,52000"
st "current_addr"
blo "147000,51700"
tm "WireNameMgr"
)
)
on &87
)
*611 (Wire
uid 5944,0
shape (OrthoPolyLine
uid 5945,0
va (VaSet
vasetType 3
)
xt "147000,64000,160250,64000"
pts [
"147000,64000"
"160250,64000"
]
)
end &304
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5949,0
va (VaSet
bg "0,0,0"
)
xt "151000,62600,158700,64000"
st "raw_data_en"
blo "151000,63700"
tm "WireNameMgr"
)
)
on &93
)
*612 (Wire
uid 5950,0
shape (OrthoPolyLine
uid 5951,0
va (VaSet
vasetType 3
)
xt "150000,47000,160250,47000"
pts [
"150000,47000"
"160250,47000"
]
)
start &131
end &308
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5955,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "152000,46000,160500,47000"
st "ADC4_BUS_AREADY"
blo "152000,46800"
tm "WireNameMgr"
)
)
on &408
)
*613 (Wire
uid 5956,0
shape (OrthoPolyLine
uid 5957,0
va (VaSet
vasetType 3
)
xt "147000,56000,160250,56000"
pts [
"147000,56000"
"160250,56000"
]
)
end &300
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5960,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5961,0
va (VaSet
bg "0,0,0"
)
xt "151000,54600,158900,56000"
st "wren_current"
blo "151000,55700"
tm "WireNameMgr"
)
)
on &89
)
*614 (Wire
uid 5962,0
shape (OrthoPolyLine
uid 5963,0
va (VaSet
vasetType 3
)
xt "150000,48000,160250,48000"
pts [
"150000,48000"
"160250,48000"
]
)
start &132
end &309
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5967,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "152000,47000,159000,48000"
st "ADC4_BUS_OVR"
blo "152000,47800"
tm "WireNameMgr"
)
)
on &415
)
*615 (Wire
uid 5968,0
shape (OrthoPolyLine
uid 5969,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153000,45000,160250,45000"
pts [
"153000,45000"
"160250,45000"
]
)
start &100
end &310
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5971,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "155000,44000,162100,45000"
st "ADC4_DR : (13:0)"
blo "155000,44800"
tm "WireNameMgr"
)
)
on &422
)
*616 (Wire
uid 5972,0
shape (OrthoPolyLine
uid 5973,0
va (VaSet
vasetType 3
)
xt "147000,58000,160250,58000"
pts [
"147000,58000"
"160250,58000"
]
)
end &301
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5977,0
va (VaSet
bg "0,0,0"
)
xt "151000,56600,156400,58000"
st "wren_prev"
blo "151000,57700"
tm "WireNameMgr"
)
)
on &90
)
*617 (Wire
uid 5978,0
shape (OrthoPolyLine
uid 5979,0
va (VaSet
vasetType 3
)
xt "147000,60000,160250,60000"
pts [
"147000,60000"
"160250,60000"
]
)
end &302
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5983,0
va (VaSet
bg "0,0,0"
)
xt "151000,58600,158500,60000"
st "eng_data_en"
blo "151000,59700"
tm "WireNameMgr"
)
)
on &91
)
*618 (Wire
uid 5984,0
shape (OrthoPolyLine
uid 5985,0
va (VaSet
vasetType 3
)
xt "147000,62000,160250,62000"
pts [
"147000,62000"
"160250,62000"
]
)
end &303
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5989,0
va (VaSet
bg "0,0,0"
)
xt "151000,60600,160000,62000"
st "filtered_data_en"
blo "151000,61700"
tm "WireNameMgr"
)
)
on &92
)
*619 (Wire
uid 5990,0
shape (OrthoPolyLine
uid 5991,0
va (VaSet
vasetType 3
)
xt "145000,54000,160250,54000"
pts [
"145000,54000"
"160250,54000"
]
)
end &299
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5995,0
va (VaSet
bg "0,0,0"
)
xt "147000,52600,152000,54000"
st "prev_addr"
blo "147000,53700"
tm "WireNameMgr"
)
)
on &88
)
*620 (Wire
uid 6014,0
shape (OrthoPolyLine
uid 6015,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "135750,37000,145000,37000"
pts [
"135750,37000"
"145000,37000"
]
)
start &293
end &101
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6016,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6017,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "137750,34000,145250,35000"
st "DAC3_DFB : (13:0)"
blo "137750,34800"
tm "WireNameMgr"
)
)
on &429
)
*621 (Wire
uid 6026,0
shape (OrthoPolyLine
uid 6027,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "183750,49000,190000,49000"
pts [
"183750,49000"
"187000,49000"
"190000,49000"
]
)
start &311
end &102
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6029,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "185750,46000,193250,47000"
st "DAC4_DFB : (13:0)"
blo "185750,46800"
tm "WireNameMgr"
)
)
on &430
)
*622 (Wire
uid 6062,0
shape (OrthoPolyLine
uid 6063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "135750,1000,219000,1000"
pts [
"135750,1000"
"177000,1000"
"219000,1000"
]
)
start &251
end &103
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6067,0
va (VaSet
bg "0,0,0"
)
xt "138000,-2400,152500,-1000"
st "DATA_OUT_COL1 : (31:0)"
blo "138000,-1300"
tm "WireNameMgr"
)
)
on &134
)
*623 (Wire
uid 6070,0
shape (OrthoPolyLine
uid 6071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "135750,35000,219000,35000"
pts [
"135750,35000"
"219000,35000"
]
)
start &287
end &103
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6075,0
va (VaSet
bg "0,0,0"
)
xt "138000,33600,152500,35000"
st "DATA_OUT_COL3 : (31:0)"
blo "138000,34700"
tm "WireNameMgr"
)
)
on &109
)
*624 (Wire
uid 6078,0
shape (OrthoPolyLine
uid 6079,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "183750,10000,219000,10000"
pts [
"183750,10000"
"219000,10000"
]
)
start &269
end &103
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6083,0
va (VaSet
bg "0,0,0"
)
xt "187000,8600,201500,10000"
st "DATA_OUT_COL2 : (31:0)"
blo "187000,9700"
tm "WireNameMgr"
)
)
on &108
)
*625 (Wire
uid 6086,0
shape (OrthoPolyLine
uid 6087,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "183750,47000,219000,47000"
pts [
"183750,47000"
"219000,47000"
]
)
start &305
end &103
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6091,0
va (VaSet
bg "0,0,0"
)
xt "186000,45600,200500,47000"
st "DATA_OUT_COL4 : (31:0)"
blo "186000,46700"
tm "WireNameMgr"
)
)
on &133
)
*626 (Wire
uid 6392,0
shape (OrthoPolyLine
uid 6393,0
va (VaSet
vasetType 3
)
xt "100000,85000,114250,85000"
pts [
"100000,85000"
"114250,85000"
]
)
end &318
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6397,0
va (VaSet
bg "0,0,0"
)
xt "103000,83600,110900,85000"
st "wren_current"
blo "103000,84700"
tm "WireNameMgr"
)
)
on &89
)
*627 (Wire
uid 6398,0
shape (OrthoPolyLine
uid 6399,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,74000,114250,74000"
pts [
"107000,74000"
"114250,74000"
]
)
start &112
end &328
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6400,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6401,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "109000,73000,116100,74000"
st "ADC5_DR : (13:0)"
blo "109000,73800"
tm "WireNameMgr"
)
)
on &423
)
*628 (Wire
uid 6402,0
shape (OrthoPolyLine
uid 6403,0
va (VaSet
vasetType 3
)
xt "104000,77000,114250,77000"
pts [
"104000,77000"
"114250,77000"
]
)
start &110
end &327
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6405,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "106000,76000,113000,77000"
st "ADC5_BUS_OVR"
blo "106000,76800"
tm "WireNameMgr"
)
)
on &416
)
*629 (Wire
uid 6406,0
shape (OrthoPolyLine
uid 6407,0
va (VaSet
vasetType 3
)
xt "144000,90000,159250,90000"
pts [
"144000,90000"
"159250,90000"
]
)
end &334
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6411,0
va (VaSet
bg "0,0,0"
)
xt "149000,88600,156500,90000"
st "current_addr"
blo "149000,89700"
tm "WireNameMgr"
)
)
on &87
)
*630 (Wire
uid 6412,0
shape (OrthoPolyLine
uid 6413,0
va (VaSet
vasetType 3
)
xt "104000,76000,114250,76000"
pts [
"104000,76000"
"114250,76000"
]
)
start &111
end &326
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6415,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "106000,75000,114500,76000"
st "ADC5_BUS_AREADY"
blo "106000,75800"
tm "WireNameMgr"
)
)
on &409
)
*631 (Wire
uid 6416,0
shape (OrthoPolyLine
uid 6417,0
va (VaSet
vasetType 3
)
xt "98000,81000,114250,81000"
pts [
"98000,81000"
"114250,81000"
]
)
end &316
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6421,0
va (VaSet
bg "0,0,0"
)
xt "103000,78600,110500,80000"
st "current_addr"
blo "103000,79700"
tm "WireNameMgr"
)
)
on &87
)
*632 (Wire
uid 6422,0
shape (OrthoPolyLine
uid 6423,0
va (VaSet
vasetType 3
)
xt "100000,93000,114250,93000"
pts [
"100000,93000"
"114250,93000"
]
)
end &322
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6427,0
va (VaSet
bg "0,0,0"
)
xt "105000,90600,112700,92000"
st "raw_data_en"
blo "105000,91700"
tm "WireNameMgr"
)
)
on &93
)
*633 (Wire
uid 6428,0
shape (OrthoPolyLine
uid 6429,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "135750,78000,145000,78000"
pts [
"135750,78000"
"145000,78000"
]
)
start &329
end &115
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6431,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "137750,72000,145250,73000"
st "DAC5_DFB : (13:0)"
blo "137750,72800"
tm "WireNameMgr"
)
)
on &431
)
*634 (Wire
uid 6432,0
shape (OrthoPolyLine
uid 6433,0
va (VaSet
vasetType 3
)
xt "100000,87000,114250,87000"
pts [
"100000,87000"
"114250,87000"
]
)
end &319
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6437,0
va (VaSet
bg "0,0,0"
)
xt "105000,84600,110400,86000"
st "wren_prev"
blo "105000,85700"
tm "WireNameMgr"
)
)
on &90
)
*635 (Wire
uid 6438,0
shape (OrthoPolyLine
uid 6439,0
va (VaSet
vasetType 3
)
xt "100000,91000,114250,91000"
pts [
"100000,91000"
"114250,91000"
]
)
end &321
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6443,0
va (VaSet
bg "0,0,0"
)
xt "105000,88600,114000,90000"
st "filtered_data_en"
blo "105000,89700"
tm "WireNameMgr"
)
)
on &92
)
*636 (Wire
uid 6444,0
shape (OrthoPolyLine
uid 6445,0
va (VaSet
vasetType 3
)
xt "98000,83000,114250,83000"
pts [
"98000,83000"
"114250,83000"
]
)
end &317
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6449,0
va (VaSet
bg "0,0,0"
)
xt "103000,81600,108000,83000"
st "prev_addr"
blo "103000,82700"
tm "WireNameMgr"
)
)
on &88
)
*637 (Wire
uid 6450,0
shape (OrthoPolyLine
uid 6451,0
va (VaSet
vasetType 3
)
xt "100000,89000,114250,89000"
pts [
"100000,89000"
"114250,89000"
]
)
end &320
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6455,0
va (VaSet
bg "0,0,0"
)
xt "105000,86600,112500,88000"
st "eng_data_en"
blo "105000,87700"
tm "WireNameMgr"
)
)
on &91
)
*638 (Wire
uid 6456,0
shape (OrthoPolyLine
uid 6457,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "183750,87000,189000,87000"
pts [
"183750,87000"
"189000,87000"
]
)
start &347
end &120
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6459,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "185750,84000,193250,85000"
st "DAC6_DFB : (13:0)"
blo "185750,84800"
tm "WireNameMgr"
)
)
on &432
)
*639 (Wire
uid 6460,0
shape (OrthoPolyLine
uid 6461,0
va (VaSet
vasetType 3
)
xt "146000,102000,159250,102000"
pts [
"146000,102000"
"159250,102000"
]
)
end &340
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6465,0
va (VaSet
bg "0,0,0"
)
xt "150000,100600,157700,102000"
st "raw_data_en"
blo "150000,101700"
tm "WireNameMgr"
)
)
on &93
)
*640 (Wire
uid 6466,0
shape (OrthoPolyLine
uid 6467,0
va (VaSet
vasetType 3
)
xt "148000,85000,159250,85000"
pts [
"148000,85000"
"159250,85000"
]
)
start &116
end &344
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6469,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "150000,84000,158500,85000"
st "ADC6_BUS_AREADY"
blo "150000,84800"
tm "WireNameMgr"
)
)
on &410
)
*641 (Wire
uid 6470,0
shape (OrthoPolyLine
uid 6471,0
va (VaSet
vasetType 3
)
xt "146000,94000,159250,94000"
pts [
"146000,94000"
"159250,94000"
]
)
end &336
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6475,0
va (VaSet
bg "0,0,0"
)
xt "150000,92600,157900,94000"
st "wren_current"
blo "150000,93700"
tm "WireNameMgr"
)
)
on &89
)
*642 (Wire
uid 6476,0
shape (OrthoPolyLine
uid 6477,0
va (VaSet
vasetType 3
)
xt "148000,86000,159250,86000"
pts [
"148000,86000"
"159250,86000"
]
)
start &117
end &345
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6479,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "150000,85000,157000,86000"
st "ADC6_BUS_OVR"
blo "150000,85800"
tm "WireNameMgr"
)
)
on &417
)
*643 (Wire
uid 6480,0
shape (OrthoPolyLine
uid 6481,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151000,83000,159250,83000"
pts [
"151000,83000"
"159250,83000"
]
)
start &118
end &346
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6483,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "153000,82000,160100,83000"
st "ADC6_DR : (13:0)"
blo "153000,82800"
tm "WireNameMgr"
)
)
on &424
)
*644 (Wire
uid 6484,0
shape (OrthoPolyLine
uid 6485,0
va (VaSet
vasetType 3
)
xt "146000,96000,159250,96000"
pts [
"146000,96000"
"159250,96000"
]
)
end &337
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6489,0
va (VaSet
bg "0,0,0"
)
xt "150000,94600,155400,96000"
st "wren_prev"
blo "150000,95700"
tm "WireNameMgr"
)
)
on &90
)
*645 (Wire
uid 6490,0
shape (OrthoPolyLine
uid 6491,0
va (VaSet
vasetType 3
)
xt "146000,98000,159250,98000"
pts [
"146000,98000"
"159250,98000"
]
)
end &338
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6495,0
va (VaSet
bg "0,0,0"
)
xt "150000,96600,157500,98000"
st "eng_data_en"
blo "150000,97700"
tm "WireNameMgr"
)
)
on &91
)
*646 (Wire
uid 6496,0
shape (OrthoPolyLine
uid 6497,0
va (VaSet
vasetType 3
)
xt "146000,100000,159250,100000"
pts [
"146000,100000"
"159250,100000"
]
)
end &339
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6501,0
va (VaSet
bg "0,0,0"
)
xt "150000,98600,159000,100000"
st "filtered_data_en"
blo "150000,99700"
tm "WireNameMgr"
)
)
on &92
)
*647 (Wire
uid 6502,0
shape (OrthoPolyLine
uid 6503,0
va (VaSet
vasetType 3
)
xt "144000,92000,159250,92000"
pts [
"144000,92000"
"159250,92000"
]
)
end &335
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6507,0
va (VaSet
bg "0,0,0"
)
xt "149000,90600,154000,92000"
st "prev_addr"
blo "149000,91700"
tm "WireNameMgr"
)
)
on &88
)
*648 (Wire
uid 6508,0
shape (OrthoPolyLine
uid 6509,0
va (VaSet
vasetType 3
)
xt "104000,111000,114250,111000"
pts [
"104000,111000"
"114250,111000"
]
)
start &129
end &363
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6513,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "106000,110000,113000,111000"
st "ADC7_BUS_OVR"
blo "106000,110800"
tm "WireNameMgr"
)
)
on &418
)
*649 (Wire
uid 6514,0
shape (OrthoPolyLine
uid 6515,0
va (VaSet
vasetType 3
)
xt "101000,125000,114250,125000"
pts [
"101000,125000"
"114250,125000"
]
)
end &357
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6519,0
va (VaSet
bg "0,0,0"
)
xt "105000,123600,114000,125000"
st "filtered_data_en"
blo "105000,124700"
tm "WireNameMgr"
)
)
on &92
)
*650 (Wire
uid 6520,0
shape (OrthoPolyLine
uid 6521,0
va (VaSet
vasetType 3
)
xt "101000,127000,114250,127000"
pts [
"101000,127000"
"114250,127000"
]
)
end &358
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6525,0
va (VaSet
bg "0,0,0"
)
xt "105000,125600,112700,127000"
st "raw_data_en"
blo "105000,126700"
tm "WireNameMgr"
)
)
on &93
)
*651 (Wire
uid 6526,0
shape (OrthoPolyLine
uid 6527,0
va (VaSet
vasetType 3
)
xt "101000,121000,114250,121000"
pts [
"101000,121000"
"114250,121000"
]
)
end &355
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6531,0
va (VaSet
bg "0,0,0"
)
xt "104000,119600,109400,121000"
st "wren_prev"
blo "104000,120700"
tm "WireNameMgr"
)
)
on &90
)
*652 (Wire
uid 6532,0
shape (OrthoPolyLine
uid 6533,0
va (VaSet
vasetType 3
)
xt "101000,119000,114250,119000"
pts [
"101000,119000"
"114250,119000"
]
)
end &354
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6537,0
va (VaSet
bg "0,0,0"
)
xt "104000,117600,111900,119000"
st "wren_current"
blo "104000,118700"
tm "WireNameMgr"
)
)
on &89
)
*653 (Wire
uid 6538,0
shape (OrthoPolyLine
uid 6539,0
va (VaSet
vasetType 3
)
xt "101000,123000,114250,123000"
pts [
"101000,123000"
"114250,123000"
]
)
end &356
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6543,0
va (VaSet
bg "0,0,0"
)
xt "105000,121600,112500,123000"
st "eng_data_en"
blo "105000,122700"
tm "WireNameMgr"
)
)
on &91
)
*654 (Wire
uid 6544,0
shape (OrthoPolyLine
uid 6545,0
va (VaSet
vasetType 3
)
xt "99000,115000,114250,115000"
pts [
"99000,115000"
"114250,115000"
]
)
end &352
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6549,0
va (VaSet
bg "0,0,0"
)
xt "103000,113600,110500,115000"
st "current_addr"
blo "103000,114700"
tm "WireNameMgr"
)
)
on &87
)
*655 (Wire
uid 6550,0
shape (OrthoPolyLine
uid 6551,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,108000,114250,108000"
pts [
"107000,108000"
"114250,108000"
]
)
start &113
end &364
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6553,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "109000,107000,116100,108000"
st "ADC7_DR : (13:0)"
blo "109000,107800"
tm "WireNameMgr"
)
)
on &425
)
*656 (Wire
uid 6554,0
shape (OrthoPolyLine
uid 6555,0
va (VaSet
vasetType 3
)
xt "104000,110000,114250,110000"
pts [
"104000,110000"
"114250,110000"
]
)
start &130
end &362
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6559,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "106000,109000,114500,110000"
st "ADC7_BUS_AREADY"
blo "106000,109800"
tm "WireNameMgr"
)
)
on &411
)
*657 (Wire
uid 6560,0
shape (OrthoPolyLine
uid 6561,0
va (VaSet
vasetType 3
)
xt "99000,117000,114250,117000"
pts [
"99000,117000"
"114250,117000"
]
)
end &353
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6565,0
va (VaSet
bg "0,0,0"
)
xt "103000,115600,108000,117000"
st "prev_addr"
blo "103000,116700"
tm "WireNameMgr"
)
)
on &88
)
*658 (Wire
uid 6566,0
shape (OrthoPolyLine
uid 6567,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "183750,124000,189000,124000"
pts [
"183750,124000"
"189000,124000"
]
)
start &384
end &121
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6568,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6569,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "185750,121000,193250,122000"
st "DAC8_DFB : (13:0)"
blo "185750,121800"
tm "WireNameMgr"
)
)
on &434
)
*659 (Wire
uid 6570,0
shape (OrthoPolyLine
uid 6571,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "135750,112000,144000,112000"
pts [
"135750,112000"
"144000,112000"
]
)
start &365
end &114
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6573,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "137750,109000,145250,110000"
st "DAC7_DFB : (13:0)"
blo "137750,109800"
tm "WireNameMgr"
)
)
on &433
)
*660 (Wire
uid 6574,0
shape (OrthoPolyLine
uid 6575,0
va (VaSet
vasetType 3
)
xt "143000,129000,160250,129000"
pts [
"143000,129000"
"160250,129000"
]
)
end &372
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6579,0
va (VaSet
bg "0,0,0"
)
xt "149000,127600,154000,129000"
st "prev_addr"
blo "149000,128700"
tm "WireNameMgr"
)
)
on &88
)
*661 (Wire
uid 6580,0
shape (OrthoPolyLine
uid 6581,0
va (VaSet
vasetType 3
)
xt "149000,123000,160250,123000"
pts [
"149000,123000"
"160250,123000"
]
)
start &127
end &382
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6585,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "151000,122000,158000,123000"
st "ADC8_BUS_OVR"
blo "151000,122800"
tm "WireNameMgr"
)
)
on &419
)
*662 (Wire
uid 6586,0
shape (OrthoPolyLine
uid 6587,0
va (VaSet
vasetType 3
)
xt "145000,131000,160250,131000"
pts [
"145000,131000"
"160250,131000"
]
)
end &373
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6591,0
va (VaSet
bg "0,0,0"
)
xt "151000,129600,158900,131000"
st "wren_current"
blo "151000,130700"
tm "WireNameMgr"
)
)
on &89
)
*663 (Wire
uid 6592,0
shape (OrthoPolyLine
uid 6593,0
va (VaSet
vasetType 3
)
xt "149000,122000,160250,122000"
pts [
"149000,122000"
"160250,122000"
]
)
start &128
end &381
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6597,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "151000,121000,159500,122000"
st "ADC8_BUS_AREADY"
blo "151000,121800"
tm "WireNameMgr"
)
)
on &412
)
*664 (Wire
uid 6598,0
shape (OrthoPolyLine
uid 6599,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "152000,120000,160250,120000"
pts [
"152000,120000"
"160250,120000"
]
)
start &119
end &383
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6601,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "154000,119000,161100,120000"
st "ADC8_DR : (13:0)"
blo "154000,119800"
tm "WireNameMgr"
)
)
on &426
)
*665 (Wire
uid 6602,0
shape (OrthoPolyLine
uid 6603,0
va (VaSet
vasetType 3
)
xt "143000,127000,160250,127000"
pts [
"143000,127000"
"160250,127000"
]
)
end &371
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6607,0
va (VaSet
bg "0,0,0"
)
xt "149000,125600,156500,127000"
st "current_addr"
blo "149000,126700"
tm "WireNameMgr"
)
)
on &87
)
*666 (Wire
uid 6608,0
shape (OrthoPolyLine
uid 6609,0
va (VaSet
vasetType 3
)
xt "145000,137000,160250,137000"
pts [
"145000,137000"
"160250,137000"
]
)
end &376
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6613,0
va (VaSet
bg "0,0,0"
)
xt "149000,135600,158000,137000"
st "filtered_data_en"
blo "149000,136700"
tm "WireNameMgr"
)
)
on &92
)
*667 (Wire
uid 6614,0
shape (OrthoPolyLine
uid 6615,0
va (VaSet
vasetType 3
)
xt "145000,135000,160250,135000"
pts [
"145000,135000"
"160250,135000"
]
)
end &375
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6619,0
va (VaSet
bg "0,0,0"
)
xt "149000,133600,156500,135000"
st "eng_data_en"
blo "149000,134700"
tm "WireNameMgr"
)
)
on &91
)
*668 (Wire
uid 6620,0
shape (OrthoPolyLine
uid 6621,0
va (VaSet
vasetType 3
)
xt "145000,133000,160250,133000"
pts [
"145000,133000"
"160250,133000"
]
)
end &374
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6624,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6625,0
va (VaSet
bg "0,0,0"
)
xt "151000,131600,156400,133000"
st "wren_prev"
blo "151000,132700"
tm "WireNameMgr"
)
)
on &90
)
*669 (Wire
uid 6626,0
shape (OrthoPolyLine
uid 6627,0
va (VaSet
vasetType 3
)
xt "145000,139000,160250,139000"
pts [
"145000,139000"
"160250,139000"
]
)
end &377
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6631,0
va (VaSet
bg "0,0,0"
)
xt "149000,137600,156700,139000"
st "raw_data_en"
blo "149000,138700"
tm "WireNameMgr"
)
)
on &93
)
*670 (Wire
uid 6632,0
shape (OrthoPolyLine
uid 6633,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "135750,76000,219000,76000"
pts [
"135750,76000"
"219000,76000"
]
)
start &323
end &103
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6637,0
va (VaSet
bg "0,0,0"
)
xt "138000,74600,152500,76000"
st "DATA_OUT_COL5 : (31:0)"
blo "138000,75700"
tm "WireNameMgr"
)
)
on &124
)
*671 (Wire
uid 6638,0
shape (OrthoPolyLine
uid 6639,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "135750,110000,219000,110000"
pts [
"135750,110000"
"219000,110000"
]
)
start &359
end &103
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6643,0
va (VaSet
bg "0,0,0"
)
xt "138000,108600,152500,110000"
st "DATA_OUT_COL7 : (31:0)"
blo "138000,109700"
tm "WireNameMgr"
)
)
on &125
)
*672 (Wire
uid 6644,0
shape (OrthoPolyLine
uid 6645,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "183750,85000,219000,85000"
pts [
"183750,85000"
"219000,85000"
]
)
start &341
end &103
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6649,0
va (VaSet
bg "0,0,0"
)
xt "190000,83600,204500,85000"
st "DATA_OUT_COL6 : (31:0)"
blo "190000,84700"
tm "WireNameMgr"
)
)
on &126
)
*673 (Wire
uid 6650,0
shape (OrthoPolyLine
uid 6651,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "183750,122000,219000,122000"
pts [
"183750,122000"
"219000,122000"
]
)
start &378
end &103
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 6654,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6655,0
va (VaSet
bg "0,0,0"
)
xt "187000,119600,201500,121000"
st "DATA_OUT_COL8 : (31:0)"
blo "187000,120700"
tm "WireNameMgr"
)
)
on &388
)
*674 (Wire
uid 6660,0
shape (OrthoPolyLine
uid 6661,0
va (VaSet
vasetType 3
)
xt "108000,35000,114250,35000"
pts [
"108000,35000"
"114250,35000"
]
)
start &122
end &290
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6663,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "110000,34000,118500,35000"
st "ADC3_BUS_AREADY"
blo "110000,34800"
tm "WireNameMgr"
)
)
on &407
)
*675 (Wire
uid 6672,0
shape (OrthoPolyLine
uid 6673,0
va (VaSet
vasetType 3
)
xt "108000,36000,114250,36000"
pts [
"108000,36000"
"114250,36000"
]
)
start &123
end &291
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6677,0
va (VaSet
isHidden 1
bg "0,0,0"
)
xt "110000,35000,117000,36000"
st "ADC3_BUS_OVR"
blo "110000,35800"
tm "WireNameMgr"
)
)
on &414
)
*676 (Wire
uid 6776,0
shape (OrthoPolyLine
uid 6777,0
va (VaSet
vasetType 3
)
xt "82000,-12000,92000,-12000"
pts [
"82000,-12000"
"92000,-12000"
]
)
start &135
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 6782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6783,0
va (VaSet
bg "0,0,0"
)
xt "84000,-13400,89000,-12000"
st "prev_addr"
blo "84000,-12300"
tm "WireNameMgr"
)
)
on &88
)
*677 (Wire
uid 6786,0
shape (OrthoPolyLine
uid 6787,0
va (VaSet
vasetType 3
)
xt "82000,-9000,92000,-9000"
pts [
"82000,-9000"
"92000,-9000"
]
)
start &135
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 6792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6793,0
va (VaSet
bg "0,0,0"
)
xt "84000,-10400,91500,-9000"
st "current_addr"
blo "84000,-9300"
tm "WireNameMgr"
)
)
on &87
)
*678 (Wire
uid 6796,0
shape (OrthoPolyLine
uid 6797,0
va (VaSet
vasetType 3
)
xt "82000,-6000,92000,-6000"
pts [
"82000,-6000"
"92000,-6000"
]
)
start &135
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 6802,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6803,0
va (VaSet
bg "0,0,0"
)
xt "84000,-7400,88900,-6000"
st "next_addr"
blo "84000,-6300"
tm "WireNameMgr"
)
)
on &140
)
*679 (Wire
uid 7012,0
shape (OrthoPolyLine
uid 7013,0
va (VaSet
vasetType 3
)
xt "267000,87000,274000,87000"
pts [
"267000,87000"
"274000,87000"
]
)
start &185
end &178
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7019,0
va (VaSet
bg "0,0,0"
)
xt "268000,85600,273300,87000"
st "Power_OK"
blo "268000,86700"
tm "WireNameMgr"
)
)
on &192
)
*680 (Wire
uid 7020,0
shape (OrthoPolyLine
uid 7021,0
va (VaSet
vasetType 3
)
xt "242000,98000,251000,98000"
pts [
"242000,98000"
"247000,98000"
"251000,98000"
]
)
start &190
end &185
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7025,0
va (VaSet
bg "0,0,0"
)
xt "244000,96600,247000,97600"
st "N15VOK"
blo "244000,97400"
tm "WireNameMgr"
)
)
on &523
)
*681 (Wire
uid 7026,0
shape (OrthoPolyLine
uid 7027,0
va (VaSet
vasetType 3
)
xt "242000,83000,251000,83000"
pts [
"242000,83000"
"247000,83000"
"251000,83000"
]
)
start &176
end &185
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7031,0
va (VaSet
bg "0,0,0"
)
xt "244000,81600,248600,82600"
st "MINUS7VOK"
blo "244000,82400"
tm "WireNameMgr"
)
)
on &525
)
*682 (Wire
uid 7032,0
shape (OrthoPolyLine
uid 7033,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "267000,72000,292000,72000"
pts [
"267000,72000"
"292000,72000"
]
)
start &170
end &169
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7037,0
va (VaSet
bg "0,0,0"
)
xt "269000,70600,276600,72000"
st "DIAGS : (9:0)"
blo "269000,71700"
tm "WireNameMgr"
)
)
on &193
)
*683 (Wire
uid 7044,0
shape (OrthoPolyLine
uid 7045,0
va (VaSet
vasetType 3
)
xt "285000,83000,293000,83000"
pts [
"285000,83000"
"293000,83000"
]
)
start &178
end &175
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7049,0
va (VaSet
bg "0,0,0"
)
xt "287000,81600,292700,83000"
st "LED_power"
blo "287000,82700"
tm "WireNameMgr"
)
)
on &194
)
*684 (Wire
uid 7056,0
shape (OrthoPolyLine
uid 7057,0
va (VaSet
vasetType 3
)
xt "242000,101000,251000,101000"
pts [
"242000,101000"
"247000,101000"
"251000,101000"
]
)
start &191
end &185
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7061,0
va (VaSet
bg "0,0,0"
)
xt "244000,99600,246600,100600"
st "N7VOK"
blo "244000,100400"
tm "WireNameMgr"
)
)
on &524
)
*685 (Wire
uid 7062,0
shape (OrthoPolyLine
uid 7063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "267000,23000,279000,23000"
pts [
"279000,23000"
"267000,23000"
]
)
end &152
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7069,0
va (VaSet
bg "0,0,0"
)
xt "269000,21600,277200,23000"
st "r_addr : (31:0)"
blo "269000,22700"
tm "WireNameMgr"
)
)
on &22
)
*686 (Wire
uid 7070,0
shape (OrthoPolyLine
uid 7071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "242000,23000,256000,23000"
pts [
"242000,23000"
"256000,23000"
]
)
start &151
end &152
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7075,0
va (VaSet
bg "0,0,0"
)
xt "243000,21600,248100,22600"
st "SIDIN : (3:0)"
blo "243000,22400"
tm "WireNameMgr"
)
)
on &448
)
*687 (Wire
uid 7082,0
shape (OrthoPolyLine
uid 7083,0
va (VaSet
vasetType 3
)
xt "242000,4000,256000,4000"
pts [
"242000,4000"
"256000,4000"
]
)
start &145
end &146
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7087,0
va (VaSet
bg "0,0,0"
)
xt "244000,3000,247200,4400"
st "CardID"
blo "244000,4100"
tm "WireNameMgr"
)
)
on &196
)
*688 (Wire
uid 7088,0
shape (OrthoPolyLine
uid 7089,0
va (VaSet
vasetType 3
)
xt "267000,15000,279000,15000"
pts [
"279000,15000"
"267000,15000"
]
)
end &146
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7095,0
va (VaSet
bg "0,0,0"
)
xt "269000,13600,271000,15000"
st "r_rd"
blo "269000,14700"
tm "WireNameMgr"
)
)
on &25
)
*689 (Wire
uid 7096,0
shape (OrthoPolyLine
uid 7097,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "267000,29000,279000,29000"
pts [
"279000,29000"
"267000,29000"
]
)
end &152
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7103,0
va (VaSet
bg "0,0,0"
)
xt "269000,27600,276400,29000"
st "r_din : (31:0)"
blo "269000,28700"
tm "WireNameMgr"
)
)
on &24
)
*690 (Wire
uid 7104,0
shape (OrthoPolyLine
uid 7105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "267000,3000,279000,3000"
pts [
"279000,3000"
"267000,3000"
]
)
end &146
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7111,0
va (VaSet
bg "0,0,0"
)
xt "269000,1600,277200,3000"
st "r_addr : (31:0)"
blo "269000,2700"
tm "WireNameMgr"
)
)
on &22
)
*691 (Wire
uid 7112,0
shape (OrthoPolyLine
uid 7113,0
va (VaSet
vasetType 3
)
xt "285000,92000,293000,92000"
pts [
"285000,92000"
"293000,92000"
]
)
start &178
end &184
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7117,0
va (VaSet
bg "0,0,0"
)
xt "287000,90600,292300,92000"
st "LED_spare"
blo "287000,91700"
tm "WireNameMgr"
)
)
on &197
)
*692 (Wire
uid 7118,0
shape (OrthoPolyLine
uid 7119,0
va (VaSet
vasetType 3
)
xt "267000,12000,279000,12000"
pts [
"279000,12000"
"267000,12000"
]
)
end &146
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7125,0
va (VaSet
bg "0,0,0"
)
xt "269000,10600,271400,12000"
st "r_wr"
blo "269000,11700"
tm "WireNameMgr"
)
)
on &26
)
*693 (Wire
uid 7126,0
shape (OrthoPolyLine
uid 7127,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "267000,26000,279000,26000"
pts [
"279000,26000"
"267000,26000"
]
)
end &152
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7133,0
va (VaSet
bg "0,0,0"
)
xt "269000,24600,277100,26000"
st "r_dout : (31:0)"
blo "269000,25700"
tm "WireNameMgr"
)
)
on &19
)
*694 (Wire
uid 7140,0
shape (OrthoPolyLine
uid 7141,0
va (VaSet
vasetType 3
)
xt "285000,86000,293000,86000"
pts [
"285000,86000"
"293000,86000"
]
)
start &178
end &177
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7145,0
va (VaSet
bg "0,0,0"
)
xt "287000,84600,291900,86000"
st "LED_error"
blo "287000,85700"
tm "WireNameMgr"
)
)
on &198
)
*695 (Wire
uid 7146,0
shape (OrthoPolyLine
uid 7147,0
va (VaSet
vasetType 3
)
xt "267000,35000,279000,35000"
pts [
"279000,35000"
"267000,35000"
]
)
end &152
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7153,0
va (VaSet
bg "0,0,0"
)
xt "269000,33600,271000,35000"
st "r_rd"
blo "269000,34700"
tm "WireNameMgr"
)
)
on &25
)
*696 (Wire
uid 7154,0
shape (OrthoPolyLine
uid 7155,0
va (VaSet
vasetType 3
)
xt "285000,89000,293000,89000"
pts [
"285000,89000"
"293000,89000"
]
)
start &178
end &183
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7159,0
va (VaSet
bg "0,0,0"
)
xt "287000,87600,293800,89000"
st "LED_Config"
blo "287000,88700"
tm "WireNameMgr"
)
)
on &195
)
*697 (Wire
uid 7160,0
shape (OrthoPolyLine
uid 7161,0
va (VaSet
vasetType 3
)
xt "244000,52000,256000,52000"
pts [
"244000,52000"
"256000,52000"
]
)
end &160
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7167,0
va (VaSet
bg "0,0,0"
)
xt "246000,50600,248400,52000"
st "r_wr"
blo "246000,51700"
tm "WireNameMgr"
)
)
on &26
)
*698 (Wire
uid 7168,0
shape (OrthoPolyLine
uid 7169,0
va (VaSet
vasetType 3
)
xt "267000,49000,292000,49000"
pts [
"267000,49000"
"292000,49000"
]
)
start &160
end &159
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7173,0
va (VaSet
bg "0,0,0"
)
xt "269000,47600,275200,49000"
st "FLASH_nWE"
blo "269000,48700"
tm "WireNameMgr"
)
)
on &199
)
*699 (Wire
uid 7174,0
shape (OrthoPolyLine
uid 7175,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "267000,9000,279000,9000"
pts [
"279000,9000"
"267000,9000"
]
)
end &146
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7181,0
va (VaSet
bg "0,0,0"
)
xt "269000,7600,276400,9000"
st "r_din : (31:0)"
blo "269000,8700"
tm "WireNameMgr"
)
)
on &24
)
*700 (Wire
uid 7182,0
shape (OrthoPolyLine
uid 7183,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,43000,256000,43000"
pts [
"244000,43000"
"256000,43000"
]
)
end &160
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7189,0
va (VaSet
bg "0,0,0"
)
xt "246000,41600,254200,43000"
st "r_addr : (31:0)"
blo "246000,42700"
tm "WireNameMgr"
)
)
on &22
)
*701 (Wire
uid 7190,0
shape (OrthoPolyLine
uid 7191,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "267000,43000,292000,43000"
pts [
"267000,43000"
"292000,43000"
]
)
start &160
end &157
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7195,0
va (VaSet
bg "0,0,0"
)
xt "269000,41600,280200,43000"
st "FLASH_addr : (20:0)"
blo "269000,42700"
tm "WireNameMgr"
)
)
on &200
)
*702 (Wire
uid 7196,0
shape (OrthoPolyLine
uid 7197,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,46000,256000,46000"
pts [
"244000,46000"
"256000,46000"
]
)
end &160
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7203,0
va (VaSet
bg "0,0,0"
)
xt "246000,44600,254100,46000"
st "r_dout : (31:0)"
blo "246000,45700"
tm "WireNameMgr"
)
)
on &19
)
*703 (Wire
uid 7204,0
shape (OrthoPolyLine
uid 7205,0
va (VaSet
vasetType 3
)
xt "267000,32000,279000,32000"
pts [
"279000,32000"
"267000,32000"
]
)
end &152
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7211,0
va (VaSet
bg "0,0,0"
)
xt "269000,30600,271400,32000"
st "r_wr"
blo "269000,31700"
tm "WireNameMgr"
)
)
on &26
)
*704 (Wire
uid 7212,0
shape (OrthoPolyLine
uid 7213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "267000,6000,279000,6000"
pts [
"279000,6000"
"267000,6000"
]
)
end &146
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7219,0
va (VaSet
bg "0,0,0"
)
xt "269000,4600,277100,6000"
st "r_dout : (31:0)"
blo "269000,5700"
tm "WireNameMgr"
)
)
on &19
)
*705 (Wire
uid 7220,0
shape (OrthoPolyLine
uid 7221,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "244000,49000,256000,49000"
pts [
"256000,49000"
"244000,49000"
]
)
start &160
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7227,0
va (VaSet
bg "0,0,0"
)
xt "246000,47600,253400,49000"
st "r_din : (31:0)"
blo "246000,48700"
tm "WireNameMgr"
)
)
on &24
)
*706 (Wire
uid 7228,0
shape (OrthoPolyLine
uid 7229,0
va (VaSet
vasetType 3
)
xt "244000,55000,256000,55000"
pts [
"244000,55000"
"256000,55000"
]
)
end &160
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7235,0
va (VaSet
bg "0,0,0"
)
xt "246000,53600,248000,55000"
st "r_rd"
blo "246000,54700"
tm "WireNameMgr"
)
)
on &25
)
*707 (Wire
uid 7236,0
shape (OrthoPolyLine
uid 7237,0
va (VaSet
vasetType 3
)
xt "267000,52000,292000,52000"
pts [
"267000,52000"
"292000,52000"
]
)
start &160
end &165
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7241,0
va (VaSet
bg "0,0,0"
)
xt "269000,50600,274900,52000"
st "FLASH_nRP"
blo "269000,51700"
tm "WireNameMgr"
)
)
on &201
)
*708 (Wire
uid 7242,0
shape (OrthoPolyLine
uid 7243,0
va (VaSet
vasetType 3
)
xt "267000,58000,292000,58000"
pts [
"267000,58000"
"292000,58000"
]
)
start &160
end &167
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7247,0
va (VaSet
bg "0,0,0"
)
xt "269000,56600,274900,58000"
st "FLASH_nCE"
blo "269000,57700"
tm "WireNameMgr"
)
)
on &202
)
*709 (Wire
uid 7248,0
shape (OrthoPolyLine
uid 7249,0
va (VaSet
vasetType 3
)
xt "267000,55000,292000,55000"
pts [
"267000,55000"
"292000,55000"
]
)
start &160
end &166
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7253,0
va (VaSet
bg "0,0,0"
)
xt "269000,53600,277800,55000"
st "FLASH_RYnBY"
blo "269000,54700"
tm "WireNameMgr"
)
)
on &203
)
*710 (Wire
uid 7254,0
shape (OrthoPolyLine
uid 7255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "267000,46000,292000,46000"
pts [
"267000,46000"
"292000,46000"
]
)
start &160
end &158
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7259,0
va (VaSet
bg "0,0,0"
)
xt "269000,44600,280100,46000"
st "FLASH_data : (15:0)"
blo "269000,45700"
tm "WireNameMgr"
)
)
on &204
)
*711 (Wire
uid 7260,0
shape (OrthoPolyLine
uid 7261,0
va (VaSet
vasetType 3
)
xt "267000,61000,292000,61000"
pts [
"267000,61000"
"292000,61000"
]
)
start &160
end &168
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7265,0
va (VaSet
bg "0,0,0"
)
xt "269000,59600,275000,61000"
st "FLASH_nOE"
blo "269000,60700"
tm "WireNameMgr"
)
)
on &205
)
*712 (Wire
uid 7393,0
shape (OrthoPolyLine
uid 7394,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,-34000,134000,-27000"
pts [
"134000,-27000"
"134000,-34000"
]
)
start &206
end &8
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7400,0
ro 270
va (VaSet
bg "0,0,0"
)
xt "132600,-34100,134000,-27000"
st "data : (31:0)"
blo "133700,-27000"
tm "WireNameMgr"
)
)
on &213
)
*713 (Wire
uid 7403,0
shape (OrthoPolyLine
uid 7404,0
va (VaSet
vasetType 3
)
xt "136000,-34000,136000,-27000"
pts [
"136000,-27000"
"136000,-34000"
]
)
start &206
end &8
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7410,0
ro 270
va (VaSet
bg "0,0,0"
)
xt "134600,-32100,136000,-27000"
st "send_data"
blo "135700,-27000"
tm "WireNameMgr"
)
)
on &212
)
*714 (Wire
uid 7417,0
shape (OrthoPolyLine
uid 7418,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "118000,-25000,131000,-25000"
pts [
"118000,-25000"
"131000,-25000"
]
)
end &206
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7424,0
va (VaSet
bg "0,0,0"
)
xt "121000,-26400,129200,-25000"
st "r_addr : (31:0)"
blo "121000,-25300"
tm "WireNameMgr"
)
)
on &22
)
*715 (Wire
uid 7427,0
shape (OrthoPolyLine
uid 7428,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "118000,-23000,131000,-23000"
pts [
"118000,-23000"
"131000,-23000"
]
)
end &206
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7434,0
va (VaSet
bg "0,0,0"
)
xt "121000,-24400,129100,-23000"
st "r_dout : (31:0)"
blo "121000,-23300"
tm "WireNameMgr"
)
)
on &19
)
*716 (Wire
uid 7437,0
shape (OrthoPolyLine
uid 7438,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "118000,-21000,131000,-21000"
pts [
"131000,-21000"
"118000,-21000"
]
)
start &206
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7444,0
va (VaSet
bg "0,0,0"
)
xt "121000,-22400,128400,-21000"
st "r_din : (31:0)"
blo "121000,-21300"
tm "WireNameMgr"
)
)
on &24
)
*717 (Wire
uid 7447,0
shape (OrthoPolyLine
uid 7448,0
va (VaSet
vasetType 3
)
xt "118000,-18000,131000,-18000"
pts [
"118000,-18000"
"131000,-18000"
]
)
end &206
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7454,0
va (VaSet
bg "0,0,0"
)
xt "123000,-19400,125400,-18000"
st "r_wr"
blo "123000,-18300"
tm "WireNameMgr"
)
)
on &26
)
*718 (Wire
uid 7457,0
shape (OrthoPolyLine
uid 7458,0
va (VaSet
vasetType 3
)
xt "118000,-16000,131000,-16000"
pts [
"118000,-16000"
"131000,-16000"
]
)
end &206
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7464,0
va (VaSet
bg "0,0,0"
)
xt "123000,-17400,125000,-16000"
st "r_rd"
blo "123000,-16300"
tm "WireNameMgr"
)
)
on &25
)
*719 (Wire
uid 7467,0
shape (OrthoPolyLine
uid 7468,0
va (VaSet
vasetType 3
)
xt "141000,-50000,174000,-24000"
pts [
"174000,-50000"
"174000,-24000"
"141000,-24000"
]
)
start &13
end &206
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7474,0
va (VaSet
bg "0,0,0"
)
xt "160000,-25400,163900,-24000"
st "data_en"
blo "160000,-24300"
tm "WireNameMgr"
)
)
on &214
)
*720 (Wire
uid 7479,0
shape (OrthoPolyLine
uid 7480,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "141000,-18000,225000,-2000"
pts [
"225000,-2000"
"225000,-18000"
"141000,-18000"
]
)
start &103
end &206
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7486,0
va (VaSet
bg "0,0,0"
)
xt "181000,-19400,191600,-18000"
st "DATA_OUT : (31:0)"
blo "181000,-18300"
tm "WireNameMgr"
)
)
on &215
)
*721 (Wire
uid 7501,0
shape (OrthoPolyLine
uid 7502,0
va (VaSet
vasetType 3
)
xt "42000,25000,53000,25000"
pts [
"42000,25000"
"53000,25000"
]
)
end &216
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7508,0
va (VaSet
bg "0,0,0"
)
xt "46000,23600,48400,25000"
st "r_wr"
blo "46000,24700"
tm "WireNameMgr"
)
)
on &26
)
*722 (Wire
uid 7509,0
shape (OrthoPolyLine
uid 7510,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,20000,53000,20000"
pts [
"42000,20000"
"53000,20000"
]
)
end &216
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7516,0
va (VaSet
bg "0,0,0"
)
xt "44000,18600,52100,20000"
st "r_dout : (31:0)"
blo "44000,19700"
tm "WireNameMgr"
)
)
on &19
)
*723 (Wire
uid 7517,0
shape (OrthoPolyLine
uid 7518,0
va (VaSet
vasetType 3
)
xt "42000,27000,53000,27000"
pts [
"42000,27000"
"53000,27000"
]
)
end &216
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 7523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7524,0
va (VaSet
bg "0,0,0"
)
xt "46000,25600,48000,27000"
st "r_rd"
blo "46000,26700"
tm "WireNameMgr"
)
)
on &25
)
*724 (Wire
uid 7525,0
shape (OrthoPolyLine
uid 7526,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,22000,53000,22000"
pts [
"53000,22000"
"42000,22000"
]
)
start &216
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7532,0
va (VaSet
bg "0,0,0"
)
xt "44000,20600,51400,22000"
st "r_din : (31:0)"
blo "44000,21700"
tm "WireNameMgr"
)
)
on &24
)
*725 (Wire
uid 7533,0
shape (OrthoPolyLine
uid 7534,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,18000,53000,18000"
pts [
"42000,18000"
"53000,18000"
]
)
end &216
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7540,0
va (VaSet
bg "0,0,0"
)
xt "44000,16600,52200,18000"
st "r_addr : (31:0)"
blo "44000,17700"
tm "WireNameMgr"
)
)
on &22
)
*726 (Wire
uid 8086,0
shape (OrthoPolyLine
uid 8087,0
va (VaSet
vasetType 3
)
xt "263000,-24000,288000,-24000"
pts [
"263000,-24000"
"288000,-24000"
]
)
start &449
end &222
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8092,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8093,0
va (VaSet
bg "0,0,0"
)
xt "265000,-25000,270800,-24000"
st "nCS_OFFSET"
blo "265000,-24200"
tm "WireNameMgr"
)
)
on &483
)
*727 (Wire
uid 8096,0
shape (OrthoPolyLine
uid 8097,0
va (VaSet
vasetType 3
)
xt "263000,-23000,288000,-23000"
pts [
"263000,-23000"
"288000,-23000"
]
)
start &449
end &223
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8103,0
va (VaSet
bg "0,0,0"
)
xt "265000,-24000,273300,-23000"
st "DAC2_nCS_OFFSET"
blo "265000,-23200"
tm "WireNameMgr"
)
)
on &435
)
*728 (Wire
uid 8106,0
shape (OrthoPolyLine
uid 8107,0
va (VaSet
vasetType 3
)
xt "263000,-22000,288000,-22000"
pts [
"263000,-22000"
"288000,-22000"
]
)
start &449
end &224
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8112,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8113,0
va (VaSet
bg "0,0,0"
)
xt "265000,-23000,273300,-22000"
st "DAC3_nCS_OFFSET"
blo "265000,-22200"
tm "WireNameMgr"
)
)
on &529
)
*729 (Wire
uid 8116,0
shape (OrthoPolyLine
uid 8117,0
va (VaSet
vasetType 3
)
xt "263000,-21000,288000,-21000"
pts [
"263000,-21000"
"288000,-21000"
]
)
start &449
end &225
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8123,0
va (VaSet
bg "0,0,0"
)
xt "265000,-22000,273300,-21000"
st "DAC4_nCS_OFFSET"
blo "265000,-21200"
tm "WireNameMgr"
)
)
on &436
)
*730 (Wire
uid 8126,0
shape (OrthoPolyLine
uid 8127,0
va (VaSet
vasetType 3
)
xt "263000,-20000,288000,-20000"
pts [
"263000,-20000"
"288000,-20000"
]
)
start &449
end &226
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8133,0
va (VaSet
bg "0,0,0"
)
xt "265000,-21000,273300,-20000"
st "DAC5_nCS_OFFSET"
blo "265000,-20200"
tm "WireNameMgr"
)
)
on &437
)
*731 (Wire
uid 8136,0
shape (OrthoPolyLine
uid 8137,0
va (VaSet
vasetType 3
)
xt "263000,-19000,288000,-19000"
pts [
"263000,-19000"
"288000,-19000"
]
)
start &449
end &227
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8143,0
va (VaSet
bg "0,0,0"
)
xt "265000,-20000,273300,-19000"
st "DAC6_nCS_OFFSET"
blo "265000,-19200"
tm "WireNameMgr"
)
)
on &438
)
*732 (Wire
uid 8146,0
shape (OrthoPolyLine
uid 8147,0
va (VaSet
vasetType 3
)
xt "263000,-18000,288000,-18000"
pts [
"263000,-18000"
"288000,-18000"
]
)
start &449
end &228
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8153,0
va (VaSet
bg "0,0,0"
)
xt "265000,-19000,273300,-18000"
st "DAC7_nCS_OFFSET"
blo "265000,-18200"
tm "WireNameMgr"
)
)
on &439
)
*733 (Wire
uid 8156,0
shape (OrthoPolyLine
uid 8157,0
va (VaSet
vasetType 3
)
xt "263000,-17000,288000,-17000"
pts [
"263000,-17000"
"288000,-17000"
]
)
start &449
end &229
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8163,0
va (VaSet
bg "0,0,0"
)
xt "265000,-18000,273300,-17000"
st "DAC8_nCS_OFFSET"
blo "265000,-17200"
tm "WireNameMgr"
)
)
on &440
)
*734 (Wire
uid 8166,0
shape (OrthoPolyLine
uid 8167,0
va (VaSet
vasetType 3
)
xt "263000,-43000,288000,-43000"
pts [
"263000,-43000"
"288000,-43000"
]
)
start &449
end &230
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8173,0
va (VaSet
bg "0,0,0"
)
xt "265000,-44000,268600,-43000"
st "DAC_CLK"
blo "265000,-43200"
tm "WireNameMgr"
)
)
on &485
)
*735 (Wire
uid 9283,0
shape (OrthoPolyLine
uid 9284,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,3000,53000,3000"
pts [
"42000,3000"
"53000,3000"
]
)
end &231
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9290,0
va (VaSet
bg "0,0,0"
)
xt "44000,1600,52100,3000"
st "r_dout : (31:0)"
blo "44000,2700"
tm "WireNameMgr"
)
)
on &19
)
*736 (Wire
uid 9291,0
shape (OrthoPolyLine
uid 9292,0
va (VaSet
vasetType 3
)
xt "42000,8000,53000,8000"
pts [
"42000,8000"
"53000,8000"
]
)
end &231
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 9297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9298,0
va (VaSet
bg "0,0,0"
)
xt "46000,6600,48400,8000"
st "r_wr"
blo "46000,7700"
tm "WireNameMgr"
)
)
on &26
)
*737 (Wire
uid 9299,0
shape (OrthoPolyLine
uid 9300,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,1000,53000,1000"
pts [
"42000,1000"
"53000,1000"
]
)
end &231
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9306,0
va (VaSet
bg "0,0,0"
)
xt "44000,-400,52200,1000"
st "r_addr : (31:0)"
blo "44000,700"
tm "WireNameMgr"
)
)
on &22
)
*738 (Wire
uid 9307,0
shape (OrthoPolyLine
uid 9308,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,5000,53000,5000"
pts [
"53000,5000"
"42000,5000"
]
)
start &231
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9314,0
va (VaSet
bg "0,0,0"
)
xt "44000,3600,51400,5000"
st "r_din : (31:0)"
blo "44000,4700"
tm "WireNameMgr"
)
)
on &24
)
*739 (Wire
uid 9315,0
shape (OrthoPolyLine
uid 9316,0
va (VaSet
vasetType 3
)
xt "42000,10000,53000,10000"
pts [
"42000,10000"
"53000,10000"
]
)
end &231
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 9321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9322,0
va (VaSet
bg "0,0,0"
)
xt "46000,8600,48000,10000"
st "r_rd"
blo "46000,9700"
tm "WireNameMgr"
)
)
on &25
)
*740 (Wire
uid 9335,0
shape (OrthoPolyLine
uid 9336,0
va (VaSet
vasetType 3
)
xt "65000,19000,80000,19000"
pts [
"65000,19000"
"80000,19000"
]
)
start &216
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 9341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9342,0
va (VaSet
bg "0,0,0"
)
xt "67000,17600,71600,19000"
st "wave_en"
blo "67000,18700"
tm "WireNameMgr"
)
)
on &236
)
*741 (Wire
uid 9349,0
shape (OrthoPolyLine
uid 9350,0
va (VaSet
vasetType 3
)
xt "65000,24000,80000,24000"
pts [
"65000,24000"
"80000,24000"
]
)
start &216
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 9355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9356,0
va (VaSet
bg "0,0,0"
)
xt "67000,22600,75400,24000"
st "test_mode_sw"
blo "67000,23700"
tm "WireNameMgr"
)
)
on &237
)
*742 (Wire
uid 9379,0
shape (OrthoPolyLine
uid 9380,0
va (VaSet
vasetType 3
)
xt "66000,42000,81000,42000"
pts [
"66000,42000"
"81000,42000"
]
)
start &238
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 9385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9386,0
va (VaSet
bg "0,0,0"
)
xt "68000,40600,75500,42000"
st "eng_data_en"
blo "68000,41700"
tm "WireNameMgr"
)
)
on &91
)
*743 (Wire
uid 9387,0
shape (OrthoPolyLine
uid 9388,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,41000,54000,41000"
pts [
"43000,41000"
"54000,41000"
]
)
end &238
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9394,0
va (VaSet
bg "0,0,0"
)
xt "45000,39600,53100,41000"
st "r_dout : (31:0)"
blo "45000,40700"
tm "WireNameMgr"
)
)
on &19
)
*744 (Wire
uid 9395,0
shape (OrthoPolyLine
uid 9396,0
va (VaSet
vasetType 3
)
xt "43000,46000,54000,46000"
pts [
"43000,46000"
"54000,46000"
]
)
end &238
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 9401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9402,0
va (VaSet
bg "0,0,0"
)
xt "47000,44600,49400,46000"
st "r_wr"
blo "47000,45700"
tm "WireNameMgr"
)
)
on &26
)
*745 (Wire
uid 9403,0
shape (OrthoPolyLine
uid 9404,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,39000,54000,39000"
pts [
"43000,39000"
"54000,39000"
]
)
end &238
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9410,0
va (VaSet
bg "0,0,0"
)
xt "45000,37600,53200,39000"
st "r_addr : (31:0)"
blo "45000,38700"
tm "WireNameMgr"
)
)
on &22
)
*746 (Wire
uid 9411,0
shape (OrthoPolyLine
uid 9412,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,43000,54000,43000"
pts [
"54000,43000"
"43000,43000"
]
)
start &238
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9418,0
va (VaSet
bg "0,0,0"
)
xt "45000,41600,52400,43000"
st "r_din : (31:0)"
blo "45000,42700"
tm "WireNameMgr"
)
)
on &24
)
*747 (Wire
uid 9419,0
shape (OrthoPolyLine
uid 9420,0
va (VaSet
vasetType 3
)
xt "43000,48000,54000,48000"
pts [
"43000,48000"
"54000,48000"
]
)
end &238
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 9425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9426,0
va (VaSet
bg "0,0,0"
)
xt "47000,46600,49000,48000"
st "r_rd"
blo "47000,47700"
tm "WireNameMgr"
)
)
on &25
)
*748 (Wire
uid 9439,0
shape (OrthoPolyLine
uid 9440,0
va (VaSet
vasetType 3
)
xt "66000,44000,81000,44000"
pts [
"66000,44000"
"81000,44000"
]
)
start &238
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 9445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9446,0
va (VaSet
bg "0,0,0"
)
xt "68000,42600,77000,44000"
st "filtered_data_en"
blo "68000,43700"
tm "WireNameMgr"
)
)
on &92
)
*749 (Wire
uid 9449,0
shape (OrthoPolyLine
uid 9450,0
va (VaSet
vasetType 3
)
xt "66000,46000,81000,46000"
pts [
"66000,46000"
"81000,46000"
]
)
start &238
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 9455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9456,0
va (VaSet
bg "0,0,0"
)
xt "68000,44600,75700,46000"
st "raw_data_en"
blo "68000,45700"
tm "WireNameMgr"
)
)
on &93
)
*750 (Wire
uid 9524,0
shape (OrthoPolyLine
uid 9525,0
va (VaSet
vasetType 3
)
xt "102000,21000,114250,21000"
pts [
"102000,21000"
"114250,21000"
]
)
end &252
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9529,0
va (VaSet
bg "0,0,0"
)
xt "104000,19600,112400,21000"
st "test_mode_sw"
blo "104000,20700"
tm "WireNameMgr"
)
)
on &237
)
*751 (Wire
uid 9532,0
shape (OrthoPolyLine
uid 9533,0
va (VaSet
vasetType 3
)
xt "102000,23000,114250,23000"
pts [
"102000,23000"
"114250,23000"
]
)
end &253
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9537,0
va (VaSet
bg "0,0,0"
)
xt "104000,21600,108600,23000"
st "wave_en"
blo "104000,22700"
tm "WireNameMgr"
)
)
on &236
)
*752 (Wire
uid 9605,0
shape (OrthoPolyLine
uid 9606,0
va (VaSet
vasetType 3
)
xt "150000,30000,160250,30000"
pts [
"150000,30000"
"160250,30000"
]
)
end &270
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9610,0
va (VaSet
bg "0,0,0"
)
xt "152000,28600,160400,30000"
st "test_mode_sw"
blo "152000,29700"
tm "WireNameMgr"
)
)
on &237
)
*753 (Wire
uid 9613,0
shape (OrthoPolyLine
uid 9614,0
va (VaSet
vasetType 3
)
xt "150000,32000,160250,32000"
pts [
"150000,32000"
"160250,32000"
]
)
end &271
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9618,0
va (VaSet
bg "0,0,0"
)
xt "152000,30600,156600,32000"
st "wave_en"
blo "152000,31700"
tm "WireNameMgr"
)
)
on &236
)
*754 (Wire
uid 9686,0
shape (OrthoPolyLine
uid 9687,0
va (VaSet
vasetType 3
)
xt "105000,55000,114250,55000"
pts [
"105000,55000"
"114250,55000"
]
)
end &288
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9690,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9691,0
va (VaSet
bg "0,0,0"
)
xt "107000,53600,115400,55000"
st "test_mode_sw"
blo "107000,54700"
tm "WireNameMgr"
)
)
on &237
)
*755 (Wire
uid 9694,0
shape (OrthoPolyLine
uid 9695,0
va (VaSet
vasetType 3
)
xt "105000,57000,114250,57000"
pts [
"105000,57000"
"114250,57000"
]
)
end &289
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9699,0
va (VaSet
bg "0,0,0"
)
xt "107000,55600,111600,57000"
st "wave_en"
blo "107000,56700"
tm "WireNameMgr"
)
)
on &236
)
*756 (Wire
uid 9767,0
shape (OrthoPolyLine
uid 9768,0
va (VaSet
vasetType 3
)
xt "149000,67000,160250,67000"
pts [
"149000,67000"
"160250,67000"
]
)
end &306
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9772,0
va (VaSet
bg "0,0,0"
)
xt "151000,65600,159400,67000"
st "test_mode_sw"
blo "151000,66700"
tm "WireNameMgr"
)
)
on &237
)
*757 (Wire
uid 9775,0
shape (OrthoPolyLine
uid 9776,0
va (VaSet
vasetType 3
)
xt "149000,69000,160250,69000"
pts [
"149000,69000"
"160250,69000"
]
)
end &307
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9780,0
va (VaSet
bg "0,0,0"
)
xt "151000,67600,155600,69000"
st "wave_en"
blo "151000,68700"
tm "WireNameMgr"
)
)
on &236
)
*758 (Wire
uid 9848,0
shape (OrthoPolyLine
uid 9849,0
va (VaSet
vasetType 3
)
xt "104000,96000,114250,96000"
pts [
"104000,96000"
"114250,96000"
]
)
end &324
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9853,0
va (VaSet
bg "0,0,0"
)
xt "106000,94600,114400,96000"
st "test_mode_sw"
blo "106000,95700"
tm "WireNameMgr"
)
)
on &237
)
*759 (Wire
uid 9856,0
shape (OrthoPolyLine
uid 9857,0
va (VaSet
vasetType 3
)
xt "104000,98000,114250,98000"
pts [
"104000,98000"
"114250,98000"
]
)
end &325
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9861,0
va (VaSet
bg "0,0,0"
)
xt "106000,96600,110600,98000"
st "wave_en"
blo "106000,97700"
tm "WireNameMgr"
)
)
on &236
)
*760 (Wire
uid 9929,0
shape (OrthoPolyLine
uid 9930,0
va (VaSet
vasetType 3
)
xt "148000,105000,159250,105000"
pts [
"148000,105000"
"159250,105000"
]
)
end &342
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9934,0
va (VaSet
bg "0,0,0"
)
xt "150000,103600,158400,105000"
st "test_mode_sw"
blo "150000,104700"
tm "WireNameMgr"
)
)
on &237
)
*761 (Wire
uid 9937,0
shape (OrthoPolyLine
uid 9938,0
va (VaSet
vasetType 3
)
xt "148000,107000,159250,107000"
pts [
"148000,107000"
"159250,107000"
]
)
end &343
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9942,0
va (VaSet
bg "0,0,0"
)
xt "150000,105600,154600,107000"
st "wave_en"
blo "150000,106700"
tm "WireNameMgr"
)
)
on &236
)
*762 (Wire
uid 10020,0
shape (OrthoPolyLine
uid 10021,0
va (VaSet
vasetType 3
)
xt "104000,132000,114250,132000"
pts [
"104000,132000"
"114250,132000"
]
)
end &361
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10025,0
va (VaSet
bg "0,0,0"
)
xt "106000,130600,111200,132000"
st "wave_en1"
blo "106000,131700"
tm "WireNameMgr"
)
)
on &369
)
*763 (Wire
uid 10028,0
shape (OrthoPolyLine
uid 10029,0
va (VaSet
vasetType 3
)
xt "104000,130000,114250,130000"
pts [
"104000,130000"
"114250,130000"
]
)
end &360
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10033,0
va (VaSet
bg "0,0,0"
)
xt "106000,128600,114400,130000"
st "test_mode_sw"
blo "106000,129700"
tm "WireNameMgr"
)
)
on &237
)
*764 (Wire
uid 10101,0
shape (OrthoPolyLine
uid 10102,0
va (VaSet
vasetType 3
)
xt "149000,142000,160250,142000"
pts [
"149000,142000"
"160250,142000"
]
)
end &379
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10106,0
va (VaSet
bg "0,0,0"
)
xt "151000,140600,159400,142000"
st "test_mode_sw"
blo "151000,141700"
tm "WireNameMgr"
)
)
on &237
)
*765 (Wire
uid 10109,0
shape (OrthoPolyLine
uid 10110,0
va (VaSet
vasetType 3
)
xt "149000,144000,160250,144000"
pts [
"149000,144000"
"160250,144000"
]
)
end &380
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10114,0
va (VaSet
bg "0,0,0"
)
xt "151000,142600,155600,144000"
st "wave_en"
blo "151000,143700"
tm "WireNameMgr"
)
)
on &236
)
*766 (Wire
uid 14667,0
shape (OrthoPolyLine
uid 14668,0
va (VaSet
vasetType 3
)
xt "263000,-42000,288000,-42000"
pts [
"263000,-42000"
"288000,-42000"
]
)
start &449
end &456
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14674,0
va (VaSet
bg "0,0,0"
)
xt "265000,-43000,271900,-42000"
st "DAC2_DAC_CLK"
blo "265000,-42200"
tm "WireNameMgr"
)
)
on &455
)
*767 (Wire
uid 14695,0
shape (OrthoPolyLine
uid 14696,0
va (VaSet
vasetType 3
)
xt "263000,-41000,288000,-41000"
pts [
"263000,-41000"
"288000,-41000"
]
)
start &449
end &457
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14700,0
va (VaSet
bg "0,0,0"
)
xt "265000,-42000,271900,-41000"
st "DAC3_DAC_CLK"
blo "265000,-41200"
tm "WireNameMgr"
)
)
on &459
)
*768 (Wire
uid 14701,0
shape (OrthoPolyLine
uid 14702,0
va (VaSet
vasetType 3
)
xt "263000,-40000,288000,-40000"
pts [
"263000,-40000"
"288000,-40000"
]
)
start &449
end &458
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14706,0
va (VaSet
bg "0,0,0"
)
xt "265000,-41000,271900,-40000"
st "DAC4_DAC_CLK"
blo "265000,-40200"
tm "WireNameMgr"
)
)
on &460
)
*769 (Wire
uid 14785,0
shape (OrthoPolyLine
uid 14786,0
va (VaSet
vasetType 3
)
xt "263000,-39000,288000,-39000"
pts [
"288000,-39000"
"263000,-39000"
]
)
start &461
end &449
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14790,0
va (VaSet
bg "0,0,0"
)
xt "265000,-40000,271900,-39000"
st "DAC5_DAC_CLK"
blo "265000,-39200"
tm "WireNameMgr"
)
)
on &472
)
*770 (Wire
uid 14807,0
shape (OrthoPolyLine
uid 14808,0
va (VaSet
vasetType 3
)
xt "263000,-38000,288000,-38000"
pts [
"263000,-38000"
"288000,-38000"
]
)
start &449
end &462
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14812,0
va (VaSet
bg "0,0,0"
)
xt "265000,-39000,271900,-38000"
st "DAC6_DAC_CLK"
blo "265000,-38200"
tm "WireNameMgr"
)
)
on &473
)
*771 (Wire
uid 14815,0
shape (OrthoPolyLine
uid 14816,0
va (VaSet
vasetType 3
)
xt "263000,-37000,288000,-37000"
pts [
"263000,-37000"
"288000,-37000"
]
)
start &449
end &463
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14820,0
va (VaSet
bg "0,0,0"
)
xt "265000,-38000,271900,-37000"
st "DAC7_DAC_CLK"
blo "265000,-37200"
tm "WireNameMgr"
)
)
on &474
)
*772 (Wire
uid 14823,0
shape (OrthoPolyLine
uid 14824,0
va (VaSet
vasetType 3
)
xt "263000,-36000,288000,-36000"
pts [
"263000,-36000"
"288000,-36000"
]
)
start &449
end &464
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14828,0
va (VaSet
bg "0,0,0"
)
xt "265000,-37000,271900,-36000"
st "DAC8_DAC_CLK"
blo "265000,-36200"
tm "WireNameMgr"
)
)
on &475
)
*773 (Wire
uid 14857,0
shape (OrthoPolyLine
uid 14858,0
va (VaSet
vasetType 3
)
xt "263000,-52000,288000,-52000"
pts [
"288000,-52000"
"263000,-52000"
]
)
start &465
end &449
ss 0
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 14863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14864,0
va (VaSet
bg "0,0,0"
)
xt "265000,-53000,272500,-52000"
st "DAC2_DAC_DATA"
blo "265000,-52200"
tm "WireNameMgr"
)
)
on &476
)
*774 (Wire
uid 14867,0
shape (OrthoPolyLine
uid 14868,0
va (VaSet
vasetType 3
)
xt "263000,-51000,288000,-51000"
pts [
"288000,-51000"
"263000,-51000"
]
)
start &466
end &449
ss 0
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 14873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14874,0
va (VaSet
bg "0,0,0"
)
xt "265000,-52000,272500,-51000"
st "DAC3_DAC_DATA"
blo "265000,-51200"
tm "WireNameMgr"
)
)
on &477
)
*775 (Wire
uid 14877,0
shape (OrthoPolyLine
uid 14878,0
va (VaSet
vasetType 3
)
xt "263000,-50000,288000,-50000"
pts [
"288000,-50000"
"263000,-50000"
]
)
start &467
end &449
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 14883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14884,0
va (VaSet
bg "0,0,0"
)
xt "265000,-51000,272500,-50000"
st "DAC4_DAC_DATA"
blo "265000,-50200"
tm "WireNameMgr"
)
)
on &478
)
*776 (Wire
uid 14887,0
shape (OrthoPolyLine
uid 14888,0
va (VaSet
vasetType 3
)
xt "263000,-49000,288000,-49000"
pts [
"288000,-49000"
"263000,-49000"
]
)
start &468
end &449
ss 0
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 14893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14894,0
va (VaSet
bg "0,0,0"
)
xt "265000,-50000,272500,-49000"
st "DAC5_DAC_DATA"
blo "265000,-49200"
tm "WireNameMgr"
)
)
on &479
)
*777 (Wire
uid 14897,0
shape (OrthoPolyLine
uid 14898,0
va (VaSet
vasetType 3
)
xt "263000,-48000,288000,-48000"
pts [
"288000,-48000"
"263000,-48000"
]
)
start &469
end &449
ss 0
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 14903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14904,0
va (VaSet
bg "0,0,0"
)
xt "265000,-49000,272500,-48000"
st "DAC6_DAC_DATA"
blo "265000,-48200"
tm "WireNameMgr"
)
)
on &480
)
*778 (Wire
uid 14907,0
shape (OrthoPolyLine
uid 14908,0
va (VaSet
vasetType 3
)
xt "263000,-47000,288000,-47000"
pts [
"288000,-47000"
"263000,-47000"
]
)
start &470
end &449
ss 0
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 14913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14914,0
va (VaSet
bg "0,0,0"
)
xt "265000,-48000,272500,-47000"
st "DAC7_DAC_DATA"
blo "265000,-47200"
tm "WireNameMgr"
)
)
on &481
)
*779 (Wire
uid 14917,0
shape (OrthoPolyLine
uid 14918,0
va (VaSet
vasetType 3
)
xt "263000,-46000,288000,-46000"
pts [
"288000,-46000"
"263000,-46000"
]
)
start &471
end &449
ss 0
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 14923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14924,0
va (VaSet
bg "0,0,0"
)
xt "265000,-47000,272500,-46000"
st "DAC8_DAC_DATA"
blo "265000,-46200"
tm "WireNameMgr"
)
)
on &482
)
*780 (Wire
uid 14981,0
shape (OrthoPolyLine
uid 14982,0
va (VaSet
vasetType 3
)
xt "57000,-43000,66000,-43000"
pts [
"66000,-43000"
"57000,-43000"
]
)
start &500
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 14987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14988,0
va (VaSet
bg "0,0,0"
)
xt "59000,-44000,63000,-43000"
st "AD_CLK1N"
blo "59000,-43200"
tm "WireNameMgr"
)
)
on &488
)
*781 (Wire
uid 14991,0
shape (OrthoPolyLine
uid 14992,0
va (VaSet
vasetType 3
)
xt "57000,-42000,66000,-42000"
pts [
"66000,-42000"
"57000,-42000"
]
)
start &501
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 14997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14998,0
va (VaSet
bg "0,0,0"
)
xt "59000,-43000,62900,-42000"
st "AD_CLK2P"
blo "59000,-42200"
tm "WireNameMgr"
)
)
on &489
)
*782 (Wire
uid 15001,0
shape (OrthoPolyLine
uid 15002,0
va (VaSet
vasetType 3
)
xt "57000,-41000,66000,-41000"
pts [
"66000,-41000"
"57000,-41000"
]
)
start &502
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15008,0
va (VaSet
bg "0,0,0"
)
xt "59000,-42000,63000,-41000"
st "AD_CLK2N"
blo "59000,-41200"
tm "WireNameMgr"
)
)
on &490
)
*783 (Wire
uid 15011,0
shape (OrthoPolyLine
uid 15012,0
va (VaSet
vasetType 3
)
xt "57000,-40000,66000,-40000"
pts [
"66000,-40000"
"57000,-40000"
]
)
start &503
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15018,0
va (VaSet
bg "0,0,0"
)
xt "59000,-41000,62900,-40000"
st "AD_CLK3P"
blo "59000,-40200"
tm "WireNameMgr"
)
)
on &492
)
*784 (Wire
uid 15021,0
shape (OrthoPolyLine
uid 15022,0
va (VaSet
vasetType 3
)
xt "57000,-39000,66000,-39000"
pts [
"66000,-39000"
"57000,-39000"
]
)
start &504
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15028,0
va (VaSet
bg "0,0,0"
)
xt "59000,-40000,63000,-39000"
st "AD_CLK3N"
blo "59000,-39200"
tm "WireNameMgr"
)
)
on &491
)
*785 (Wire
uid 15031,0
shape (OrthoPolyLine
uid 15032,0
va (VaSet
vasetType 3
)
xt "57000,-38000,66000,-38000"
pts [
"66000,-38000"
"57000,-38000"
]
)
start &505
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15038,0
va (VaSet
bg "0,0,0"
)
xt "59000,-39000,62900,-38000"
st "AD_CLK4P"
blo "59000,-38200"
tm "WireNameMgr"
)
)
on &493
)
*786 (Wire
uid 15041,0
shape (OrthoPolyLine
uid 15042,0
va (VaSet
vasetType 3
)
xt "57000,-37000,66000,-37000"
pts [
"66000,-37000"
"57000,-37000"
]
)
start &506
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15048,0
va (VaSet
bg "0,0,0"
)
xt "59000,-38000,63000,-37000"
st "AD_CLK4N"
blo "59000,-37200"
tm "WireNameMgr"
)
)
on &498
)
*787 (Wire
uid 15051,0
shape (OrthoPolyLine
uid 15052,0
va (VaSet
vasetType 3
)
xt "57000,-36000,66000,-36000"
pts [
"66000,-36000"
"57000,-36000"
]
)
start &507
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15058,0
va (VaSet
bg "0,0,0"
)
xt "59000,-37000,62900,-36000"
st "AD_CLK5P"
blo "59000,-36200"
tm "WireNameMgr"
)
)
on &494
)
*788 (Wire
uid 15061,0
shape (OrthoPolyLine
uid 15062,0
va (VaSet
vasetType 3
)
xt "57000,-35000,66000,-35000"
pts [
"66000,-35000"
"57000,-35000"
]
)
start &508
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15068,0
va (VaSet
bg "0,0,0"
)
xt "59000,-36000,63000,-35000"
st "AD_CLK5N"
blo "59000,-35200"
tm "WireNameMgr"
)
)
on &499
)
*789 (Wire
uid 15071,0
shape (OrthoPolyLine
uid 15072,0
va (VaSet
vasetType 3
)
xt "57000,-34000,66000,-34000"
pts [
"66000,-34000"
"57000,-34000"
]
)
start &509
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15078,0
va (VaSet
bg "0,0,0"
)
xt "59000,-35000,62900,-34000"
st "AD_CLK6P"
blo "59000,-34200"
tm "WireNameMgr"
)
)
on &495
)
*790 (Wire
uid 15081,0
shape (OrthoPolyLine
uid 15082,0
va (VaSet
vasetType 3
)
xt "57000,-33000,66000,-33000"
pts [
"66000,-33000"
"57000,-33000"
]
)
start &510
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15088,0
va (VaSet
bg "0,0,0"
)
xt "59000,-34000,63000,-33000"
st "AD_CLK6N"
blo "59000,-33200"
tm "WireNameMgr"
)
)
on &515
)
*791 (Wire
uid 15091,0
shape (OrthoPolyLine
uid 15092,0
va (VaSet
vasetType 3
)
xt "57000,-32000,66000,-32000"
pts [
"66000,-32000"
"57000,-32000"
]
)
start &511
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15098,0
va (VaSet
bg "0,0,0"
)
xt "59000,-33000,62900,-32000"
st "AD_CLK7P"
blo "59000,-32200"
tm "WireNameMgr"
)
)
on &496
)
*792 (Wire
uid 15101,0
shape (OrthoPolyLine
uid 15102,0
va (VaSet
vasetType 3
)
xt "57000,-31000,66000,-31000"
pts [
"66000,-31000"
"57000,-31000"
]
)
start &512
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15108,0
va (VaSet
bg "0,0,0"
)
xt "59000,-32000,63000,-31000"
st "AD_CLK7N"
blo "59000,-31200"
tm "WireNameMgr"
)
)
on &516
)
*793 (Wire
uid 15111,0
shape (OrthoPolyLine
uid 15112,0
va (VaSet
vasetType 3
)
xt "57000,-30000,66000,-30000"
pts [
"66000,-30000"
"57000,-30000"
]
)
start &513
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15118,0
va (VaSet
bg "0,0,0"
)
xt "59000,-31000,62900,-30000"
st "AD_CLK8P"
blo "59000,-30200"
tm "WireNameMgr"
)
)
on &497
)
*794 (Wire
uid 15121,0
shape (OrthoPolyLine
uid 15122,0
va (VaSet
vasetType 3
)
xt "57000,-29000,66000,-29000"
pts [
"66000,-29000"
"57000,-29000"
]
)
start &514
end &46
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 15127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15128,0
va (VaSet
bg "0,0,0"
)
xt "59000,-30000,63000,-29000"
st "AD_CLK8N"
blo "59000,-29200"
tm "WireNameMgr"
)
)
on &517
)
*795 (Wire
uid 16583,0
shape (OrthoPolyLine
uid 16584,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,-66000,72000,-66000"
pts [
"63000,-66000"
"72000,-66000"
]
)
end &530
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16590,0
va (VaSet
)
xt "64000,-67000,69500,-66000"
st "r_dout : (31:0)"
blo "64000,-66200"
tm "WireNameMgr"
)
)
on &19
)
*796 (Wire
uid 16591,0
shape (OrthoPolyLine
uid 16592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,-68000,72000,-68000"
pts [
"63000,-68000"
"72000,-68000"
]
)
end &530
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16598,0
va (VaSet
)
xt "64000,-69000,69600,-68000"
st "r_addr : (31:0)"
blo "64000,-68200"
tm "WireNameMgr"
)
)
on &22
)
*797 (Wire
uid 16599,0
shape (OrthoPolyLine
uid 16600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,-64000,72000,-64000"
pts [
"72000,-64000"
"63000,-64000"
]
)
start &530
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16606,0
va (VaSet
)
xt "64000,-65000,69100,-64000"
st "r_din : (31:0)"
blo "64000,-64200"
tm "WireNameMgr"
)
)
on &24
)
*798 (Wire
uid 16607,0
shape (OrthoPolyLine
uid 16608,0
va (VaSet
vasetType 3
)
xt "63000,-62000,72000,-62000"
pts [
"63000,-62000"
"72000,-62000"
]
)
end &530
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 16613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16614,0
va (VaSet
)
xt "65000,-63000,66500,-62000"
st "r_wr"
blo "65000,-62200"
tm "WireNameMgr"
)
)
on &26
)
*799 (Wire
uid 16615,0
shape (OrthoPolyLine
uid 16616,0
va (VaSet
vasetType 3
)
xt "63000,-60000,72000,-60000"
pts [
"63000,-60000"
"72000,-60000"
]
)
end &530
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 16621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16622,0
va (VaSet
)
xt "65000,-61000,66400,-60000"
st "r_rd"
blo "65000,-60200"
tm "WireNameMgr"
)
)
on &25
)
*800 (Wire
uid 16623,0
shape (OrthoPolyLine
uid 16624,0
va (VaSet
vasetType 3
)
xt "83000,-66000,90000,-66000"
pts [
"83000,-66000"
"90000,-66000"
]
)
start &530
end &537
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16628,0
va (VaSet
bg "0,0,0"
)
xt "85000,-67000,88800,-66000"
st "SMBDATA"
blo "85000,-66200"
tm "WireNameMgr"
)
)
on &527
)
*801 (Wire
uid 16629,0
shape (OrthoPolyLine
uid 16630,0
va (VaSet
vasetType 3
)
xt "83000,-68000,90000,-68000"
pts [
"83000,-68000"
"90000,-68000"
]
)
start &530
end &535
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16634,0
va (VaSet
bg "0,0,0"
)
xt "85000,-69000,88200,-68000"
st "SMBCLK"
blo "85000,-68200"
tm "WireNameMgr"
)
)
on &526
)
*802 (Wire
uid 16635,0
shape (OrthoPolyLine
uid 16636,0
va (VaSet
vasetType 3
)
xt "83000,-64000,90000,-64000"
pts [
"83000,-64000"
"90000,-64000"
]
)
start &530
end &536
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16639,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16640,0
va (VaSet
bg "0,0,0"
)
xt "85000,-65000,87900,-64000"
st "nALERT"
blo "85000,-64200"
tm "WireNameMgr"
)
)
on &528
)
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *803 (PackageList
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*804 (Text
uid 46,0
va (VaSet
bg "0,0,0"
font "arial,10,1"
)
xt "14000,-73100,21600,-71900"
st "Package List"
blo "14000,-72100"
)
*805 (MLText
uid 47,0
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "14000,-71900,29600,-68000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*806 (Text
uid 49,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*807 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*808 (MLText
uid 51,0
va (VaSet
isHidden 1
font "Arial,10,0"
)
xt "20000,2800,30400,5400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*809 (Text
uid 52,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*810 (MLText
uid 53,0
va (VaSet
isHidden 1
font "Arial,10,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*811 (Text
uid 54,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,7000,33200,8200"
st "End-module directives:"
blo "20000,8000"
)
*812 (MLText
uid 55,0
va (VaSet
isHidden 1
font "Arial,10,0"
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "35,29,1243,1017"
viewArea "20400,-99600,124085,-28489"
cachedDiagramExtent "-10000,-144000,315000,146000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\JUNO\\villas_nx60,winspool,"
fileName "195.194.121.104:PRINT"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 1523
paperHeight 1077
windowsPaperWidth 1523
windowsPaperHeight 1077
paperType "A3"
windowsPaperName "A3"
useAdjustTo 0
panelVisible 1
allPanelsVisible 1
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-6000,-146000"
lastUid 17876,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
bg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,10,0"
)
xt "200,200,2300,1500"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
bg "0,0,0"
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*813 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "1500,2550,6500,4050"
st "<library>"
blo "1500,3750"
tm "BdLibraryNameMgr"
)
*814 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "1500,4050,6000,5550"
st "<block>"
blo "1500,5250"
tm "BlkNameMgr"
)
*815 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "1500,5550,2500,7050"
st "I0"
blo "1500,6750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
bg "0,0,0"
font "Courier New,10,0"
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
gi *816 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1200,0,9200,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*817 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,2550,3300,4050"
st "Library"
blo "-700,3750"
)
*818 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,4050,9400,5550"
st "MWComponent"
blo "-700,5250"
)
*819 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,5550,300,7050"
st "I0"
blo "-700,6750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-7700,550,-7700,550"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*820 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "-350,2550,3650,4050"
st "Library"
blo "-350,3750"
)
*821 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "-350,4050,9050,5550"
st "SaComponent"
blo "-350,5250"
)
*822 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "-350,5550,650,7050"
st "I0"
blo "-350,6750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*823 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "-850,2550,3150,4050"
st "Library"
blo "-850,3750"
)
*824 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "-850,4050,9550,5550"
st "VhdlComponent"
blo "-850,5250"
)
*825 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "-850,5550,150,7050"
st "I0"
blo "-850,6750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*826 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "-1600,2550,2400,4050"
st "Library"
blo "-1600,3750"
)
*827 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "-1600,4050,10300,5550"
st "VerilogComponent"
blo "-1600,5250"
)
*828 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "-1600,5550,-600,7050"
st "I0"
blo "-1600,6750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
bg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
textGroup (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*829 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "2950,3400,5050,4900"
st "eb1"
blo "2950,4600"
tm "HdlTextNameMgr"
)
*830 (Text
va (VaSet
bg "0,0,0"
font "Arial,12,1"
)
xt "2950,4900,3650,6400"
st "1"
blo "2950,6100"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "200,200,2300,1500"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "-400,-650,400,650"
st "G"
blo "-400,350"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
bg "0,0,0"
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
bg "0,0,0"
)
xt "-2375,0,-2375,0"
ju 2
blo "-2375,0"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
bg "0,0,0"
)
xt "2625,0,2625,0"
blo "2625,0"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
bg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
bg "0,0,0"
)
xt "3000,-375,3000,-375"
blo "3000,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
bg "0,0,0"
)
xt "3000,-375,3000,-375"
blo "3000,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
bg "0,0,0"
)
xt "0,0,2000,1400"
st "sig0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
bg "0,0,0"
)
xt "0,0,3000,1400"
st "dbus0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
bg "0,0,0"
)
xt "0,0,3800,1400"
st "bundle0"
blo "0,1100"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
bg "0,0,0"
)
xt "0,1400,600,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "0,0,3800,1300"
st "Auto list"
)
second (MLText
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "0,1300,8700,2600"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "0,-1400,17200,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "250,250,850,1550"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*831 (Text
va (VaSet
bg "0,0,0"
font "Arial,10,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*832 (MLText
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "0,-1400,10100,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "250,250,850,1550"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*833 (Text
va (VaSet
bg "0,0,0"
font "Arial,10,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*834 (MLText
va (VaSet
bg "0,0,0"
font "Arial,10,0"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
)
xt "0,0,750,750"
)
n "Port"
t ""
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
bg "0,0,0"
)
xt "0,750,1900,2150"
st "Port"
blo "0,1850"
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
n "Port"
t ""
m 3
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
bg "0,0,0"
)
xt "0,750,1900,2150"
st "Port"
blo "0,1850"
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
bg "0,0,0"
font "Arial,10,1"
)
xt "-3000,-59800,4400,-58600"
st "Declarations"
blo "-3000,-58800"
)
portLabel (Text
uid 3,0
va (VaSet
bg "0,0,0"
font "Courier New,10,0"
)
xt "-3000,-58600,600,-57400"
st "Ports:"
blo "-3000,-57700"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Arial,10,1"
)
xt "-3000,-59800,1600,-58600"
st "Pre User:"
blo "-3000,-58800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-3000,-59800,-3000,-59800"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
bg "0,0,0"
font "Arial,10,1"
)
xt "-3000,69400,6600,70600"
st "Diagram Signals:"
blo "-3000,70400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
bg "0,0,0"
font "Arial,10,1"
)
xt "-3000,-59800,3300,-58600"
st "Post User:"
blo "-3000,-58800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-3000,-59800,-3000,-59800"
tm "BdDeclarativeTextMgr"
)
)
)
