Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Sun Apr  7 21:07:31 2024
| Host         : INVESTIGATOR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file control_path_v3_timing_summary_routed.rpt -pb control_path_v3_timing_summary_routed.pb -rpx control_path_v3_timing_summary_routed.rpx -warn_on_violation
| Design       : control_path_v3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1178)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5855)
5. checking no_input_delay (19)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1178)
---------------------------
 There are 1090 register/latch pins with no clock driven by root clock pin: in_clk (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5855)
---------------------------------------------------
 There are 5855 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.344        0.000                      0                    2        0.317        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.344        0.000                      0                    2        0.317        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 console_display/timing/divide_by.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console_display/timing/clock_25Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.718ns (43.522%)  route 0.932ns (56.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  console_display/timing/divide_by.count_reg[0]/Q
                         net (fo=2, routed)           0.932     6.437    console_display/timing/count[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.299     6.736 r  console_display/timing/clock_25Mhz_i_1/O
                         net (fo=1, routed)           0.000     6.736    console_display/timing/clock_25Mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  console_display/timing/clock_25Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/clock_25Mhz_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    console_display/timing/clock_25Mhz_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 console_display/timing/divide_by.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console_display/timing/divide_by.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.744ns (44.398%)  route 0.932ns (55.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  console_display/timing/divide_by.count_reg[0]/Q
                         net (fo=2, routed)           0.932     6.437    console_display/timing/count[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.325     6.762 r  console_display/timing/divide_by.count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.762    console_display/timing/divide_by.count[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    console_display/timing/divide_by.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  8.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 console_display/timing/clock_25Mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console_display/timing/clock_25Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.570%)  route 0.222ns (54.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/clock_25Mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  console_display/timing/clock_25Mhz_reg/Q
                         net (fo=2, routed)           0.222     1.809    console_display/timing/clock_25Mhz_reg_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  console_display/timing/clock_25Mhz_i_1/O
                         net (fo=1, routed)           0.000     1.854    console_display/timing/clock_25Mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  console_display/timing/clock_25Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/clock_25Mhz_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    console_display/timing/clock_25Mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 console_display/timing/divide_by.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console_display/timing/divide_by.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.224ns (39.595%)  route 0.342ns (60.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  console_display/timing/divide_by.count_reg[0]/Q
                         net (fo=2, routed)           0.342     1.916    console_display/timing/count[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.096     2.012 r  console_display/timing/divide_by.count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.012    console_display/timing/divide_by.count[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    console_display/timing/board_clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  console_display/timing/divide_by.count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    console_display/timing/divide_by.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  board_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   console_display/timing/divide_by.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/divide_by.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/divide_by.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/divide_by.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/divide_by.count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5869 Endpoints
Min Delay          5869 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.555ns  (logic 4.198ns (22.625%)  route 14.357ns (77.375%))
  Logic Levels:           18  (FDRE=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=6 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.879     3.357    u_register/decode_read_1_select[0]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.295     3.652 f  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.652    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X15Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.864 f  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.140     5.005    u_register/reg_rd_data1[6]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.299     5.304 r  u_register/vga_red[3]_i_617/O
                         net (fo=1, routed)           0.798     6.102    u_register/console_display/debug_buffer[338][3]
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.226 r  u_register/vga_red[3]_i_566/O
                         net (fo=1, routed)           0.000     6.226    u_register/vga_red[3]_i_566_n_0
    SLICE_X13Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  u_register/vga_red_reg[3]_i_436/O
                         net (fo=1, routed)           0.955     7.398    u_register/vga_red_reg[3]_i_436_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.299     7.697 r  u_register/vga_red[3]_i_305/O
                         net (fo=1, routed)           0.000     7.697    console_display/vga_red[3]_i_139_0
    SLICE_X10Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.911 r  console_display/vga_red_reg[3]_i_210/O
                         net (fo=1, routed)           1.058     8.969    console_display/vga_red_reg[3]_i_210_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.297     9.266 r  console_display/vga_red[3]_i_139/O
                         net (fo=1, routed)           0.935    10.201    console_display/vga_red[3]_i_139_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124    10.325 r  console_display/vga_red[3]_i_97/O
                         net (fo=1, routed)           0.502    10.827    console_display/vga_red[3]_i_97_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    10.951 r  console_display/vga_red[3]_i_54/O
                         net (fo=35, routed)          1.627    12.578    console_display/char_data[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.124    12.702 r  console_display/vga_red[3]_i_72/O
                         net (fo=1, routed)           0.000    12.702    console_display/characters[0]_0[33]
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    12.919 r  console_display/vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.711    13.630    console_display/vga_red_reg[3]_i_41_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.299    13.929 r  console_display/vga_red[3]_i_21/O
                         net (fo=1, routed)           0.000    13.929    console_display/vga_red[3]_i_21_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I0_O)      0.238    14.167 r  console_display/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    14.167    console_display/vga_red_reg[3]_i_13_n_0
    SLICE_X0Y84          MUXF8 (Prop_muxf8_I0_O)      0.104    14.271 r  console_display/vga_red_reg[3]_i_5/O
                         net (fo=2, routed)           0.974    15.245    console_display/timing/vga_red_reg[3]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.316    15.561 r  console_display/timing/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.000    15.561    console_display/timing/vga_red[3]_i_3_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    15.778 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.777    18.555    console_display/timing_n_0
    SLICE_X0Y33          FDRE                                         r  console_display/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.359ns  (logic 4.198ns (22.866%)  route 14.161ns (77.134%))
  Logic Levels:           18  (FDRE=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=6 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.879     3.357    u_register/decode_read_1_select[0]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.295     3.652 f  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.652    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X15Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.864 f  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.140     5.005    u_register/reg_rd_data1[6]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.299     5.304 r  u_register/vga_red[3]_i_617/O
                         net (fo=1, routed)           0.798     6.102    u_register/console_display/debug_buffer[338][3]
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.226 r  u_register/vga_red[3]_i_566/O
                         net (fo=1, routed)           0.000     6.226    u_register/vga_red[3]_i_566_n_0
    SLICE_X13Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  u_register/vga_red_reg[3]_i_436/O
                         net (fo=1, routed)           0.955     7.398    u_register/vga_red_reg[3]_i_436_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.299     7.697 r  u_register/vga_red[3]_i_305/O
                         net (fo=1, routed)           0.000     7.697    console_display/vga_red[3]_i_139_0
    SLICE_X10Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.911 r  console_display/vga_red_reg[3]_i_210/O
                         net (fo=1, routed)           1.058     8.969    console_display/vga_red_reg[3]_i_210_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.297     9.266 r  console_display/vga_red[3]_i_139/O
                         net (fo=1, routed)           0.935    10.201    console_display/vga_red[3]_i_139_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124    10.325 r  console_display/vga_red[3]_i_97/O
                         net (fo=1, routed)           0.502    10.827    console_display/vga_red[3]_i_97_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    10.951 r  console_display/vga_red[3]_i_54/O
                         net (fo=35, routed)          1.627    12.578    console_display/char_data[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.124    12.702 r  console_display/vga_red[3]_i_72/O
                         net (fo=1, routed)           0.000    12.702    console_display/characters[0]_0[33]
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    12.919 r  console_display/vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.711    13.630    console_display/vga_red_reg[3]_i_41_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.299    13.929 r  console_display/vga_red[3]_i_21/O
                         net (fo=1, routed)           0.000    13.929    console_display/vga_red[3]_i_21_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I0_O)      0.238    14.167 r  console_display/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    14.167    console_display/vga_red_reg[3]_i_13_n_0
    SLICE_X0Y84          MUXF8 (Prop_muxf8_I0_O)      0.104    14.271 r  console_display/vga_red_reg[3]_i_5/O
                         net (fo=2, routed)           0.974    15.245    console_display/timing/vga_red_reg[3]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.316    15.561 r  console_display/timing/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.000    15.561    console_display/timing/vga_red[3]_i_3_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    15.778 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.582    18.359    console_display/timing_n_0
    SLICE_X0Y33          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.351ns  (logic 4.198ns (22.876%)  route 14.153ns (77.124%))
  Logic Levels:           18  (FDRE=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=6 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.879     3.357    u_register/decode_read_1_select[0]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.295     3.652 f  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.652    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X15Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.864 f  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.140     5.005    u_register/reg_rd_data1[6]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.299     5.304 r  u_register/vga_red[3]_i_617/O
                         net (fo=1, routed)           0.798     6.102    u_register/console_display/debug_buffer[338][3]
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.226 r  u_register/vga_red[3]_i_566/O
                         net (fo=1, routed)           0.000     6.226    u_register/vga_red[3]_i_566_n_0
    SLICE_X13Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  u_register/vga_red_reg[3]_i_436/O
                         net (fo=1, routed)           0.955     7.398    u_register/vga_red_reg[3]_i_436_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.299     7.697 r  u_register/vga_red[3]_i_305/O
                         net (fo=1, routed)           0.000     7.697    console_display/vga_red[3]_i_139_0
    SLICE_X10Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.911 r  console_display/vga_red_reg[3]_i_210/O
                         net (fo=1, routed)           1.058     8.969    console_display/vga_red_reg[3]_i_210_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.297     9.266 r  console_display/vga_red[3]_i_139/O
                         net (fo=1, routed)           0.935    10.201    console_display/vga_red[3]_i_139_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124    10.325 r  console_display/vga_red[3]_i_97/O
                         net (fo=1, routed)           0.502    10.827    console_display/vga_red[3]_i_97_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    10.951 r  console_display/vga_red[3]_i_54/O
                         net (fo=35, routed)          1.627    12.578    console_display/char_data[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.124    12.702 r  console_display/vga_red[3]_i_72/O
                         net (fo=1, routed)           0.000    12.702    console_display/characters[0]_0[33]
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    12.919 r  console_display/vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.711    13.630    console_display/vga_red_reg[3]_i_41_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.299    13.929 r  console_display/vga_red[3]_i_21/O
                         net (fo=1, routed)           0.000    13.929    console_display/vga_red[3]_i_21_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I0_O)      0.238    14.167 r  console_display/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    14.167    console_display/vga_red_reg[3]_i_13_n_0
    SLICE_X0Y84          MUXF8 (Prop_muxf8_I0_O)      0.104    14.271 r  console_display/vga_red_reg[3]_i_5/O
                         net (fo=2, routed)           0.974    15.245    console_display/timing/vga_red_reg[3]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.316    15.561 r  console_display/timing/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.000    15.561    console_display/timing/vga_red[3]_i_3_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    15.778 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.574    18.351    console_display/timing_n_0
    SLICE_X0Y33          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.205ns  (logic 4.198ns (23.060%)  route 14.007ns (76.940%))
  Logic Levels:           18  (FDRE=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=6 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.879     3.357    u_register/decode_read_1_select[0]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.295     3.652 f  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.652    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X15Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.864 f  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.140     5.005    u_register/reg_rd_data1[6]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.299     5.304 r  u_register/vga_red[3]_i_617/O
                         net (fo=1, routed)           0.798     6.102    u_register/console_display/debug_buffer[338][3]
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.226 r  u_register/vga_red[3]_i_566/O
                         net (fo=1, routed)           0.000     6.226    u_register/vga_red[3]_i_566_n_0
    SLICE_X13Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  u_register/vga_red_reg[3]_i_436/O
                         net (fo=1, routed)           0.955     7.398    u_register/vga_red_reg[3]_i_436_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.299     7.697 r  u_register/vga_red[3]_i_305/O
                         net (fo=1, routed)           0.000     7.697    console_display/vga_red[3]_i_139_0
    SLICE_X10Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.911 r  console_display/vga_red_reg[3]_i_210/O
                         net (fo=1, routed)           1.058     8.969    console_display/vga_red_reg[3]_i_210_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.297     9.266 r  console_display/vga_red[3]_i_139/O
                         net (fo=1, routed)           0.935    10.201    console_display/vga_red[3]_i_139_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124    10.325 r  console_display/vga_red[3]_i_97/O
                         net (fo=1, routed)           0.502    10.827    console_display/vga_red[3]_i_97_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    10.951 r  console_display/vga_red[3]_i_54/O
                         net (fo=35, routed)          1.627    12.578    console_display/char_data[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.124    12.702 r  console_display/vga_red[3]_i_72/O
                         net (fo=1, routed)           0.000    12.702    console_display/characters[0]_0[33]
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    12.919 r  console_display/vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.711    13.630    console_display/vga_red_reg[3]_i_41_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.299    13.929 r  console_display/vga_red[3]_i_21/O
                         net (fo=1, routed)           0.000    13.929    console_display/vga_red[3]_i_21_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I0_O)      0.238    14.167 r  console_display/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    14.167    console_display/vga_red_reg[3]_i_13_n_0
    SLICE_X0Y84          MUXF8 (Prop_muxf8_I0_O)      0.104    14.271 r  console_display/vga_red_reg[3]_i_5/O
                         net (fo=2, routed)           0.974    15.245    console_display/timing/vga_red_reg[3]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.316    15.561 r  console_display/timing/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.000    15.561    console_display/timing/vga_red[3]_i_3_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    15.778 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.427    18.205    console_display/timing_n_0
    SLICE_X0Y35          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.199ns  (logic 4.198ns (23.067%)  route 14.001ns (76.933%))
  Logic Levels:           18  (FDRE=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=6 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.879     3.357    u_register/decode_read_1_select[0]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.295     3.652 f  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.652    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X15Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.864 f  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.140     5.005    u_register/reg_rd_data1[6]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.299     5.304 r  u_register/vga_red[3]_i_617/O
                         net (fo=1, routed)           0.798     6.102    u_register/console_display/debug_buffer[338][3]
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.226 r  u_register/vga_red[3]_i_566/O
                         net (fo=1, routed)           0.000     6.226    u_register/vga_red[3]_i_566_n_0
    SLICE_X13Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  u_register/vga_red_reg[3]_i_436/O
                         net (fo=1, routed)           0.955     7.398    u_register/vga_red_reg[3]_i_436_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.299     7.697 r  u_register/vga_red[3]_i_305/O
                         net (fo=1, routed)           0.000     7.697    console_display/vga_red[3]_i_139_0
    SLICE_X10Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.911 r  console_display/vga_red_reg[3]_i_210/O
                         net (fo=1, routed)           1.058     8.969    console_display/vga_red_reg[3]_i_210_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.297     9.266 r  console_display/vga_red[3]_i_139/O
                         net (fo=1, routed)           0.935    10.201    console_display/vga_red[3]_i_139_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124    10.325 r  console_display/vga_red[3]_i_97/O
                         net (fo=1, routed)           0.502    10.827    console_display/vga_red[3]_i_97_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    10.951 r  console_display/vga_red[3]_i_54/O
                         net (fo=35, routed)          1.627    12.578    console_display/char_data[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.124    12.702 r  console_display/vga_red[3]_i_72/O
                         net (fo=1, routed)           0.000    12.702    console_display/characters[0]_0[33]
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    12.919 r  console_display/vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.711    13.630    console_display/vga_red_reg[3]_i_41_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.299    13.929 r  console_display/vga_red[3]_i_21/O
                         net (fo=1, routed)           0.000    13.929    console_display/vga_red[3]_i_21_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I0_O)      0.238    14.167 r  console_display/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    14.167    console_display/vga_red_reg[3]_i_13_n_0
    SLICE_X0Y84          MUXF8 (Prop_muxf8_I0_O)      0.104    14.271 r  console_display/vga_red_reg[3]_i_5/O
                         net (fo=2, routed)           0.974    15.245    console_display/timing/vga_red_reg[3]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.316    15.561 r  console_display/timing/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.000    15.561    console_display/timing/vga_red[3]_i_3_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    15.778 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.422    18.199    console_display/timing_n_0
    SLICE_X0Y35          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.159ns  (logic 4.198ns (23.118%)  route 13.961ns (76.882%))
  Logic Levels:           18  (FDRE=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=6 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.879     3.357    u_register/decode_read_1_select[0]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.295     3.652 f  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.652    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X15Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.864 f  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.140     5.005    u_register/reg_rd_data1[6]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.299     5.304 r  u_register/vga_red[3]_i_617/O
                         net (fo=1, routed)           0.798     6.102    u_register/console_display/debug_buffer[338][3]
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.226 r  u_register/vga_red[3]_i_566/O
                         net (fo=1, routed)           0.000     6.226    u_register/vga_red[3]_i_566_n_0
    SLICE_X13Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  u_register/vga_red_reg[3]_i_436/O
                         net (fo=1, routed)           0.955     7.398    u_register/vga_red_reg[3]_i_436_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.299     7.697 r  u_register/vga_red[3]_i_305/O
                         net (fo=1, routed)           0.000     7.697    console_display/vga_red[3]_i_139_0
    SLICE_X10Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.911 r  console_display/vga_red_reg[3]_i_210/O
                         net (fo=1, routed)           1.058     8.969    console_display/vga_red_reg[3]_i_210_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.297     9.266 r  console_display/vga_red[3]_i_139/O
                         net (fo=1, routed)           0.935    10.201    console_display/vga_red[3]_i_139_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124    10.325 r  console_display/vga_red[3]_i_97/O
                         net (fo=1, routed)           0.502    10.827    console_display/vga_red[3]_i_97_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    10.951 r  console_display/vga_red[3]_i_54/O
                         net (fo=35, routed)          1.627    12.578    console_display/char_data[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.124    12.702 r  console_display/vga_red[3]_i_72/O
                         net (fo=1, routed)           0.000    12.702    console_display/characters[0]_0[33]
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    12.919 r  console_display/vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.711    13.630    console_display/vga_red_reg[3]_i_41_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.299    13.929 r  console_display/vga_red[3]_i_21/O
                         net (fo=1, routed)           0.000    13.929    console_display/vga_red[3]_i_21_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I0_O)      0.238    14.167 r  console_display/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    14.167    console_display/vga_red_reg[3]_i_13_n_0
    SLICE_X0Y84          MUXF8 (Prop_muxf8_I0_O)      0.104    14.271 r  console_display/vga_red_reg[3]_i_5/O
                         net (fo=2, routed)           0.974    15.245    console_display/timing/vga_red_reg[3]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.316    15.561 r  console_display/timing/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.000    15.561    console_display/timing/vga_red[3]_i_3_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    15.778 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.381    18.159    console_display/timing_n_0
    SLICE_X0Y33          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_11/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.046ns  (logic 4.198ns (23.263%)  route 13.848ns (76.737%))
  Logic Levels:           18  (FDRE=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=6 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.879     3.357    u_register/decode_read_1_select[0]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.295     3.652 f  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.652    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X15Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.864 f  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.140     5.005    u_register/reg_rd_data1[6]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.299     5.304 r  u_register/vga_red[3]_i_617/O
                         net (fo=1, routed)           0.798     6.102    u_register/console_display/debug_buffer[338][3]
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.226 r  u_register/vga_red[3]_i_566/O
                         net (fo=1, routed)           0.000     6.226    u_register/vga_red[3]_i_566_n_0
    SLICE_X13Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  u_register/vga_red_reg[3]_i_436/O
                         net (fo=1, routed)           0.955     7.398    u_register/vga_red_reg[3]_i_436_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.299     7.697 r  u_register/vga_red[3]_i_305/O
                         net (fo=1, routed)           0.000     7.697    console_display/vga_red[3]_i_139_0
    SLICE_X10Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.911 r  console_display/vga_red_reg[3]_i_210/O
                         net (fo=1, routed)           1.058     8.969    console_display/vga_red_reg[3]_i_210_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.297     9.266 r  console_display/vga_red[3]_i_139/O
                         net (fo=1, routed)           0.935    10.201    console_display/vga_red[3]_i_139_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124    10.325 r  console_display/vga_red[3]_i_97/O
                         net (fo=1, routed)           0.502    10.827    console_display/vga_red[3]_i_97_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    10.951 r  console_display/vga_red[3]_i_54/O
                         net (fo=35, routed)          1.627    12.578    console_display/char_data[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.124    12.702 r  console_display/vga_red[3]_i_72/O
                         net (fo=1, routed)           0.000    12.702    console_display/characters[0]_0[33]
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    12.919 r  console_display/vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.711    13.630    console_display/vga_red_reg[3]_i_41_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.299    13.929 r  console_display/vga_red[3]_i_21/O
                         net (fo=1, routed)           0.000    13.929    console_display/vga_red[3]_i_21_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I0_O)      0.238    14.167 r  console_display/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    14.167    console_display/vga_red_reg[3]_i_13_n_0
    SLICE_X0Y84          MUXF8 (Prop_muxf8_I0_O)      0.104    14.271 r  console_display/vga_red_reg[3]_i_5/O
                         net (fo=2, routed)           0.974    15.245    console_display/timing/vga_red_reg[3]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.316    15.561 r  console_display/timing/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.000    15.561    console_display/timing/vga_red[3]_i_3_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    15.778 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.268    18.046    console_display/timing_n_0
    SLICE_X0Y37          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_6/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.896ns  (logic 4.198ns (23.458%)  route 13.698ns (76.542%))
  Logic Levels:           18  (FDRE=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=6 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.879     3.357    u_register/decode_read_1_select[0]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.295     3.652 f  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.652    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X15Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.864 f  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.140     5.005    u_register/reg_rd_data1[6]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.299     5.304 r  u_register/vga_red[3]_i_617/O
                         net (fo=1, routed)           0.798     6.102    u_register/console_display/debug_buffer[338][3]
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.226 r  u_register/vga_red[3]_i_566/O
                         net (fo=1, routed)           0.000     6.226    u_register/vga_red[3]_i_566_n_0
    SLICE_X13Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  u_register/vga_red_reg[3]_i_436/O
                         net (fo=1, routed)           0.955     7.398    u_register/vga_red_reg[3]_i_436_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.299     7.697 r  u_register/vga_red[3]_i_305/O
                         net (fo=1, routed)           0.000     7.697    console_display/vga_red[3]_i_139_0
    SLICE_X10Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.911 r  console_display/vga_red_reg[3]_i_210/O
                         net (fo=1, routed)           1.058     8.969    console_display/vga_red_reg[3]_i_210_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.297     9.266 r  console_display/vga_red[3]_i_139/O
                         net (fo=1, routed)           0.935    10.201    console_display/vga_red[3]_i_139_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124    10.325 r  console_display/vga_red[3]_i_97/O
                         net (fo=1, routed)           0.502    10.827    console_display/vga_red[3]_i_97_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    10.951 r  console_display/vga_red[3]_i_54/O
                         net (fo=35, routed)          1.627    12.578    console_display/char_data[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.124    12.702 r  console_display/vga_red[3]_i_72/O
                         net (fo=1, routed)           0.000    12.702    console_display/characters[0]_0[33]
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    12.919 r  console_display/vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.711    13.630    console_display/vga_red_reg[3]_i_41_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.299    13.929 r  console_display/vga_red[3]_i_21/O
                         net (fo=1, routed)           0.000    13.929    console_display/vga_red[3]_i_21_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I0_O)      0.238    14.167 r  console_display/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    14.167    console_display/vga_red_reg[3]_i_13_n_0
    SLICE_X0Y84          MUXF8 (Prop_muxf8_I0_O)      0.104    14.271 r  console_display/vga_red_reg[3]_i_5/O
                         net (fo=2, routed)           0.974    15.245    console_display/timing/vga_red_reg[3]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.316    15.561 r  console_display/timing/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.000    15.561    console_display/timing/vga_red[3]_i_3_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    15.778 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.118    17.896    console_display/timing_n_0
    SLICE_X0Y39          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.890ns  (logic 4.198ns (23.466%)  route 13.692ns (76.534%))
  Logic Levels:           18  (FDRE=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=6 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.879     3.357    u_register/decode_read_1_select[0]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.295     3.652 f  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.652    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X15Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.864 f  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.140     5.005    u_register/reg_rd_data1[6]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.299     5.304 r  u_register/vga_red[3]_i_617/O
                         net (fo=1, routed)           0.798     6.102    u_register/console_display/debug_buffer[338][3]
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.226 r  u_register/vga_red[3]_i_566/O
                         net (fo=1, routed)           0.000     6.226    u_register/vga_red[3]_i_566_n_0
    SLICE_X13Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  u_register/vga_red_reg[3]_i_436/O
                         net (fo=1, routed)           0.955     7.398    u_register/vga_red_reg[3]_i_436_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.299     7.697 r  u_register/vga_red[3]_i_305/O
                         net (fo=1, routed)           0.000     7.697    console_display/vga_red[3]_i_139_0
    SLICE_X10Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.911 r  console_display/vga_red_reg[3]_i_210/O
                         net (fo=1, routed)           1.058     8.969    console_display/vga_red_reg[3]_i_210_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.297     9.266 r  console_display/vga_red[3]_i_139/O
                         net (fo=1, routed)           0.935    10.201    console_display/vga_red[3]_i_139_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124    10.325 r  console_display/vga_red[3]_i_97/O
                         net (fo=1, routed)           0.502    10.827    console_display/vga_red[3]_i_97_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    10.951 r  console_display/vga_red[3]_i_54/O
                         net (fo=35, routed)          1.627    12.578    console_display/char_data[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.124    12.702 r  console_display/vga_red[3]_i_72/O
                         net (fo=1, routed)           0.000    12.702    console_display/characters[0]_0[33]
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    12.919 r  console_display/vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.711    13.630    console_display/vga_red_reg[3]_i_41_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.299    13.929 r  console_display/vga_red[3]_i_21/O
                         net (fo=1, routed)           0.000    13.929    console_display/vga_red[3]_i_21_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I0_O)      0.238    14.167 r  console_display/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    14.167    console_display/vga_red_reg[3]_i_13_n_0
    SLICE_X0Y84          MUXF8 (Prop_muxf8_I0_O)      0.104    14.271 r  console_display/vga_red_reg[3]_i_5/O
                         net (fo=2, routed)           0.974    15.245    console_display/timing/vga_red_reg[3]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.316    15.561 r  console_display/timing/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.000    15.561    console_display/timing/vga_red[3]_i_3_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    15.778 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          2.112    17.890    console_display/timing_n_0
    SLICE_X0Y39          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/read_1_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            console_display/vga_red_reg[3]_lopt_replica_10/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.736ns  (logic 4.198ns (23.669%)  route 13.538ns (76.331%))
  Logic Levels:           18  (FDRE=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=6 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE                         0.000     0.000 r  u_decode/read_1_select_reg[0]/C
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_decode/read_1_select_reg[0]/Q
                         net (fo=33, routed)          2.879     3.357    u_register/decode_read_1_select[0]
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.295     3.652 f  u_register/id_out_rd_data_1[6]_i_2/O
                         net (fo=1, routed)           0.000     3.652    u_register/id_out_rd_data_1[6]_i_2_n_0
    SLICE_X15Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.864 f  u_register/id_out_rd_data_1_reg[6]_i_1/O
                         net (fo=5, routed)           1.140     5.005    u_register/reg_rd_data1[6]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.299     5.304 r  u_register/vga_red[3]_i_617/O
                         net (fo=1, routed)           0.798     6.102    u_register/console_display/debug_buffer[338][3]
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.226 r  u_register/vga_red[3]_i_566/O
                         net (fo=1, routed)           0.000     6.226    u_register/vga_red[3]_i_566_n_0
    SLICE_X13Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     6.443 r  u_register/vga_red_reg[3]_i_436/O
                         net (fo=1, routed)           0.955     7.398    u_register/vga_red_reg[3]_i_436_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.299     7.697 r  u_register/vga_red[3]_i_305/O
                         net (fo=1, routed)           0.000     7.697    console_display/vga_red[3]_i_139_0
    SLICE_X10Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.911 r  console_display/vga_red_reg[3]_i_210/O
                         net (fo=1, routed)           1.058     8.969    console_display/vga_red_reg[3]_i_210_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.297     9.266 r  console_display/vga_red[3]_i_139/O
                         net (fo=1, routed)           0.935    10.201    console_display/vga_red[3]_i_139_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124    10.325 r  console_display/vga_red[3]_i_97/O
                         net (fo=1, routed)           0.502    10.827    console_display/vga_red[3]_i_97_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    10.951 r  console_display/vga_red[3]_i_54/O
                         net (fo=35, routed)          1.627    12.578    console_display/char_data[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.124    12.702 r  console_display/vga_red[3]_i_72/O
                         net (fo=1, routed)           0.000    12.702    console_display/characters[0]_0[33]
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    12.919 r  console_display/vga_red_reg[3]_i_41/O
                         net (fo=1, routed)           0.711    13.630    console_display/vga_red_reg[3]_i_41_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.299    13.929 r  console_display/vga_red[3]_i_21/O
                         net (fo=1, routed)           0.000    13.929    console_display/vga_red[3]_i_21_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I0_O)      0.238    14.167 r  console_display/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    14.167    console_display/vga_red_reg[3]_i_13_n_0
    SLICE_X0Y84          MUXF8 (Prop_muxf8_I0_O)      0.104    14.271 r  console_display/vga_red_reg[3]_i_5/O
                         net (fo=2, routed)           0.974    15.245    console_display/timing/vga_red_reg[3]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.316    15.561 r  console_display/timing/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.000    15.561    console_display/timing/vga_red[3]_i_3_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    15.778 r  console_display/timing/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          1.959    17.736    console_display/timing_n_0
    SLICE_X0Y41          FDRE                                         r  console_display/vga_red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.513%)  route 0.116ns (47.487%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[5]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[5]/Q
                         net (fo=1, routed)           0.116     0.244    u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[5]
    SLICE_X5Y78          FDRE                                         r  u_mem_unit/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/write_select_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_id_ex/id_out_wb_register_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE                         0.000     0.000 r  u_decode/write_select_reg[2]/C
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_decode/write_select_reg[2]/Q
                         net (fo=1, routed)           0.117     0.245    u_id_ex/id_out_wb_register_reg[2]_1[2]
    SLICE_X9Y88          FDRE                                         r  u_id_ex/id_out_wb_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_if_id/if_out_pc_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_id_ex/id_out_pc_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.146ns (59.108%)  route 0.101ns (40.892%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE                         0.000     0.000 r  u_if_id/if_out_pc_reg[13]/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_if_id/if_out_pc_reg[13]/Q
                         net (fo=1, routed)           0.101     0.247    u_id_ex/id_out_pc_reg[15]_0[13]
    SLICE_X5Y84          FDRE                                         r  u_id_ex/id_out_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_if_id/if_out_pc_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_id_ex/id_out_pc_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.146ns (59.108%)  route 0.101ns (40.892%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE                         0.000     0.000 r  u_if_id/if_out_pc_reg[15]/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_if_id/if_out_pc_reg[15]/Q
                         net (fo=1, routed)           0.101     0.247    u_id_ex/id_out_pc_reg[15]_0[15]
    SLICE_X5Y84          FDRE                                         r  u_id_ex/id_out_pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mem_unit/in_data_a_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_1023_7_7/DP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.617%)  route 0.120ns (48.383%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE                         0.000     0.000 r  u_mem_unit/in_data_a_reg[7]/C
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_mem_unit/in_data_a_reg[7]/Q
                         net (fo=32, routed)          0.120     0.248    u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_1023_7_7/D
    SLICE_X14Y74         RAMD64E                                      r  u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_1023_7_7/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mem_unit/in_data_a_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_1023_7_7/DP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.617%)  route 0.120ns (48.383%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE                         0.000     0.000 r  u_mem_unit/in_data_a_reg[7]/C
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_mem_unit/in_data_a_reg[7]/Q
                         net (fo=32, routed)          0.120     0.248    u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_1023_7_7/D
    SLICE_X14Y74         RAMD64E                                      r  u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_1023_7_7/DP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mem_unit/in_data_a_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_1023_7_7/SP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.617%)  route 0.120ns (48.383%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE                         0.000     0.000 r  u_mem_unit/in_data_a_reg[7]/C
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_mem_unit/in_data_a_reg[7]/Q
                         net (fo=32, routed)          0.120     0.248    u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_1023_7_7/D
    SLICE_X14Y74         RAMD64E                                      r  u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_1023_7_7/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mem_unit/in_data_a_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_1023_7_7/SP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.617%)  route 0.120ns (48.383%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE                         0.000     0.000 r  u_mem_unit/in_data_a_reg[7]/C
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_mem_unit/in_data_a_reg[7]/Q
                         net (fo=32, routed)          0.120     0.248    u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_1023_7_7/D
    SLICE_X14Y74         RAMD64E                                      r  u_mem_unit/u_ram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_1023_7_7/SP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_decode/cl_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_id_ex/id_out_cl_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE                         0.000     0.000 r  u_decode/cl_value_reg[3]/C
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_decode/cl_value_reg[3]/Q
                         net (fo=1, routed)           0.112     0.253    u_id_ex/id_out_cl_value_reg[3]_0[3]
    SLICE_X9Y86          FDRE                                         r  u_id_ex/id_out_cl_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_if_id/if_out_pc_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_id_ex/id_out_pc_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE                         0.000     0.000 r  u_if_id/if_out_pc_reg[12]/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_if_id/if_out_pc_reg[12]/Q
                         net (fo=1, routed)           0.110     0.256    u_id_ex/id_out_pc_reg[15]_0[12]
    SLICE_X6Y84          FDRE                                         r  u_id_ex/id_out_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------





