{"vcs1":{"timestamp_begin":1684265090.216698324, "rt":1.26, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684265091.564497096, "rt":1.27, "ut":0.45, "st":0.19}}
{"link":{"timestamp_begin":1684265092.909746907, "rt":0.44, "ut":0.23, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265089.570528391}
{"VCS_COMP_START_TIME": 1684265089.570528391}
{"VCS_COMP_END_TIME": 1684265094.886606011}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330320}}
{"stitch_vcselab": {"peak_mem": 211888}}
