// Seed: 1638269042
module module_0 #(
    parameter id_6 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  assign module_1.id_1 = 0;
  input wire id_1;
  logic [7:0] id_5, _id_6;
  assign id_5[1^1] = -1;
  assign id_6 = ~id_2[id_6];
endmodule
module module_1 #(
    parameter id_0 = 32'd62,
    parameter id_2 = 32'd75,
    parameter id_5 = 32'd88
) (
    output uwire _id_0,
    input  wire  id_1,
    output tri0  _id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri1  _id_5
);
  logic [id_0 : id_2] id_7;
  assign id_7[-1-:id_5] = ~1;
  final $unsigned(83);
  ;
  wire id_8;
  wire [1 : id_5] id_9;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_9,
      id_9
  );
endmodule
