#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar  1 16:10:16 2018
# Process ID: 8364
# Current directory: f:/ax7015/demo/ibert_test/ibert_ex
# Command line: vivado.exe -notrace -source f:/ax7015/demo/ibert_test/ibert_test.srcs/sources_1/ip/ibert/ibert_ex.tcl
# Log file: f:/ax7015/demo/ibert_test/ibert_ex/vivado.log
# Journal file: f:/ax7015/demo/ibert_test/ibert_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source f:/ax7015/demo/ibert_test/ibert_test.srcs/sources_1/ip/ibert/ibert_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 778.762 ; gain = 68.078
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/xsim/ibert.sh'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/xsim/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/xsim/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/modelsim/ibert.sh'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/modelsim/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/modelsim/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/questa/ibert.sh'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/questa/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/questa/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/ies/ibert.sh'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/ies/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/ies/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/vcs/ibert.sh'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/vcs/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/vcs/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/riviera/ibert.sh'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/riviera/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/riviera/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/activehdl/ibert.sh'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/activehdl/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'F:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.ip_user_files/sim_scripts/ibert/activehdl/GT_pblocks.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
file mkdir f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/constrs_1
file mkdir f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/constrs_1/new
close [ open f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/constrs_1/new/pins.xdc w ]
add_files -fileset constrs_1 f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.srcs/constrs_1/new/pins.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  1 16:43:10 2018] Launched synth_1...
Run output will be captured here: f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.runs/synth_1/runme.log
[Thu Mar  1 16:43:10 2018] Launched impl_1...
Run output will be captured here: f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854706
set_property PROGRAM.FILE {f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.runs/impl_1/example_ibert.bit} [get_hw_devices xc7z015_1]
current_hw_device [get_hw_devices xc7z015_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-1434] Device xc7z015 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property PROGRAM.FILE {f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.runs/impl_1/example_ibert.bit} [get_hw_devices xc7z015_1]
program_hw_devices [get_hw_devices xc7z015_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-2302] Device xc7z015 (JTAG device index = 1) is programmed with a design that has 1 IBERT core(s).
set_property PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property PROGRAM.FILE {f:/ax7015/demo/ibert_test/ibert_ex/ibert_ex.runs/impl_1/example_ibert.bit} [get_hw_devices xc7z015_1]
program_hw_devices [get_hw_devices xc7z015_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
INFO: [Labtools 27-2302] Device xc7z015 (JTAG device index = 1) is programmed with a design that has 1 IBERT core(s).
detect_hw_sio_links
INFO: [Labtools 27-2267] Found 2 links.
set xil_newScan [create_hw_sio_scan -description {Scan 0} 2d_full_eye  [lindex [get_hw_sio_links localhost:3121/xilinx_tcf/Digilent/210249854706/1_1_0/IBERT/Quad_112/MGT_X0Y3/TX->localhost:3121/xilinx_tcf/Digilent/210249854706/1_1_0/IBERT/Quad_112/MGT_X0Y2/RX] 0 ]]
run_hw_sio_scan [get_hw_sio_scans $xil_newScan]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249854706
ERROR: [Labtoolstcl 44-514] HW Server shutdown. Disconnecting from server: localhost:3121
