// RUN: not circt-verilog %s --no-uvm-auto-include -o %t.mlir 2>&1 | FileCheck %s
// Test that PLD array tasks (ยง21.7) produce a clear compile-time error.
// These are deprecated Verilog-1364 legacy functions not supported by circt-sim.
module top;
  reg [0:3] mem [0:3];
  reg [0:3] addr;
  reg [0:3] result;

  initial begin
    mem[0] = 4'b1111;
    mem[1] = 4'b1010;
    addr = 4'b0011;

    // CHECK: error: unsupported legacy PLD array task '$async$and$array'
    $async$and$array(mem, addr, result);
  end
endmodule
