TimeQuest Timing Analyzer report for tiny_god
Fri Nov 16 13:31:40 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Propagation Delay
 17. Minimum Propagation Delay
 18. MTBF Summary
 19. Synchronizer Summary
 20. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 21. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 22. Slow 1100mV 0C Model Fmax Summary
 23. Slow 1100mV 0C Model Setup Summary
 24. Slow 1100mV 0C Model Hold Summary
 25. Slow 1100mV 0C Model Recovery Summary
 26. Slow 1100mV 0C Model Removal Summary
 27. Slow 1100mV 0C Model Minimum Pulse Width Summary
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. MTBF Summary
 35. Synchronizer Summary
 36. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 38. Fast 1100mV 85C Model Setup Summary
 39. Fast 1100mV 85C Model Hold Summary
 40. Fast 1100mV 85C Model Recovery Summary
 41. Fast 1100mV 85C Model Removal Summary
 42. Fast 1100mV 85C Model Minimum Pulse Width Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. MTBF Summary
 50. Synchronizer Summary
 51. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 53. Fast 1100mV 0C Model Setup Summary
 54. Fast 1100mV 0C Model Hold Summary
 55. Fast 1100mV 0C Model Recovery Summary
 56. Fast 1100mV 0C Model Removal Summary
 57. Fast 1100mV 0C Model Minimum Pulse Width Summary
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. MTBF Summary
 65. Synchronizer Summary
 66. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Progagation Delay
 74. Minimum Progagation Delay
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1100mv 0c Model)
 78. Signal Integrity Metrics (Slow 1100mv 85c Model)
 79. Signal Integrity Metrics (Fast 1100mv 0c Model)
 80. Signal Integrity Metrics (Fast 1100mv 85c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths
 88. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; tiny_god                                            ;
; Device Family      ; Cyclone V                                           ;
; Device Name        ; 5CGXFC5C6F27C7                                      ;
; Timing Models      ; Preliminary                                         ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.92        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  30.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 33.333 ; 30.0 MHz  ; 0.000 ; 16.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 60.44 MHz ; 60.44 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 10.015 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.303 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 14.868 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.746 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 15.846 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 10.065 ; 13.914 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 10.902 ; 13.683 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.985 ; 0.878 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.695 ; 0.613 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.639  ; 6.703  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.108 ; 11.229 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.227 ; 6.278 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.968 ; 6.045 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; CLOCK_50_B7A ; HDMI_TX_CLK ; 5.790 ; 5.661 ; 5.833 ; 5.704 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; CLOCK_50_B7A ; HDMI_TX_CLK ; 4.450 ; 4.329 ; 4.495 ; 4.374 ;
+--------------+-------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 63.741 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                 ; Synchronization Node                                                                                                                                                                                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                    ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                       ;
; Synchronization Node    ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                        ; 63.741                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                           ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 31.925       ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 31.816       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                        ; 63.924                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                           ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 32.111       ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 31.813       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 60.92 MHz ; 60.92 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 10.028 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.281 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 14.910 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.684 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 15.943 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 9.392  ; 13.598 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 10.340 ; 13.274 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.035 ; 0.958 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.728 ; 0.677 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.715  ; 6.770  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.891 ; 10.992 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.320 ; 6.361 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.007 ; 6.077 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; CLOCK_50_B7A ; HDMI_TX_CLK ; 5.705 ; 5.527 ; 5.718 ; 5.540 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; CLOCK_50_B7A ; HDMI_TX_CLK ; 4.393 ; 4.227 ; 4.406 ; 4.240 ;
+--------------+-------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 63.678 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                 ; Synchronization Node                                                                                                                                                                                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                    ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                       ;
; Synchronization Node    ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                        ; 63.678                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                           ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 31.891       ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 31.787       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                        ; 63.920                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                           ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 32.068       ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 31.852       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 13.017 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.163 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 16.105 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.339 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 15.836 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 5.798 ; 9.868 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.000 ; 9.742 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.454 ; 0.072  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.320 ; -0.051 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 3.474 ; 3.492 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.577 ; 6.606 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 3.338 ; 3.350 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 3.548 ; 3.572 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; CLOCK_50_B7A ; HDMI_TX_CLK ; 3.338 ; 3.266 ; 3.684 ; 3.612 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; CLOCK_50_B7A ; HDMI_TX_CLK ; 2.696 ; 2.626 ; 3.042 ; 2.972 ;
+--------------+-------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 65.150 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                 ; Synchronization Node                                                                                                                                                                                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                    ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                       ;
; Synchronization Node    ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                        ; 65.150                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                           ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 32.604       ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 32.546       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                        ; 65.279                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                           ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 32.741       ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 32.538       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 13.425 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.150 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 16.186 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.302 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 15.871 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 5.061 ; 8.523 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.024 ; 8.386 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.461 ; 0.066  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.324 ; -0.059 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 3.339 ; 3.354 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.257 ; 6.288 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 3.202 ; 3.210 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 3.421 ; 3.442 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; CLOCK_50_B7A ; HDMI_TX_CLK ; 3.154 ; 3.072 ; 3.511 ; 3.429 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; CLOCK_50_B7A ; HDMI_TX_CLK ; 2.529 ; 2.450 ; 2.886 ; 2.807 ;
+--------------+-------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 65.240 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                 ; Synchronization Node                                                                                                                                                                                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                    ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                       ;
; Synchronization Node    ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                        ; 65.240                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                           ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 32.648       ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 32.592       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                        ; 65.362                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                           ; 3.75                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                ;                        ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 32.764       ;
;  nios:inst4|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 32.598       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 10.015 ; 0.150 ; 14.868   ; 0.302   ; 15.836              ;
;  altera_reserved_tck ; 10.015 ; 0.150 ; 14.868   ; 0.302   ; 15.836              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 10.065 ; 13.914 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 10.902 ; 13.683 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.035 ; 0.958 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.728 ; 0.677 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.715  ; 6.770  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.108 ; 11.229 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 3.202 ; 3.210 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tdo ; altera_reserved_tck ; 3.421 ; 3.442 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------+
; Progagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; CLOCK_50_B7A ; HDMI_TX_CLK ; 5.790 ; 5.661 ; 5.833 ; 5.704 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; CLOCK_50_B7A ; HDMI_TX_CLK ; 2.529 ; 2.450 ; 2.886 ; 2.807 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HDMI_TX_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_DE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_HS          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_VS          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED0                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[23]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[22]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[21]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[20]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[19]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[18]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK_125_p         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50_B5B        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50_B6A        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50_B8A        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HDMI_TX_INT         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50_B7A        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CPU_RESET_n         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Buttons[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Buttons[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Buttons[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Buttons[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_DE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_HS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_VS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; LED0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.84e-07 V                   ; 2.36 V              ; -0.0298 V           ; 0.251 V                              ; 0.058 V                              ; 3.06e-10 s                  ; 3.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.84e-07 V                  ; 2.36 V             ; -0.0298 V          ; 0.251 V                             ; 0.058 V                             ; 3.06e-10 s                 ; 3.27e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.02e-07 V                   ; 2.41 V              ; -0.0534 V           ; 0.332 V                              ; 0.097 V                              ; 3.11e-10 s                  ; 4.18e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 2.02e-07 V                  ; 2.41 V             ; -0.0534 V          ; 0.332 V                             ; 0.097 V                             ; 3.11e-10 s                 ; 4.18e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.02e-07 V                   ; 2.41 V              ; -0.0534 V           ; 0.332 V                              ; 0.097 V                              ; 3.11e-10 s                  ; 4.18e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 2.02e-07 V                  ; 2.41 V             ; -0.0534 V          ; 0.332 V                             ; 0.097 V                             ; 3.11e-10 s                 ; 4.18e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.84e-07 V                   ; 2.36 V              ; -0.0298 V           ; 0.251 V                              ; 0.058 V                              ; 3.06e-10 s                  ; 3.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.84e-07 V                  ; 2.36 V             ; -0.0298 V          ; 0.251 V                             ; 0.058 V                             ; 3.06e-10 s                 ; 3.27e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.02e-07 V                   ; 2.41 V              ; -0.0534 V           ; 0.332 V                              ; 0.097 V                              ; 3.11e-10 s                  ; 4.18e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 2.02e-07 V                  ; 2.41 V             ; -0.0534 V          ; 0.332 V                             ; 0.097 V                             ; 3.11e-10 s                 ; 4.18e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.84e-07 V                   ; 2.36 V              ; -0.0298 V           ; 0.251 V                              ; 0.058 V                              ; 3.06e-10 s                  ; 3.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.84e-07 V                  ; 2.36 V             ; -0.0298 V          ; 0.251 V                             ; 0.058 V                             ; 3.06e-10 s                 ; 3.27e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.84e-07 V                   ; 2.36 V              ; -0.0298 V           ; 0.251 V                              ; 0.058 V                              ; 3.06e-10 s                  ; 3.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.84e-07 V                  ; 2.36 V             ; -0.0298 V          ; 0.251 V                             ; 0.058 V                             ; 3.06e-10 s                 ; 3.27e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.84e-07 V                   ; 2.36 V              ; -0.0298 V           ; 0.251 V                              ; 0.058 V                              ; 3.06e-10 s                  ; 3.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.84e-07 V                  ; 2.36 V             ; -0.0298 V          ; 0.251 V                             ; 0.058 V                             ; 3.06e-10 s                 ; 3.27e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.02e-07 V                   ; 2.41 V              ; -0.0534 V           ; 0.332 V                              ; 0.097 V                              ; 3.11e-10 s                  ; 4.18e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 2.02e-07 V                  ; 2.41 V             ; -0.0534 V          ; 0.332 V                             ; 0.097 V                             ; 3.11e-10 s                 ; 4.18e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.02e-07 V                   ; 2.41 V              ; -0.0534 V           ; 0.332 V                              ; 0.097 V                              ; 3.11e-10 s                  ; 4.18e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 2.02e-07 V                  ; 2.41 V             ; -0.0534 V          ; 0.332 V                             ; 0.097 V                             ; 3.11e-10 s                 ; 4.18e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.84e-07 V                   ; 2.36 V              ; -0.0298 V           ; 0.251 V                              ; 0.058 V                              ; 3.06e-10 s                  ; 3.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.84e-07 V                  ; 2.36 V             ; -0.0298 V          ; 0.251 V                             ; 0.058 V                             ; 3.06e-10 s                 ; 3.27e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.02e-07 V                   ; 2.41 V              ; -0.0534 V           ; 0.332 V                              ; 0.097 V                              ; 3.11e-10 s                  ; 4.18e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 2.02e-07 V                  ; 2.41 V             ; -0.0534 V          ; 0.332 V                             ; 0.097 V                             ; 3.11e-10 s                 ; 4.18e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2e-07 V                      ; 2.43 V              ; -0.064 V            ; 0.267 V                              ; 0.216 V                              ; 2.8e-10 s                   ; 2.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2e-07 V                     ; 2.43 V             ; -0.064 V           ; 0.267 V                             ; 0.216 V                             ; 2.8e-10 s                  ; 2.93e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.76e-07 V                   ; 2.4 V               ; -0.0733 V           ; 0.25 V                               ; 0.204 V                              ; 2.91e-10 s                  ; 2.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.76e-07 V                  ; 2.4 V              ; -0.0733 V          ; 0.25 V                              ; 0.204 V                             ; 2.91e-10 s                 ; 2.8e-10 s                  ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_DE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_HS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_VS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; LED0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-05 V                    ; 2.35 V              ; -0.0189 V           ; 0.096 V                              ; 0.065 V                              ; 4.28e-10 s                  ; 4.09e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-05 V                   ; 2.35 V             ; -0.0189 V          ; 0.096 V                             ; 0.065 V                             ; 4.28e-10 s                 ; 4.09e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.73e-05 V                   ; 2.39 V              ; -0.0422 V           ; 0.157 V                              ; 0.106 V                              ; 4.48e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.73e-05 V                  ; 2.39 V             ; -0.0422 V          ; 0.157 V                             ; 0.106 V                             ; 4.48e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.73e-05 V                   ; 2.39 V              ; -0.0422 V           ; 0.157 V                              ; 0.106 V                              ; 4.48e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.73e-05 V                  ; 2.39 V             ; -0.0422 V          ; 0.157 V                             ; 0.106 V                             ; 4.48e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-05 V                    ; 2.35 V              ; -0.0189 V           ; 0.096 V                              ; 0.065 V                              ; 4.28e-10 s                  ; 4.09e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-05 V                   ; 2.35 V             ; -0.0189 V          ; 0.096 V                             ; 0.065 V                             ; 4.28e-10 s                 ; 4.09e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.73e-05 V                   ; 2.39 V              ; -0.0422 V           ; 0.157 V                              ; 0.106 V                              ; 4.48e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.73e-05 V                  ; 2.39 V             ; -0.0422 V          ; 0.157 V                             ; 0.106 V                             ; 4.48e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-05 V                    ; 2.35 V              ; -0.0189 V           ; 0.096 V                              ; 0.065 V                              ; 4.28e-10 s                  ; 4.09e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-05 V                   ; 2.35 V             ; -0.0189 V          ; 0.096 V                             ; 0.065 V                             ; 4.28e-10 s                 ; 4.09e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-05 V                    ; 2.35 V              ; -0.0189 V           ; 0.096 V                              ; 0.065 V                              ; 4.28e-10 s                  ; 4.09e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-05 V                   ; 2.35 V             ; -0.0189 V          ; 0.096 V                             ; 0.065 V                             ; 4.28e-10 s                 ; 4.09e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-05 V                    ; 2.35 V              ; -0.0189 V           ; 0.096 V                              ; 0.065 V                              ; 4.28e-10 s                  ; 4.09e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-05 V                   ; 2.35 V             ; -0.0189 V          ; 0.096 V                             ; 0.065 V                             ; 4.28e-10 s                 ; 4.09e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.73e-05 V                   ; 2.39 V              ; -0.0422 V           ; 0.157 V                              ; 0.106 V                              ; 4.48e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.73e-05 V                  ; 2.39 V             ; -0.0422 V          ; 0.157 V                             ; 0.106 V                             ; 4.48e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.73e-05 V                   ; 2.39 V              ; -0.0422 V           ; 0.157 V                              ; 0.106 V                              ; 4.48e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.73e-05 V                  ; 2.39 V             ; -0.0422 V          ; 0.157 V                             ; 0.106 V                             ; 4.48e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-05 V                    ; 2.35 V              ; -0.0189 V           ; 0.096 V                              ; 0.065 V                              ; 4.28e-10 s                  ; 4.09e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-05 V                   ; 2.35 V             ; -0.0189 V          ; 0.096 V                             ; 0.065 V                             ; 4.28e-10 s                 ; 4.09e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.73e-05 V                   ; 2.39 V              ; -0.0422 V           ; 0.157 V                              ; 0.106 V                              ; 4.48e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.73e-05 V                  ; 2.39 V             ; -0.0422 V          ; 0.157 V                             ; 0.106 V                             ; 4.48e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.72e-05 V                   ; 2.41 V              ; -0.0524 V           ; 0.29 V                               ; 0.091 V                              ; 3e-10 s                     ; 4.08e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.72e-05 V                  ; 2.41 V             ; -0.0524 V          ; 0.29 V                              ; 0.091 V                             ; 3e-10 s                    ; 4.08e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-05 V                   ; 2.38 V              ; -0.0592 V           ; 0.27 V                               ; 0.247 V                              ; 3.26e-10 s                  ; 3.2e-10 s                   ; No                         ; No                         ; 2.32 V                      ; 1.51e-05 V                  ; 2.38 V             ; -0.0592 V          ; 0.27 V                              ; 0.247 V                             ; 3.26e-10 s                 ; 3.2e-10 s                  ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_DE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_HS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_VS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; LED0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.44e-06 V                   ; 2.84 V              ; -0.0791 V           ; 0.195 V                              ; 0.16 V                               ; 2.6e-10 s                   ; 2.49e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.44e-06 V                  ; 2.84 V             ; -0.0791 V          ; 0.195 V                             ; 0.16 V                              ; 2.6e-10 s                  ; 2.49e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.84e-06 V                   ; 2.92 V              ; -0.122 V            ; 0.296 V                              ; 0.239 V                              ; 2.64e-10 s                  ; 2.58e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.84e-06 V                  ; 2.92 V             ; -0.122 V           ; 0.296 V                             ; 0.239 V                             ; 2.64e-10 s                 ; 2.58e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.84e-06 V                   ; 2.92 V              ; -0.122 V            ; 0.296 V                              ; 0.239 V                              ; 2.64e-10 s                  ; 2.58e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.84e-06 V                  ; 2.92 V             ; -0.122 V           ; 0.296 V                             ; 0.239 V                             ; 2.64e-10 s                 ; 2.58e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.44e-06 V                   ; 2.84 V              ; -0.0791 V           ; 0.195 V                              ; 0.16 V                               ; 2.6e-10 s                   ; 2.49e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.44e-06 V                  ; 2.84 V             ; -0.0791 V          ; 0.195 V                             ; 0.16 V                              ; 2.6e-10 s                  ; 2.49e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.84e-06 V                   ; 2.92 V              ; -0.122 V            ; 0.296 V                              ; 0.239 V                              ; 2.64e-10 s                  ; 2.58e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.84e-06 V                  ; 2.92 V             ; -0.122 V           ; 0.296 V                             ; 0.239 V                             ; 2.64e-10 s                 ; 2.58e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.44e-06 V                   ; 2.84 V              ; -0.0791 V           ; 0.195 V                              ; 0.16 V                               ; 2.6e-10 s                   ; 2.49e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.44e-06 V                  ; 2.84 V             ; -0.0791 V          ; 0.195 V                             ; 0.16 V                              ; 2.6e-10 s                  ; 2.49e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.44e-06 V                   ; 2.84 V              ; -0.0791 V           ; 0.195 V                              ; 0.16 V                               ; 2.6e-10 s                   ; 2.49e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.44e-06 V                  ; 2.84 V             ; -0.0791 V          ; 0.195 V                             ; 0.16 V                              ; 2.6e-10 s                  ; 2.49e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.44e-06 V                   ; 2.84 V              ; -0.0791 V           ; 0.195 V                              ; 0.16 V                               ; 2.6e-10 s                   ; 2.49e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.44e-06 V                  ; 2.84 V             ; -0.0791 V          ; 0.195 V                             ; 0.16 V                              ; 2.6e-10 s                  ; 2.49e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.84e-06 V                   ; 2.92 V              ; -0.122 V            ; 0.296 V                              ; 0.239 V                              ; 2.64e-10 s                  ; 2.58e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.84e-06 V                  ; 2.92 V             ; -0.122 V           ; 0.296 V                             ; 0.239 V                             ; 2.64e-10 s                 ; 2.58e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.84e-06 V                   ; 2.92 V              ; -0.122 V            ; 0.296 V                              ; 0.239 V                              ; 2.64e-10 s                  ; 2.58e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.84e-06 V                  ; 2.92 V             ; -0.122 V           ; 0.296 V                             ; 0.239 V                             ; 2.64e-10 s                 ; 2.58e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.44e-06 V                   ; 2.84 V              ; -0.0791 V           ; 0.195 V                              ; 0.16 V                               ; 2.6e-10 s                   ; 2.49e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.44e-06 V                  ; 2.84 V             ; -0.0791 V          ; 0.195 V                             ; 0.16 V                              ; 2.6e-10 s                  ; 2.49e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.84e-06 V                   ; 2.92 V              ; -0.122 V            ; 0.296 V                              ; 0.239 V                              ; 2.64e-10 s                  ; 2.58e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.84e-06 V                  ; 2.92 V             ; -0.122 V           ; 0.296 V                             ; 0.239 V                             ; 2.64e-10 s                 ; 2.58e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX_D[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.81e-06 V                   ; 2.94 V              ; -0.129 V            ; 0.268 V                              ; 0.195 V                              ; 2.55e-10 s                  ; 2.42e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.81e-06 V                  ; 2.94 V             ; -0.129 V           ; 0.268 V                             ; 0.195 V                             ; 2.55e-10 s                 ; 2.42e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.38e-06 V                   ; 2.92 V              ; -0.133 V            ; 0.258 V                              ; 0.191 V                              ; 2.62e-10 s                  ; 2.4e-10 s                   ; No                         ; Yes                        ; 2.75 V                      ; 3.38e-06 V                  ; 2.92 V             ; -0.133 V           ; 0.258 V                             ; 0.191 V                             ; 2.62e-10 s                 ; 2.4e-10 s                  ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_DE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_HS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_VS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; LED0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000207 V                   ; 2.8 V               ; -0.0452 V           ; 0.218 V                              ; 0.225 V                              ; 2.78e-10 s                  ; 2.84e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000207 V                  ; 2.8 V              ; -0.0452 V          ; 0.218 V                             ; 0.225 V                             ; 2.78e-10 s                 ; 2.84e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000227 V                   ; 2.87 V              ; -0.089 V            ; 0.306 V                              ; 0.314 V                              ; 2.81e-10 s                  ; 2.98e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000227 V                  ; 2.87 V             ; -0.089 V           ; 0.306 V                             ; 0.314 V                             ; 2.81e-10 s                 ; 2.98e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000227 V                   ; 2.87 V              ; -0.089 V            ; 0.306 V                              ; 0.314 V                              ; 2.81e-10 s                  ; 2.98e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000227 V                  ; 2.87 V             ; -0.089 V           ; 0.306 V                             ; 0.314 V                             ; 2.81e-10 s                 ; 2.98e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000207 V                   ; 2.8 V               ; -0.0452 V           ; 0.218 V                              ; 0.225 V                              ; 2.78e-10 s                  ; 2.84e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000207 V                  ; 2.8 V              ; -0.0452 V          ; 0.218 V                             ; 0.225 V                             ; 2.78e-10 s                 ; 2.84e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000227 V                   ; 2.87 V              ; -0.089 V            ; 0.306 V                              ; 0.314 V                              ; 2.81e-10 s                  ; 2.98e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000227 V                  ; 2.87 V             ; -0.089 V           ; 0.306 V                             ; 0.314 V                             ; 2.81e-10 s                 ; 2.98e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000207 V                   ; 2.8 V               ; -0.0452 V           ; 0.218 V                              ; 0.225 V                              ; 2.78e-10 s                  ; 2.84e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000207 V                  ; 2.8 V              ; -0.0452 V          ; 0.218 V                             ; 0.225 V                             ; 2.78e-10 s                 ; 2.84e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000207 V                   ; 2.8 V               ; -0.0452 V           ; 0.218 V                              ; 0.225 V                              ; 2.78e-10 s                  ; 2.84e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000207 V                  ; 2.8 V              ; -0.0452 V          ; 0.218 V                             ; 0.225 V                             ; 2.78e-10 s                 ; 2.84e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000207 V                   ; 2.8 V               ; -0.0452 V           ; 0.218 V                              ; 0.225 V                              ; 2.78e-10 s                  ; 2.84e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000207 V                  ; 2.8 V              ; -0.0452 V          ; 0.218 V                             ; 0.225 V                             ; 2.78e-10 s                 ; 2.84e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000227 V                   ; 2.87 V              ; -0.089 V            ; 0.306 V                              ; 0.314 V                              ; 2.81e-10 s                  ; 2.98e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000227 V                  ; 2.87 V             ; -0.089 V           ; 0.306 V                             ; 0.314 V                             ; 2.81e-10 s                 ; 2.98e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000227 V                   ; 2.87 V              ; -0.089 V            ; 0.306 V                              ; 0.314 V                              ; 2.81e-10 s                  ; 2.98e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000227 V                  ; 2.87 V             ; -0.089 V           ; 0.306 V                             ; 0.314 V                             ; 2.81e-10 s                 ; 2.98e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000207 V                   ; 2.8 V               ; -0.0452 V           ; 0.218 V                              ; 0.225 V                              ; 2.78e-10 s                  ; 2.84e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000207 V                  ; 2.8 V              ; -0.0452 V          ; 0.218 V                             ; 0.225 V                             ; 2.78e-10 s                 ; 2.84e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000227 V                   ; 2.87 V              ; -0.089 V            ; 0.306 V                              ; 0.314 V                              ; 2.81e-10 s                  ; 2.98e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000227 V                  ; 2.87 V             ; -0.089 V           ; 0.306 V                             ; 0.314 V                             ; 2.81e-10 s                 ; 2.98e-10 s                 ; No                        ; No                        ;
; HDMI_TX_D[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000225 V                   ; 2.88 V              ; -0.0968 V           ; 0.26 V                               ; 0.244 V                              ; 2.67e-10 s                  ; 2.67e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000225 V                  ; 2.88 V             ; -0.0968 V          ; 0.26 V                              ; 0.244 V                             ; 2.67e-10 s                 ; 2.67e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000198 V                   ; 2.86 V              ; -0.101 V            ; 0.247 V                              ; 0.23 V                               ; 2.75e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 0.000198 V                  ; 2.86 V             ; -0.101 V           ; 0.247 V                             ; 0.23 V                              ; 2.75e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1717     ; 0        ; 28       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1717     ; 0        ; 28       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 72       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 72       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 92    ; 92   ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 34    ; 34   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Fri Nov 16 13:31:12 2018
Info: Command: quartus_sta tiny_god -c tiny_god
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tiny_god.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~57|dataf"
    Warning (332126): Node "inst|Add0~57|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~53|dataf"
    Warning (332126): Node "inst|Add0~53|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~49|datac"
    Warning (332126): Node "inst|Add0~49|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~45|datac"
    Warning (332126): Node "inst|Add0~45|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~41|dataf"
    Warning (332126): Node "inst|Add0~41|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~37|datad"
    Warning (332126): Node "inst|Add0~37|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~33|dataf"
    Warning (332126): Node "inst|Add0~33|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~29|datad"
    Warning (332126): Node "inst|Add0~29|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~25|dataf"
    Warning (332126): Node "inst|Add0~25|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~21|dataf"
    Warning (332126): Node "inst|Add0~21|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~17|dataf"
    Warning (332126): Node "inst|Add0~17|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~13|dataf"
    Warning (332126): Node "inst|Add0~13|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~9|dataf"
    Warning (332126): Node "inst|Add0~9|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~5|datad"
    Warning (332126): Node "inst|Add0~5|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|Add0~1|datac"
    Warning (332126): Node "inst|Add0~1|sumout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst|vec_map[0]~0|combout"
    Warning (332126): Node "inst|vec_map[0]~0|dataf"
Warning (332060): Node: CLOCK_50_B7A was determined to be a clock but was found without an associated clock assignment.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 10.015
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.015         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.303
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.303         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.868
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.868         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.746
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.746         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 15.846
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.846         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 63.741 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC5C6F27C7 are preliminary
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CLOCK_50_B7A was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 10.028
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.028         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.281
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.281         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.910
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.910         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.684
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.684         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 15.943
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.943         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 63.678 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC5C6F27C7 are preliminary
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CLOCK_50_B7A was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 13.017
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.017         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.163
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.163         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.105
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.105         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.339
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.339         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 15.836
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.836         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 65.150 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Analyzing Fast 1100mV 0C Model
Warning (332060): Node: CLOCK_50_B7A was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst5|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 13.425
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.425         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.150         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.186         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.302
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.302         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 15.871
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.871         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 65.240 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 124 warnings
    Info: Peak virtual memory: 1379 megabytes
    Info: Processing ended: Fri Nov 16 13:31:40 2018
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:48


