[1] Adam Dunkels, Joakim Eriksson, Niclas Finne, Fredrik Osterlind, Nicolas Tsiftes,
Julien Abeillé, and Mathilde Durvy. Low-Power IPv6 for the internet of things. In
Networked Sensing Systems (INSS), 2012 Ninth International Conference on, pages
1-6. IEEE, 2012.

[2] Michele Magno, Luca Benini, Christian Spagnol, and E Popovici. Wearable low
power dry surface wireless sensor node for healthcare monitoring application. In
Wireless and Mobile Computing, Networking and Communications (WiMob), 2013
IEEE 9th International Conference on, pages 189-195. TEEE, 2013.

[3] Chulsung Park, Pai H Chou, Ying Bai, Robert Matthews, and Andrew Hibbs. An
ultra-wearable, wireless, low power ECG monitoring system. In Biomedical Circuits
and Systems Conference, 2006. BioCAS 2006. IEEE, pages 241-244. TEEE, 2006.
[4] Russell Tessier, David Jasinski, Atul Maheshwari, Aiyappan Natarajan, Weifeng
Xu, and Wayne Burleson. An energy-aware active smart card. Very Large Scale
Integration (VLSI) Systems, IEEE Transactions on, 13(10):1190-1199, 2005.
[5] Ross Yu and Thomas Watteyne. Reliable, Low Power Wireless Sensor Networks
for the Internet of Things: Making Wireless Sensors as Accessible as Web Servers.
Linear Technology, 2013.

[6] G. Hackmann, Weijun Guo, Guirong Yan, Zhuoxiong Sun, Chenyang Lu, and
S. Dyke. Cyber-Physical Codesign of Distributed Structural Health Monitoring with
Wireless Sensor Networks. Parallel and Distributed Systems, IEEE Transactions
on, 25(1):63-72, Jan 2014.

[7] International technology roadmap for semiconductors 2.0 2015 edition executive
report. Technical report.

[8] Henry Blodget, Marcelo Ballve, Tony Danova, Cooper Smith, John Heggestuen,
Mark Hoelzel, Emily Adler, Cale Weissman, Hope King, Nicholas Quah, John
Greenough, and Jessica Smith. The internet of everything: 2015. BY Intelligence,
2014.

[9] Dave Evans. The internet of things: How the next evolution of the internet is
changing everything. April 2011.

[10] Gil Press. Internet of Things By The Numbers: Market Estimates And Forecasts.
Forbes, 2014.

[11] Kaushik Roy, Saibal Mukhopadhyay, and Hamid Mahmoodi-Meimand. Leakage
current mechanisms and leakage reduction techniques in deep-submicrometer
CMOS circuits. Proceedings of the IEEE, 91(2):305-327, 2003.

[12] Danbee Park, Jungseob Lee, Nam Sung Kim, and Taewhan Kim. Optimal algorithm
for profile-based power gating: A compiler technique for reducing leakage on
execution units in microprocessors. In Computer-Aided Design (ICCAD), 2010
IEEE/ACM International Conference on, pages 361-364, Nov 2010.

[13] Vasileios Kontorinis, Amirali Shayan, Dean M. Tullsen, and Rakesh Kumar.
Reducing Peak Power with a Table-driven Adaptive Processor Core. In Proceedings
of the 42Nd Annual IEEE/ACM International Symposium on Microarchitecture,
MICRO 42, pages 189-200, New York, NY, USA, 2009. ACM.

[14] Paula Petrica, Adam M. Izraelevitz, David H. Albonesi, and Christine A. Shoemaker. Flicker: A Dynamically Adaptive Architecture for Power Limited Multicore
Systems. SIGARCH Comput. Archit. News, 41(3):13-23, June 2013.

[15] Jiirgen Teich. Hardware/software codesign: The past, the present, and predicting
the future. Proceedings of the IEEE, 100(Special Centennial Issue):1411—-1430,
2012.

[16] A Ahmed and Wayne Wolf. Hardware/software interface codesign for embedded
systems. 2005.

[17] ARM. Internet of Things IoT.

[18] Leo Sun. ARM Holdings PLC Dives Deeper Into the Internet of Things.
[19] National Instruments. Compile Faster with the LabVIEW FPGA Compile Cloud
Service.

[20] Cloud Compiling. Cloud Compiling.

[21] ARM. ARM mbed IoT Device Platform.

[22] Jacob Borgeson. Ultra-low-power pioneers: TI slashes total MCU power by 50
percent with new “Wolverine” MCU platform. Texas Instruments White Paper,
2012.

[23] ARM. Cortex-A9 Technical Reference Manual.
http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc .ddi0388e/index.html.

[24] ARM. ARM Cortex-A15 MPCore Processor Technical Reference
Manual. http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc
.ddi0438i/CJHEAECE html.

[25] Atmel. AT06549: Ultra Low Power Techniques.

http://www.atmel.com/images/atmel-4241 l-ultra-low-power-techniquesat06549_application-note.pdf.

[26] Tntel. The Power Management IC for the Intel Atom Processor E6xx Series and Intel Platform Controller Hub EG20T.
http://www. intel. com/content/dam/www/public/us/en /documents/white
papers/atom-e6xx-power-management-ic-paper. pdf.

[27] Intel. Dynamic Power Gating Implementation on Intel Embedded Media and Graphics Driver. hitp:/Awww.intel.com/content/dam/www/public/us/en /documents/whitepapers/emgd-dynamic-power-gating-paper. pdf.

[28] Zhigang Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and
P. Bose. Microarchitectural techniques for power gating of execution units. In
Low Power Electronics and Design, 2004. ISLPED ’04. Proceedings of the 2004
International Symposium on, pages 32-37, Aug 2004.

[29] Anita Lungu, Pradip Bose, Alper Buyuktosunoglu, and Daniel J. Sorin. Dynamic
Power Gating with Quality Guarantees. In Proceedings of the 2009 ACM/IEEE
International Symposium on Low Power Electronics and Design, ISLPED ’09,
pages 377-382, New York, NY, USA, 2009. ACM.

[30] Youngsoo Shin, Jun Seomun, Kyu-Myung Choi, and Takayasu Sakurai. Power
Gating: Circuits, Design Methodologies, and Best Practice for Standard-cell VLSI
Designs. ACM Trans. Des. Autom. Electron. Syst., 15(4):28:1-28:37, October 2010.
[31] H. Tabkhi and G. Schirner. Application-Guided Power Gating Reducing Register
File Static Power. Very Large Scale Integration (VLSI) Systems, IEEE Transactions
on, 22(12):2513-2526, Dec 2014.

[32] J. Kao, S. Narendra, and A. Chandrakasan. MTCMOS hierarchical sizing based
on mutual exclusive discharge patterns. In Design Automation Conference, 1998.
Proceedings, pages 495-500, June 1998.

[33] Mohab Anis, Mohamed Mahmoud, Mohamed Elmasry, and Shawki Areibi. Dynamic and leakage power reduction in mtcmos circuits using an automated efficient
gate clustering technique. In Proceedings of the 39th Annual Design Automation
Conference, DAC ’02, pages 480-485, New York, NY, USA, 2002. ACM.
[34] Changbo Long and Lei He. Distributed Sleep Transistor Network for Power
Reduction. In Proceedings of the 40th Annual Design Automation Conference,
DAC ’03, pages 181-186, New York, NY, USA, 2003. ACM.

[35] A. Abdollahi, F. Fallah, and M. Pedram. An effective power mode transition technique in mtcmos circuits. In Design Automation Conference, 2005. Proceedings.
42nd, pages 37-42, June 2005.

[36] Kimiyoshi Usami and Naoaki Ohkubo. A design approach for fine-grained runtime power gating using locally extracted sleep signals. In Proc. of ICCD’06, pages
155-161, 2006.

[37] Ashoka Sathanur, Antonio Pullini, Luca Benini, Alberto Macii, Enrico Macii, and
Massimo Poncino. Timing-driven Row-based Power Gating. In Proceedings of the
2007 International Symposium on Low Power Electronics and Design, ISLPED
07, pages 104-109, New York, NY, USA, 2007. ACM.

[38] Y. Kanno, H. Mizuno, Y. Yasu, K. Hirose, Y. Shimazaki, T. Hoshi, Y. Miyairi,
T. Ishii, Tetsuy. Yamada, T. Irita, T. Hattori, K. Yanagisawa, and N. Irie. Hierarchical Power Distribution With Power Tree in Dozens of Power Domains for 90-nm
Low-Power Multi-CPU SoCs. Solid-State Circuits, IEEE Journal of, 42(1):74-83,
Jan 2007.

[39] Tong Xu, Peng Li, and Boyuan Yan. Decoupling for power gating: Sources of
power noise and design strategies. In Design Automation Conference (DAC), 2011
48th ACM/EDAC/IEEE, pages 1002-1007, June 2011.

[40] De-Shiuan Chiou, Da-Cheng Juan, Yu-Ting Chen, and Shih-Chieh Chang. FineGrained Sleep Transistor Sizing Algorithm for Leakage Power Minimization. In
Design Automation Conference, 2007. DAC ’07. 44th ACM/TEEE, pages 81-86,
June 2007.

[41] B.H. Calhoun, F.A. Honore, and A. Chandrakasan. Design methodology for finegrained leakage control in MTCMOS. In Low Power Electronics and Design, 2003.
ISLPED ’03. Proceedings of the 2003 International Symposium on, pages 104-109,
Aug 2003.

[42] Abhinav Agarwal and Arvind. Leveraging Rule-based Designs for Automatic Power
Domain Partitioning. In Proceedings of the International Conference on ComputerAided Design, ICCAD ’13, pages 326-333, Piscataway, NJ, USA, 2013. IEEE
Press.

[43] Lizhong Chen and Timothy M Pinkston. Nord: Node-router decoupling for
effective power-gating of on-chip routers. In Proceedings of the 2012 45th Annual
IEEE/ACM International Symposium on Microarchitecture, pages 270-281. IEEE
Computer Society, 2012.

[44] Reetuparna Das, Satish Narayanasamy, Sudhir K Satpathy, and Ronald G Dreslinski. Catnap: energy proportional multiple network-on-chip. In ACM SIGARCH
Computer Architecture News, volume 41, pages 320-331. ACM, 2013.

[45] Lizhong Chen, Di Zhu, Massoud Pedram, and Timothy M Pinkston. Power punch:
Towards non-blocking power-gating of noc routers. In 2015 IEEE 21st International
Symposium on High Performance Computer Architecture (HPCA), pages 378-389.
IEEE, 2015.

[46] Danbee Park, Jungseob Lee, Nam Sung Kim, and Taewhan Kim. Optimal algorithm
for profile-based power gating: A compiler technique for reducing leakage on
execution units in microprocessors. In Proceedings of the International Conference
on Computer-Aided Design, pages 361-364. IEEE Press, 2010.

[47] Randal E Bryant. Symbolic simulationtechniques and applications. In Proceedings
of the 27th ACM/IEEE Design Automation Conference, pages 517-521. ACM, 1991.
[48] A. Kolbi, J. Kukula, and R. Damiano. Symbolic RTL simulation. In Design
Automation Conference, 2001. Proceedings, pages 47-52, 2001.

[49] Tao Feng, L. C. Wang, Kwang-Ting Cheng, M. Pandey, and M. S. Abadir. Enhanced
symbolic simulation for efficient verification of embedded array systems. In Design
Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South
Pacific, pages 302-307, Jan 2003.

[50] P. Jain and G. Gopalakrishnan. Efficient symbolic simulation-based verification
using the parametric form of boolean expressions. [EEE Transactions on ComputerAided Design of Integrated Circuits and Systems, 13(8):1005S-1015, Aug 1994,

[51] L., Liu and S. Vasudevan. Efficient validation input generation in RTL by hybridized
source code analysis. In Design, Automation Test in Europe Conference Exhibition
(DATE), 2011, pages 1-6, March 2011.

[52] Hari Cherupalli, Rakesh Kumar, and John Sartori. Exploiting dynamic timing
slack for energy efficiency in ultra-low-power embedded systems. In Computer
Architecture (ISCA), 2016 43th Annual International Symposium on, TEEE, 2016.
[53] Y. Zhang, Z. Chen, and J. Wang. Speculative symbolic execution. In Software
Reliability Engineering (ISSRE), 2012 IEEE 23rd International Symposium on,
pages 101-110, Nov 2012.

[54] O Girard. OpenMSP430 project. available at opencores.org, 2013.

[55] Cristian Cadar and Koushik Sen. Symbolic execution for software testing: Three
decades later. Commun. ACM, 56(2):82-90, February 2013.

[56] K. Hamaguchi. Symbolic simulation heuristics for high-level design descriptions
with uninterpreted functions. In High-Level Design Validation and Test Workshop,
2001. Proceedings. Sixth IEEE International, pages 25-30, 2001.

[57] Steven Cherry. Hacking Pacemakers.

[58] Wikipedia. Bare Machine, Wikipedia.

[59] Texas Instruments. StarterWare.

[60] ARM. Building BareMetal ARM systems with GNU.

[61] Lior Rokach and Oded Maimon. Clustering methods. In Data mining and
knowledge discovery handbook, pages 321-352. Springer, 2005.

[62] Zhigang Hu, Alper Buyuktosunoglu, Viji Srinivasan, Victor Zyuban, Hans Jacobson, and Pradip Bose. Méicroarchitectural techniques for power gating of
execution units. In Proceedings of the 2004 international symposium on Low power
electronics and design, pages 32-37. ACM, 2004.

[63] Wikipedia. List of wireless sensor nodes, 2016. [Online; accessed 7-April-2016].
Synopsys. Design Compiler User Guide. hitp:/Avww.synopsys.com/.

[64] Cadence. Encounter Digital Implementation User Guide. hitp:/Awww.cadence.com/.
[65] Bo Zhai, Sanjay Pant, Leyla Nazhandali, Scott Hanson, Javin Olson, Anna Reeves,
Michael Minuth, Ryan Helfand, Todd Austin, Dennis Sylvester, et al. Energyefficient subthreshold processor design. Very Large Scale Integration (VLSI)
Systems, IEEE Transactions on, 17(8):1127-1137, 2009.

[66] IEEE Standard for Design and Verification of Low-Power Integrated Circuits. IEEE
Std 1801-2013 (Revision of IEEE Std 1801-2009), pages 1-348, May 2013.
[67] Synopsys. Power Compiler User Guide. http:/Awww.synopsys.com/.

[68] Synopsys. PrimeTime User Guide. http:/Awww.synopsys.com/.

[69] EEMBC, Embedded Microprocessor Benchmark Consortium.

[70] Hailin Jiang and Malgorzata Marek-Sadowska. Power-gating aware floorplanning.
In Quality Electronic Design, 2007. ISQED’07. 8th International Symposium on,
pages 853-860. IEEE, 2007.

[71] P. Royannez, H. Mair, F. Dahan, M. Wagner, M. Streeter, L. Bouetel, J. Blasquez,
H. Clasen, G. Semino, J. Dong, D. Scott, B. Pitts, C. Raibaut, and Uming Ko. 90nm
low leakage soc design techniques for wireless applications. In Solid-State Circuits
Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International,
pages 138-589 Vol. 1, Feb 2005.