{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 13:38:03 2011 " "Info: Processing started: Wed Nov 16 13:38:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD_test -c LCD_test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD_test -c LCD_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD_test.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_1/LCD_test.bdf" { { 144 -40 128 160 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "autoreset:inst1\|clk_div " "Info: Detected ripple clock \"autoreset:inst1\|clk_div\" as buffer" {  } { { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_1/autoreset.v" 32 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD1602:inst\|clkr " "Info: Detected ripple clock \"LCD1602:inst\|clkr\" as buffer" {  } { { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 34 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD1602:inst\|clkr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LCD1602:inst\|count\[4\] register LCD1602:inst\|clkr 105.13 MHz 9.512 ns Internal " "Info: Clock \"clk\" has Internal fmax of 105.13 MHz between source register \"LCD1602:inst\|count\[4\]\" and destination register \"LCD1602:inst\|clkr\" (period= 9.512 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.803 ns + Longest register register " "Info: + Longest register to register delay is 8.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD1602:inst\|count\[4\] 1 REG LC_X2_Y2_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N3; Fanout = 3; REG Node = 'LCD1602:inst\|count\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD1602:inst|count[4] } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.093 ns) + CELL(0.747 ns) 2.840 ns LCD1602:inst\|Add0~246 2 COMB LC_X3_Y2_N6 2 " "Info: 2: + IC(2.093 ns) + CELL(0.747 ns) = 2.840 ns; Loc. = LC_X3_Y2_N6; Fanout = 2; COMB Node = 'LCD1602:inst\|Add0~246'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { LCD1602:inst|count[4] LCD1602:inst|Add0~246 } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.963 ns LCD1602:inst\|Add0~248 3 COMB LC_X3_Y2_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.963 ns; Loc. = LC_X3_Y2_N7; Fanout = 2; COMB Node = 'LCD1602:inst\|Add0~248'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD1602:inst|Add0~246 LCD1602:inst|Add0~248 } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 3.778 ns LCD1602:inst\|Add0~249 4 COMB LC_X3_Y2_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 3.778 ns; Loc. = LC_X3_Y2_N8; Fanout = 2; COMB Node = 'LCD1602:inst\|Add0~249'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD1602:inst|Add0~248 LCD1602:inst|Add0~249 } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.599 ns) + CELL(0.914 ns) 6.291 ns LCD1602:inst\|Equal0~148 5 COMB LC_X2_Y2_N8 1 " "Info: 5: + IC(1.599 ns) + CELL(0.914 ns) = 6.291 ns; Loc. = LC_X2_Y2_N8; Fanout = 1; COMB Node = 'LCD1602:inst\|Equal0~148'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { LCD1602:inst|Add0~249 LCD1602:inst|Equal0~148 } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.591 ns) 8.803 ns LCD1602:inst\|clkr 6 REG LC_X4_Y2_N8 19 " "Info: 6: + IC(1.921 ns) + CELL(0.591 ns) = 8.803 ns; Loc. = LC_X4_Y2_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { LCD1602:inst|Equal0~148 LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.190 ns ( 36.24 % ) " "Info: Total cell delay = 3.190 ns ( 36.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.613 ns ( 63.76 % ) " "Info: Total interconnect delay = 5.613 ns ( 63.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.803 ns" { LCD1602:inst|count[4] LCD1602:inst|Add0~246 LCD1602:inst|Add0~248 LCD1602:inst|Add0~249 LCD1602:inst|Equal0~148 LCD1602:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.803 ns" { LCD1602:inst|count[4] {} LCD1602:inst|Add0~246 {} LCD1602:inst|Add0~248 {} LCD1602:inst|Add0~249 {} LCD1602:inst|Equal0~148 {} LCD1602:inst|clkr {} } { 0.000ns 2.093ns 0.000ns 0.000ns 1.599ns 1.921ns } { 0.000ns 0.747ns 0.123ns 0.815ns 0.914ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.492 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 43 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_1/LCD_test.bdf" { { 144 -40 128 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.918 ns) 6.492 ns LCD1602:inst\|clkr 2 REG LC_X4_Y2_N8 19 " "Info: 2: + IC(4.442 ns) + CELL(0.918 ns) = 6.492 ns; Loc. = LC_X4_Y2_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { clk LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.58 % ) " "Info: Total cell delay = 2.050 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 68.42 % ) " "Info: Total interconnect delay = 4.442 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk LCD1602:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} LCD1602:inst|clkr {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.492 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 43 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_1/LCD_test.bdf" { { 144 -40 128 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.918 ns) 6.492 ns LCD1602:inst\|count\[4\] 2 REG LC_X2_Y2_N3 3 " "Info: 2: + IC(4.442 ns) + CELL(0.918 ns) = 6.492 ns; Loc. = LC_X2_Y2_N3; Fanout = 3; REG Node = 'LCD1602:inst\|count\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { clk LCD1602:inst|count[4] } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.58 % ) " "Info: Total cell delay = 2.050 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 68.42 % ) " "Info: Total interconnect delay = 4.442 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk LCD1602:inst|count[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} LCD1602:inst|count[4] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk LCD1602:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} LCD1602:inst|clkr {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk LCD1602:inst|count[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} LCD1602:inst|count[4] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.803 ns" { LCD1602:inst|count[4] LCD1602:inst|Add0~246 LCD1602:inst|Add0~248 LCD1602:inst|Add0~249 LCD1602:inst|Equal0~148 LCD1602:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.803 ns" { LCD1602:inst|count[4] {} LCD1602:inst|Add0~246 {} LCD1602:inst|Add0~248 {} LCD1602:inst|Add0~249 {} LCD1602:inst|Equal0~148 {} LCD1602:inst|clkr {} } { 0.000ns 2.093ns 0.000ns 0.000ns 1.599ns 1.921ns } { 0.000ns 0.747ns 0.123ns 0.815ns 0.914ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk LCD1602:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} LCD1602:inst|clkr {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk LCD1602:inst|count[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} LCD1602:inst|count[4] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "LCD1602:inst\|data\[2\] rst_n clk -1.732 ns register " "Info: tsu for register \"LCD1602:inst\|data\[2\]\" (data pin = \"rst_n\", clock pin = \"clk\") is -1.732 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.608 ns + Longest pin register " "Info: + Longest pin to register delay is 9.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 1; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_1/LCD_test.bdf" { { 240 -40 128 256 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.987 ns) + CELL(0.740 ns) 5.859 ns autoreset:inst1\|arst_n 2 COMB LC_X7_Y4_N7 17 " "Info: 2: + IC(3.987 ns) + CELL(0.740 ns) = 5.859 ns; Loc. = LC_X7_Y4_N7; Fanout = 17; COMB Node = 'autoreset:inst1\|arst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { rst_n autoreset:inst1|arst_n } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_1/autoreset.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.506 ns) + CELL(1.243 ns) 9.608 ns LCD1602:inst\|data\[2\] 3 REG LC_X4_Y1_N6 4 " "Info: 3: + IC(2.506 ns) + CELL(1.243 ns) = 9.608 ns; Loc. = LC_X4_Y1_N6; Fanout = 4; REG Node = 'LCD1602:inst\|data\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.749 ns" { autoreset:inst1|arst_n LCD1602:inst|data[2] } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 32.42 % ) " "Info: Total cell delay = 3.115 ns ( 32.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.493 ns ( 67.58 % ) " "Info: Total interconnect delay = 6.493 ns ( 67.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.608 ns" { rst_n autoreset:inst1|arst_n LCD1602:inst|data[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.608 ns" { rst_n {} rst_n~combout {} autoreset:inst1|arst_n {} LCD1602:inst|data[2] {} } { 0.000ns 0.000ns 3.987ns 2.506ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 139 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.673 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 11.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 43 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_1/LCD_test.bdf" { { 144 -40 128 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(1.294 ns) 6.868 ns LCD1602:inst\|clkr 2 REG LC_X4_Y2_N8 19 " "Info: 2: + IC(4.442 ns) + CELL(1.294 ns) = 6.868 ns; Loc. = LC_X4_Y2_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.736 ns" { clk LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.887 ns) + CELL(0.918 ns) 11.673 ns LCD1602:inst\|data\[2\] 3 REG LC_X4_Y1_N6 4 " "Info: 3: + IC(3.887 ns) + CELL(0.918 ns) = 11.673 ns; Loc. = LC_X4_Y1_N6; Fanout = 4; REG Node = 'LCD1602:inst\|data\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.805 ns" { LCD1602:inst|clkr LCD1602:inst|data[2] } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 28.65 % ) " "Info: Total cell delay = 3.344 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.329 ns ( 71.35 % ) " "Info: Total interconnect delay = 8.329 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.673 ns" { clk LCD1602:inst|clkr LCD1602:inst|data[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.673 ns" { clk {} clk~combout {} LCD1602:inst|clkr {} LCD1602:inst|data[2] {} } { 0.000ns 0.000ns 4.442ns 3.887ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.608 ns" { rst_n autoreset:inst1|arst_n LCD1602:inst|data[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.608 ns" { rst_n {} rst_n~combout {} autoreset:inst1|arst_n {} LCD1602:inst|data[2] {} } { 0.000ns 0.000ns 3.987ns 2.506ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.673 ns" { clk LCD1602:inst|clkr LCD1602:inst|data[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.673 ns" { clk {} clk~combout {} LCD1602:inst|clkr {} LCD1602:inst|data[2] {} } { 0.000ns 0.000ns 4.442ns 3.887ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lcd_data\[7\] LCD1602:inst\|data\[7\] 16.816 ns register " "Info: tco from clock \"clk\" to destination pin \"lcd_data\[7\]\" through register \"LCD1602:inst\|data\[7\]\" is 16.816 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.673 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 43 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_1/LCD_test.bdf" { { 144 -40 128 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(1.294 ns) 6.868 ns LCD1602:inst\|clkr 2 REG LC_X4_Y2_N8 19 " "Info: 2: + IC(4.442 ns) + CELL(1.294 ns) = 6.868 ns; Loc. = LC_X4_Y2_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.736 ns" { clk LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.887 ns) + CELL(0.918 ns) 11.673 ns LCD1602:inst\|data\[7\] 3 REG LC_X6_Y1_N7 4 " "Info: 3: + IC(3.887 ns) + CELL(0.918 ns) = 11.673 ns; Loc. = LC_X6_Y1_N7; Fanout = 4; REG Node = 'LCD1602:inst\|data\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.805 ns" { LCD1602:inst|clkr LCD1602:inst|data[7] } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 28.65 % ) " "Info: Total cell delay = 3.344 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.329 ns ( 71.35 % ) " "Info: Total interconnect delay = 8.329 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.673 ns" { clk LCD1602:inst|clkr LCD1602:inst|data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.673 ns" { clk {} clk~combout {} LCD1602:inst|clkr {} LCD1602:inst|data[7] {} } { 0.000ns 0.000ns 4.442ns 3.887ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 139 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.767 ns + Longest register pin " "Info: + Longest register to pin delay is 4.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD1602:inst\|data\[7\] 1 REG LC_X6_Y1_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N7; Fanout = 4; REG Node = 'LCD1602:inst\|data\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD1602:inst|data[7] } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.445 ns) + CELL(2.322 ns) 4.767 ns lcd_data\[7\] 2 PIN PIN_30 0 " "Info: 2: + IC(2.445 ns) + CELL(2.322 ns) = 4.767 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'lcd_data\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.767 ns" { LCD1602:inst|data[7] lcd_data[7] } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_1/LCD_test.bdf" { { 192 408 584 208 "lcd_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 48.71 % ) " "Info: Total cell delay = 2.322 ns ( 48.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.445 ns ( 51.29 % ) " "Info: Total interconnect delay = 2.445 ns ( 51.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.767 ns" { LCD1602:inst|data[7] lcd_data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.767 ns" { LCD1602:inst|data[7] {} lcd_data[7] {} } { 0.000ns 2.445ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.673 ns" { clk LCD1602:inst|clkr LCD1602:inst|data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.673 ns" { clk {} clk~combout {} LCD1602:inst|clkr {} LCD1602:inst|data[7] {} } { 0.000ns 0.000ns 4.442ns 3.887ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.767 ns" { LCD1602:inst|data[7] lcd_data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.767 ns" { LCD1602:inst|data[7] {} lcd_data[7] {} } { 0.000ns 2.445ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "LCD1602:inst\|rs rst_n clk 2.787 ns register " "Info: th for register \"LCD1602:inst\|rs\" (data pin = \"rst_n\", clock pin = \"clk\") is 2.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.673 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 43 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_1/LCD_test.bdf" { { 144 -40 128 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(1.294 ns) 6.868 ns LCD1602:inst\|clkr 2 REG LC_X4_Y2_N8 19 " "Info: 2: + IC(4.442 ns) + CELL(1.294 ns) = 6.868 ns; Loc. = LC_X4_Y2_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.736 ns" { clk LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.887 ns) + CELL(0.918 ns) 11.673 ns LCD1602:inst\|rs 3 REG LC_X6_Y1_N5 1 " "Info: 3: + IC(3.887 ns) + CELL(0.918 ns) = 11.673 ns; Loc. = LC_X6_Y1_N5; Fanout = 1; REG Node = 'LCD1602:inst\|rs'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.805 ns" { LCD1602:inst|clkr LCD1602:inst|rs } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 28.65 % ) " "Info: Total cell delay = 3.344 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.329 ns ( 71.35 % ) " "Info: Total interconnect delay = 8.329 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.673 ns" { clk LCD1602:inst|clkr LCD1602:inst|rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.673 ns" { clk {} clk~combout {} LCD1602:inst|clkr {} LCD1602:inst|rs {} } { 0.000ns 0.000ns 4.442ns 3.887ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.107 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 1; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "C:/altera/work/EX12/LCD1602_1/LCD_test.bdf" { { 240 -40 128 256 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.987 ns) + CELL(0.740 ns) 5.859 ns autoreset:inst1\|arst_n 2 COMB LC_X7_Y4_N7 17 " "Info: 2: + IC(3.987 ns) + CELL(0.740 ns) = 5.859 ns; Loc. = LC_X7_Y4_N7; Fanout = 17; COMB Node = 'autoreset:inst1\|arst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { rst_n autoreset:inst1|arst_n } "NODE_NAME" } } { "autoreset.v" "" { Text "C:/altera/work/EX12/LCD1602_1/autoreset.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.005 ns) + CELL(1.243 ns) 9.107 ns LCD1602:inst\|rs 3 REG LC_X6_Y1_N5 1 " "Info: 3: + IC(2.005 ns) + CELL(1.243 ns) = 9.107 ns; Loc. = LC_X6_Y1_N5; Fanout = 1; REG Node = 'LCD1602:inst\|rs'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.248 ns" { autoreset:inst1|arst_n LCD1602:inst|rs } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/altera/work/EX12/LCD1602_1/LCD1602.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 34.20 % ) " "Info: Total cell delay = 3.115 ns ( 34.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.992 ns ( 65.80 % ) " "Info: Total interconnect delay = 5.992 ns ( 65.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.107 ns" { rst_n autoreset:inst1|arst_n LCD1602:inst|rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.107 ns" { rst_n {} rst_n~combout {} autoreset:inst1|arst_n {} LCD1602:inst|rs {} } { 0.000ns 0.000ns 3.987ns 2.005ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.673 ns" { clk LCD1602:inst|clkr LCD1602:inst|rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.673 ns" { clk {} clk~combout {} LCD1602:inst|clkr {} LCD1602:inst|rs {} } { 0.000ns 0.000ns 4.442ns 3.887ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.107 ns" { rst_n autoreset:inst1|arst_n LCD1602:inst|rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.107 ns" { rst_n {} rst_n~combout {} autoreset:inst1|arst_n {} LCD1602:inst|rs {} } { 0.000ns 0.000ns 3.987ns 2.005ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 13:38:05 2011 " "Info: Processing ended: Wed Nov 16 13:38:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
