Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 19 00:18:33 2025
| Host         : Amars-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file l2_wrapper_timing_summary_routed.rpt -pb l2_wrapper_timing_summary_routed.pb -rpx l2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : l2_wrapper
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                 2832        
TIMING-18  Warning   Missing input or output delay             1           
XDCH-2     Warning   Same min and max delay values on IO port  112         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  22596.852        0.000                      0                 2683        0.073        0.000                      0                 2683    11337.599        0.000                       0                  2420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)             Period(ns)      Frequency(MHz)
-----  ------------             ----------      --------------
clk    {0.000 11338.000}        22676.000       0.044           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk             22596.852        0.000                      0                 2683        0.073        0.000                      0                 2683    11337.599        0.000                       0                  2420  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack    22596.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    11337.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22596.852ns  (required time - arrival time)
  Source:                 x_in_1[8]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/accumulator_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        80.171ns  (logic 74.571ns (93.014%)  route 5.600ns (6.986%))
  Logic Levels:           53  (CARRY4=2 DSP48E1=49 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 22680.246 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R21                                               0.000     2.000 r  x_in_1[8] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[8]
    R21                  IBUF (Prop_ibuf_I_O)         0.826     2.826 r  x_in_1_IBUF[8]_inst/O
                         net (fo=3, routed)           3.755     6.581    H0H1/D[8]
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.053     6.634 r  H0H1/delay_line[0][11]_i_5/O
                         net (fo=1, routed)           0.000     6.634    H0H1/delay_line[0][11]_i_5_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.931 r  H0H1/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    H0H1/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     7.120 r  H0H1/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          1.697     8.817    H0H1/A[15]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    12.327 r  H0H1/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    12.327    H0H1/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.779 r  H0H1/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.779    H0H1/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.231 r  H0H1/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    15.280    H0H1/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.732 r  H0H1/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    16.732    H0H1/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.184 r  H0H1/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    18.184    H0H1/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.636 r  H0H1/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    19.636    H0H1/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.088 r  H0H1/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    21.088    H0H1/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.540 r  H0H1/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    22.540    H0H1/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.992 r  H0H1/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    23.992    H0H1/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.444 r  H0H1/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    25.444    H0H1/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.896 r  H0H1/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    26.896    H0H1/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.348 r  H0H1/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    28.348    H0H1/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.800 r  H0H1/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    29.800    H0H1/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.252 r  H0H1/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    31.252    H0H1/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.704 r  H0H1/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    32.704    H0H1/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.156 r  H0H1/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    34.156    H0H1/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.608 r  H0H1/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    35.608    H0H1/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.060 r  H0H1/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    37.060    H0H1/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.512 r  H0H1/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    38.512    H0H1/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.964 r  H0H1/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    39.964    H0H1/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.416 r  H0H1/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    41.416    H0H1/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.868 r  H0H1/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    42.868    H0H1/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.320 r  H0H1/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    44.370    H0H1/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.822 r  H0H1/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    45.822    H0H1/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.274 r  H0H1/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    47.274    H0H1/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.726 r  H0H1/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    48.726    H0H1/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.178 r  H0H1/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    50.178    H0H1/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.630 r  H0H1/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    51.630    H0H1/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.082 r  H0H1/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    53.082    H0H1/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.534 r  H0H1/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    54.534    H0H1/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.986 r  H0H1/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    55.986    H0H1/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.438 r  H0H1/accumulator0__30/PCOUT[47]
                         net (fo=1, routed)           0.000    57.438    H0H1/accumulator0__30_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    58.890 r  H0H1/accumulator0__31/PCOUT[47]
                         net (fo=1, routed)           0.000    58.890    H0H1/accumulator0__31_n_106
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    60.342 r  H0H1/accumulator0__32/PCOUT[47]
                         net (fo=1, routed)           0.000    60.342    H0H1/accumulator0__32_n_106
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    61.794 r  H0H1/accumulator0__33/PCOUT[47]
                         net (fo=1, routed)           0.000    61.794    H0H1/accumulator0__33_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    63.246 r  H0H1/accumulator0__34/PCOUT[47]
                         net (fo=1, routed)           0.000    63.246    H0H1/accumulator0__34_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    64.698 r  H0H1/accumulator0__35/PCOUT[47]
                         net (fo=1, routed)           0.000    64.698    H0H1/accumulator0__35_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    66.150 r  H0H1/accumulator0__36/PCOUT[47]
                         net (fo=1, routed)           0.000    66.150    H0H1/accumulator0__36_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    67.602 r  H0H1/accumulator0__37/PCOUT[47]
                         net (fo=1, routed)           0.000    67.602    H0H1/accumulator0__37_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    69.054 r  H0H1/accumulator0__38/PCOUT[47]
                         net (fo=1, routed)           0.000    69.054    H0H1/accumulator0__38_n_106
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    70.506 r  H0H1/accumulator0__39/PCOUT[47]
                         net (fo=1, routed)           0.000    70.506    H0H1/accumulator0__39_n_106
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    71.958 r  H0H1/accumulator0__40/PCOUT[47]
                         net (fo=1, routed)           0.000    71.958    H0H1/accumulator0__40_n_106
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    73.410 r  H0H1/accumulator0__41/PCOUT[47]
                         net (fo=1, routed)           0.050    73.459    H0H1/accumulator0__41_n_106
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    74.911 r  H0H1/accumulator0__42/PCOUT[47]
                         net (fo=1, routed)           0.000    74.911    H0H1/accumulator0__42_n_106
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    76.363 r  H0H1/accumulator0__43/PCOUT[47]
                         net (fo=1, routed)           0.000    76.363    H0H1/accumulator0__43_n_106
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    77.815 r  H0H1/accumulator0__44/PCOUT[47]
                         net (fo=1, routed)           0.000    77.815    H0H1/accumulator0__44_n_106
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    79.267 r  H0H1/accumulator0__45/PCOUT[47]
                         net (fo=1, routed)           0.000    79.267    H0H1/accumulator0__45_n_106
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    80.719 r  H0H1/accumulator0__46/PCOUT[47]
                         net (fo=1, routed)           0.000    80.719    H0H1/accumulator0__46_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.452    82.171 r  H0H1/accumulator0__47/PCOUT[0]
                         net (fo=1, routed)           0.000    82.171    H0H1/accumulator0__47_n_153
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.324 22680.246    H0H1/CLK
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/CLK
                         clock pessimism              0.000 22680.246    
                         clock uncertainty           -0.035 22680.211    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.187 22679.023    H0H1/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.023    
                         arrival time                         -82.171    
  -------------------------------------------------------------------
                         slack                              22596.852    

Slack (MET) :             22596.852ns  (required time - arrival time)
  Source:                 x_in_1[8]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/accumulator_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        80.171ns  (logic 74.571ns (93.014%)  route 5.600ns (6.986%))
  Logic Levels:           53  (CARRY4=2 DSP48E1=49 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 22680.246 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R21                                               0.000     2.000 r  x_in_1[8] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[8]
    R21                  IBUF (Prop_ibuf_I_O)         0.826     2.826 r  x_in_1_IBUF[8]_inst/O
                         net (fo=3, routed)           3.755     6.581    H0H1/D[8]
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.053     6.634 r  H0H1/delay_line[0][11]_i_5/O
                         net (fo=1, routed)           0.000     6.634    H0H1/delay_line[0][11]_i_5_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.931 r  H0H1/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    H0H1/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     7.120 r  H0H1/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          1.697     8.817    H0H1/A[15]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    12.327 r  H0H1/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    12.327    H0H1/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.779 r  H0H1/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.779    H0H1/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.231 r  H0H1/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    15.280    H0H1/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.732 r  H0H1/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    16.732    H0H1/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.184 r  H0H1/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    18.184    H0H1/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.636 r  H0H1/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    19.636    H0H1/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.088 r  H0H1/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    21.088    H0H1/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.540 r  H0H1/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    22.540    H0H1/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.992 r  H0H1/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    23.992    H0H1/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.444 r  H0H1/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    25.444    H0H1/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.896 r  H0H1/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    26.896    H0H1/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.348 r  H0H1/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    28.348    H0H1/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.800 r  H0H1/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    29.800    H0H1/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.252 r  H0H1/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    31.252    H0H1/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.704 r  H0H1/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    32.704    H0H1/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.156 r  H0H1/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    34.156    H0H1/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.608 r  H0H1/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    35.608    H0H1/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.060 r  H0H1/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    37.060    H0H1/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.512 r  H0H1/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    38.512    H0H1/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.964 r  H0H1/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    39.964    H0H1/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.416 r  H0H1/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    41.416    H0H1/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.868 r  H0H1/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    42.868    H0H1/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.320 r  H0H1/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    44.370    H0H1/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.822 r  H0H1/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    45.822    H0H1/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.274 r  H0H1/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    47.274    H0H1/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.726 r  H0H1/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    48.726    H0H1/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.178 r  H0H1/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    50.178    H0H1/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.630 r  H0H1/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    51.630    H0H1/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.082 r  H0H1/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    53.082    H0H1/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.534 r  H0H1/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    54.534    H0H1/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.986 r  H0H1/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    55.986    H0H1/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.438 r  H0H1/accumulator0__30/PCOUT[47]
                         net (fo=1, routed)           0.000    57.438    H0H1/accumulator0__30_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    58.890 r  H0H1/accumulator0__31/PCOUT[47]
                         net (fo=1, routed)           0.000    58.890    H0H1/accumulator0__31_n_106
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    60.342 r  H0H1/accumulator0__32/PCOUT[47]
                         net (fo=1, routed)           0.000    60.342    H0H1/accumulator0__32_n_106
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    61.794 r  H0H1/accumulator0__33/PCOUT[47]
                         net (fo=1, routed)           0.000    61.794    H0H1/accumulator0__33_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    63.246 r  H0H1/accumulator0__34/PCOUT[47]
                         net (fo=1, routed)           0.000    63.246    H0H1/accumulator0__34_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    64.698 r  H0H1/accumulator0__35/PCOUT[47]
                         net (fo=1, routed)           0.000    64.698    H0H1/accumulator0__35_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    66.150 r  H0H1/accumulator0__36/PCOUT[47]
                         net (fo=1, routed)           0.000    66.150    H0H1/accumulator0__36_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    67.602 r  H0H1/accumulator0__37/PCOUT[47]
                         net (fo=1, routed)           0.000    67.602    H0H1/accumulator0__37_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    69.054 r  H0H1/accumulator0__38/PCOUT[47]
                         net (fo=1, routed)           0.000    69.054    H0H1/accumulator0__38_n_106
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    70.506 r  H0H1/accumulator0__39/PCOUT[47]
                         net (fo=1, routed)           0.000    70.506    H0H1/accumulator0__39_n_106
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    71.958 r  H0H1/accumulator0__40/PCOUT[47]
                         net (fo=1, routed)           0.000    71.958    H0H1/accumulator0__40_n_106
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    73.410 r  H0H1/accumulator0__41/PCOUT[47]
                         net (fo=1, routed)           0.050    73.459    H0H1/accumulator0__41_n_106
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    74.911 r  H0H1/accumulator0__42/PCOUT[47]
                         net (fo=1, routed)           0.000    74.911    H0H1/accumulator0__42_n_106
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    76.363 r  H0H1/accumulator0__43/PCOUT[47]
                         net (fo=1, routed)           0.000    76.363    H0H1/accumulator0__43_n_106
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    77.815 r  H0H1/accumulator0__44/PCOUT[47]
                         net (fo=1, routed)           0.000    77.815    H0H1/accumulator0__44_n_106
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    79.267 r  H0H1/accumulator0__45/PCOUT[47]
                         net (fo=1, routed)           0.000    79.267    H0H1/accumulator0__45_n_106
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    80.719 r  H0H1/accumulator0__46/PCOUT[47]
                         net (fo=1, routed)           0.000    80.719    H0H1/accumulator0__46_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.452    82.171 r  H0H1/accumulator0__47/PCOUT[10]
                         net (fo=1, routed)           0.000    82.171    H0H1/accumulator0__47_n_143
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.324 22680.246    H0H1/CLK
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/CLK
                         clock pessimism              0.000 22680.246    
                         clock uncertainty           -0.035 22680.211    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.187 22679.023    H0H1/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.023    
                         arrival time                         -82.171    
  -------------------------------------------------------------------
                         slack                              22596.852    

Slack (MET) :             22596.852ns  (required time - arrival time)
  Source:                 x_in_1[8]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/accumulator_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        80.171ns  (logic 74.571ns (93.014%)  route 5.600ns (6.986%))
  Logic Levels:           53  (CARRY4=2 DSP48E1=49 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 22680.246 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R21                                               0.000     2.000 r  x_in_1[8] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[8]
    R21                  IBUF (Prop_ibuf_I_O)         0.826     2.826 r  x_in_1_IBUF[8]_inst/O
                         net (fo=3, routed)           3.755     6.581    H0H1/D[8]
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.053     6.634 r  H0H1/delay_line[0][11]_i_5/O
                         net (fo=1, routed)           0.000     6.634    H0H1/delay_line[0][11]_i_5_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.931 r  H0H1/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    H0H1/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     7.120 r  H0H1/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          1.697     8.817    H0H1/A[15]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    12.327 r  H0H1/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    12.327    H0H1/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.779 r  H0H1/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.779    H0H1/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.231 r  H0H1/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    15.280    H0H1/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.732 r  H0H1/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    16.732    H0H1/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.184 r  H0H1/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    18.184    H0H1/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.636 r  H0H1/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    19.636    H0H1/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.088 r  H0H1/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    21.088    H0H1/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.540 r  H0H1/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    22.540    H0H1/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.992 r  H0H1/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    23.992    H0H1/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.444 r  H0H1/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    25.444    H0H1/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.896 r  H0H1/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    26.896    H0H1/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.348 r  H0H1/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    28.348    H0H1/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.800 r  H0H1/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    29.800    H0H1/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.252 r  H0H1/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    31.252    H0H1/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.704 r  H0H1/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    32.704    H0H1/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.156 r  H0H1/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    34.156    H0H1/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.608 r  H0H1/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    35.608    H0H1/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.060 r  H0H1/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    37.060    H0H1/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.512 r  H0H1/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    38.512    H0H1/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.964 r  H0H1/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    39.964    H0H1/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.416 r  H0H1/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    41.416    H0H1/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.868 r  H0H1/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    42.868    H0H1/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.320 r  H0H1/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    44.370    H0H1/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.822 r  H0H1/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    45.822    H0H1/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.274 r  H0H1/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    47.274    H0H1/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.726 r  H0H1/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    48.726    H0H1/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.178 r  H0H1/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    50.178    H0H1/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.630 r  H0H1/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    51.630    H0H1/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.082 r  H0H1/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    53.082    H0H1/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.534 r  H0H1/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    54.534    H0H1/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.986 r  H0H1/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    55.986    H0H1/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.438 r  H0H1/accumulator0__30/PCOUT[47]
                         net (fo=1, routed)           0.000    57.438    H0H1/accumulator0__30_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    58.890 r  H0H1/accumulator0__31/PCOUT[47]
                         net (fo=1, routed)           0.000    58.890    H0H1/accumulator0__31_n_106
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    60.342 r  H0H1/accumulator0__32/PCOUT[47]
                         net (fo=1, routed)           0.000    60.342    H0H1/accumulator0__32_n_106
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    61.794 r  H0H1/accumulator0__33/PCOUT[47]
                         net (fo=1, routed)           0.000    61.794    H0H1/accumulator0__33_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    63.246 r  H0H1/accumulator0__34/PCOUT[47]
                         net (fo=1, routed)           0.000    63.246    H0H1/accumulator0__34_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    64.698 r  H0H1/accumulator0__35/PCOUT[47]
                         net (fo=1, routed)           0.000    64.698    H0H1/accumulator0__35_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    66.150 r  H0H1/accumulator0__36/PCOUT[47]
                         net (fo=1, routed)           0.000    66.150    H0H1/accumulator0__36_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    67.602 r  H0H1/accumulator0__37/PCOUT[47]
                         net (fo=1, routed)           0.000    67.602    H0H1/accumulator0__37_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    69.054 r  H0H1/accumulator0__38/PCOUT[47]
                         net (fo=1, routed)           0.000    69.054    H0H1/accumulator0__38_n_106
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    70.506 r  H0H1/accumulator0__39/PCOUT[47]
                         net (fo=1, routed)           0.000    70.506    H0H1/accumulator0__39_n_106
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    71.958 r  H0H1/accumulator0__40/PCOUT[47]
                         net (fo=1, routed)           0.000    71.958    H0H1/accumulator0__40_n_106
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    73.410 r  H0H1/accumulator0__41/PCOUT[47]
                         net (fo=1, routed)           0.050    73.459    H0H1/accumulator0__41_n_106
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    74.911 r  H0H1/accumulator0__42/PCOUT[47]
                         net (fo=1, routed)           0.000    74.911    H0H1/accumulator0__42_n_106
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    76.363 r  H0H1/accumulator0__43/PCOUT[47]
                         net (fo=1, routed)           0.000    76.363    H0H1/accumulator0__43_n_106
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    77.815 r  H0H1/accumulator0__44/PCOUT[47]
                         net (fo=1, routed)           0.000    77.815    H0H1/accumulator0__44_n_106
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    79.267 r  H0H1/accumulator0__45/PCOUT[47]
                         net (fo=1, routed)           0.000    79.267    H0H1/accumulator0__45_n_106
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    80.719 r  H0H1/accumulator0__46/PCOUT[47]
                         net (fo=1, routed)           0.000    80.719    H0H1/accumulator0__46_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.452    82.171 r  H0H1/accumulator0__47/PCOUT[11]
                         net (fo=1, routed)           0.000    82.171    H0H1/accumulator0__47_n_142
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.324 22680.246    H0H1/CLK
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/CLK
                         clock pessimism              0.000 22680.246    
                         clock uncertainty           -0.035 22680.211    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.187 22679.023    H0H1/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.023    
                         arrival time                         -82.171    
  -------------------------------------------------------------------
                         slack                              22596.852    

Slack (MET) :             22596.852ns  (required time - arrival time)
  Source:                 x_in_1[8]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/accumulator_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        80.171ns  (logic 74.571ns (93.014%)  route 5.600ns (6.986%))
  Logic Levels:           53  (CARRY4=2 DSP48E1=49 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 22680.246 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R21                                               0.000     2.000 r  x_in_1[8] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[8]
    R21                  IBUF (Prop_ibuf_I_O)         0.826     2.826 r  x_in_1_IBUF[8]_inst/O
                         net (fo=3, routed)           3.755     6.581    H0H1/D[8]
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.053     6.634 r  H0H1/delay_line[0][11]_i_5/O
                         net (fo=1, routed)           0.000     6.634    H0H1/delay_line[0][11]_i_5_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.931 r  H0H1/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    H0H1/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     7.120 r  H0H1/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          1.697     8.817    H0H1/A[15]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    12.327 r  H0H1/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    12.327    H0H1/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.779 r  H0H1/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.779    H0H1/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.231 r  H0H1/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    15.280    H0H1/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.732 r  H0H1/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    16.732    H0H1/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.184 r  H0H1/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    18.184    H0H1/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.636 r  H0H1/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    19.636    H0H1/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.088 r  H0H1/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    21.088    H0H1/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.540 r  H0H1/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    22.540    H0H1/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.992 r  H0H1/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    23.992    H0H1/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.444 r  H0H1/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    25.444    H0H1/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.896 r  H0H1/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    26.896    H0H1/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.348 r  H0H1/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    28.348    H0H1/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.800 r  H0H1/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    29.800    H0H1/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.252 r  H0H1/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    31.252    H0H1/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.704 r  H0H1/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    32.704    H0H1/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.156 r  H0H1/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    34.156    H0H1/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.608 r  H0H1/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    35.608    H0H1/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.060 r  H0H1/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    37.060    H0H1/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.512 r  H0H1/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    38.512    H0H1/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.964 r  H0H1/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    39.964    H0H1/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.416 r  H0H1/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    41.416    H0H1/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.868 r  H0H1/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    42.868    H0H1/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.320 r  H0H1/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    44.370    H0H1/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.822 r  H0H1/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    45.822    H0H1/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.274 r  H0H1/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    47.274    H0H1/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.726 r  H0H1/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    48.726    H0H1/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.178 r  H0H1/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    50.178    H0H1/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.630 r  H0H1/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    51.630    H0H1/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.082 r  H0H1/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    53.082    H0H1/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.534 r  H0H1/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    54.534    H0H1/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.986 r  H0H1/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    55.986    H0H1/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.438 r  H0H1/accumulator0__30/PCOUT[47]
                         net (fo=1, routed)           0.000    57.438    H0H1/accumulator0__30_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    58.890 r  H0H1/accumulator0__31/PCOUT[47]
                         net (fo=1, routed)           0.000    58.890    H0H1/accumulator0__31_n_106
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    60.342 r  H0H1/accumulator0__32/PCOUT[47]
                         net (fo=1, routed)           0.000    60.342    H0H1/accumulator0__32_n_106
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    61.794 r  H0H1/accumulator0__33/PCOUT[47]
                         net (fo=1, routed)           0.000    61.794    H0H1/accumulator0__33_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    63.246 r  H0H1/accumulator0__34/PCOUT[47]
                         net (fo=1, routed)           0.000    63.246    H0H1/accumulator0__34_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    64.698 r  H0H1/accumulator0__35/PCOUT[47]
                         net (fo=1, routed)           0.000    64.698    H0H1/accumulator0__35_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    66.150 r  H0H1/accumulator0__36/PCOUT[47]
                         net (fo=1, routed)           0.000    66.150    H0H1/accumulator0__36_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    67.602 r  H0H1/accumulator0__37/PCOUT[47]
                         net (fo=1, routed)           0.000    67.602    H0H1/accumulator0__37_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    69.054 r  H0H1/accumulator0__38/PCOUT[47]
                         net (fo=1, routed)           0.000    69.054    H0H1/accumulator0__38_n_106
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    70.506 r  H0H1/accumulator0__39/PCOUT[47]
                         net (fo=1, routed)           0.000    70.506    H0H1/accumulator0__39_n_106
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    71.958 r  H0H1/accumulator0__40/PCOUT[47]
                         net (fo=1, routed)           0.000    71.958    H0H1/accumulator0__40_n_106
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    73.410 r  H0H1/accumulator0__41/PCOUT[47]
                         net (fo=1, routed)           0.050    73.459    H0H1/accumulator0__41_n_106
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    74.911 r  H0H1/accumulator0__42/PCOUT[47]
                         net (fo=1, routed)           0.000    74.911    H0H1/accumulator0__42_n_106
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    76.363 r  H0H1/accumulator0__43/PCOUT[47]
                         net (fo=1, routed)           0.000    76.363    H0H1/accumulator0__43_n_106
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    77.815 r  H0H1/accumulator0__44/PCOUT[47]
                         net (fo=1, routed)           0.000    77.815    H0H1/accumulator0__44_n_106
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    79.267 r  H0H1/accumulator0__45/PCOUT[47]
                         net (fo=1, routed)           0.000    79.267    H0H1/accumulator0__45_n_106
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    80.719 r  H0H1/accumulator0__46/PCOUT[47]
                         net (fo=1, routed)           0.000    80.719    H0H1/accumulator0__46_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.452    82.171 r  H0H1/accumulator0__47/PCOUT[12]
                         net (fo=1, routed)           0.000    82.171    H0H1/accumulator0__47_n_141
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.324 22680.246    H0H1/CLK
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/CLK
                         clock pessimism              0.000 22680.246    
                         clock uncertainty           -0.035 22680.211    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.187 22679.023    H0H1/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.023    
                         arrival time                         -82.171    
  -------------------------------------------------------------------
                         slack                              22596.852    

Slack (MET) :             22596.852ns  (required time - arrival time)
  Source:                 x_in_1[8]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/accumulator_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        80.171ns  (logic 74.571ns (93.014%)  route 5.600ns (6.986%))
  Logic Levels:           53  (CARRY4=2 DSP48E1=49 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 22680.246 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R21                                               0.000     2.000 r  x_in_1[8] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[8]
    R21                  IBUF (Prop_ibuf_I_O)         0.826     2.826 r  x_in_1_IBUF[8]_inst/O
                         net (fo=3, routed)           3.755     6.581    H0H1/D[8]
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.053     6.634 r  H0H1/delay_line[0][11]_i_5/O
                         net (fo=1, routed)           0.000     6.634    H0H1/delay_line[0][11]_i_5_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.931 r  H0H1/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    H0H1/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     7.120 r  H0H1/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          1.697     8.817    H0H1/A[15]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    12.327 r  H0H1/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    12.327    H0H1/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.779 r  H0H1/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.779    H0H1/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.231 r  H0H1/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    15.280    H0H1/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.732 r  H0H1/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    16.732    H0H1/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.184 r  H0H1/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    18.184    H0H1/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.636 r  H0H1/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    19.636    H0H1/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.088 r  H0H1/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    21.088    H0H1/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.540 r  H0H1/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    22.540    H0H1/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.992 r  H0H1/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    23.992    H0H1/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.444 r  H0H1/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    25.444    H0H1/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.896 r  H0H1/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    26.896    H0H1/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.348 r  H0H1/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    28.348    H0H1/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.800 r  H0H1/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    29.800    H0H1/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.252 r  H0H1/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    31.252    H0H1/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.704 r  H0H1/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    32.704    H0H1/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.156 r  H0H1/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    34.156    H0H1/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.608 r  H0H1/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    35.608    H0H1/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.060 r  H0H1/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    37.060    H0H1/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.512 r  H0H1/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    38.512    H0H1/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.964 r  H0H1/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    39.964    H0H1/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.416 r  H0H1/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    41.416    H0H1/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.868 r  H0H1/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    42.868    H0H1/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.320 r  H0H1/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    44.370    H0H1/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.822 r  H0H1/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    45.822    H0H1/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.274 r  H0H1/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    47.274    H0H1/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.726 r  H0H1/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    48.726    H0H1/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.178 r  H0H1/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    50.178    H0H1/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.630 r  H0H1/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    51.630    H0H1/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.082 r  H0H1/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    53.082    H0H1/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.534 r  H0H1/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    54.534    H0H1/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.986 r  H0H1/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    55.986    H0H1/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.438 r  H0H1/accumulator0__30/PCOUT[47]
                         net (fo=1, routed)           0.000    57.438    H0H1/accumulator0__30_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    58.890 r  H0H1/accumulator0__31/PCOUT[47]
                         net (fo=1, routed)           0.000    58.890    H0H1/accumulator0__31_n_106
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    60.342 r  H0H1/accumulator0__32/PCOUT[47]
                         net (fo=1, routed)           0.000    60.342    H0H1/accumulator0__32_n_106
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    61.794 r  H0H1/accumulator0__33/PCOUT[47]
                         net (fo=1, routed)           0.000    61.794    H0H1/accumulator0__33_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    63.246 r  H0H1/accumulator0__34/PCOUT[47]
                         net (fo=1, routed)           0.000    63.246    H0H1/accumulator0__34_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    64.698 r  H0H1/accumulator0__35/PCOUT[47]
                         net (fo=1, routed)           0.000    64.698    H0H1/accumulator0__35_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    66.150 r  H0H1/accumulator0__36/PCOUT[47]
                         net (fo=1, routed)           0.000    66.150    H0H1/accumulator0__36_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    67.602 r  H0H1/accumulator0__37/PCOUT[47]
                         net (fo=1, routed)           0.000    67.602    H0H1/accumulator0__37_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    69.054 r  H0H1/accumulator0__38/PCOUT[47]
                         net (fo=1, routed)           0.000    69.054    H0H1/accumulator0__38_n_106
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    70.506 r  H0H1/accumulator0__39/PCOUT[47]
                         net (fo=1, routed)           0.000    70.506    H0H1/accumulator0__39_n_106
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    71.958 r  H0H1/accumulator0__40/PCOUT[47]
                         net (fo=1, routed)           0.000    71.958    H0H1/accumulator0__40_n_106
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    73.410 r  H0H1/accumulator0__41/PCOUT[47]
                         net (fo=1, routed)           0.050    73.459    H0H1/accumulator0__41_n_106
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    74.911 r  H0H1/accumulator0__42/PCOUT[47]
                         net (fo=1, routed)           0.000    74.911    H0H1/accumulator0__42_n_106
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    76.363 r  H0H1/accumulator0__43/PCOUT[47]
                         net (fo=1, routed)           0.000    76.363    H0H1/accumulator0__43_n_106
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    77.815 r  H0H1/accumulator0__44/PCOUT[47]
                         net (fo=1, routed)           0.000    77.815    H0H1/accumulator0__44_n_106
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    79.267 r  H0H1/accumulator0__45/PCOUT[47]
                         net (fo=1, routed)           0.000    79.267    H0H1/accumulator0__45_n_106
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    80.719 r  H0H1/accumulator0__46/PCOUT[47]
                         net (fo=1, routed)           0.000    80.719    H0H1/accumulator0__46_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.452    82.171 r  H0H1/accumulator0__47/PCOUT[13]
                         net (fo=1, routed)           0.000    82.171    H0H1/accumulator0__47_n_140
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.324 22680.246    H0H1/CLK
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/CLK
                         clock pessimism              0.000 22680.246    
                         clock uncertainty           -0.035 22680.211    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.187 22679.023    H0H1/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.023    
                         arrival time                         -82.171    
  -------------------------------------------------------------------
                         slack                              22596.852    

Slack (MET) :             22596.852ns  (required time - arrival time)
  Source:                 x_in_1[8]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/accumulator_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        80.171ns  (logic 74.571ns (93.014%)  route 5.600ns (6.986%))
  Logic Levels:           53  (CARRY4=2 DSP48E1=49 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 22680.246 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R21                                               0.000     2.000 r  x_in_1[8] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[8]
    R21                  IBUF (Prop_ibuf_I_O)         0.826     2.826 r  x_in_1_IBUF[8]_inst/O
                         net (fo=3, routed)           3.755     6.581    H0H1/D[8]
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.053     6.634 r  H0H1/delay_line[0][11]_i_5/O
                         net (fo=1, routed)           0.000     6.634    H0H1/delay_line[0][11]_i_5_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.931 r  H0H1/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    H0H1/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     7.120 r  H0H1/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          1.697     8.817    H0H1/A[15]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    12.327 r  H0H1/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    12.327    H0H1/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.779 r  H0H1/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.779    H0H1/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.231 r  H0H1/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    15.280    H0H1/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.732 r  H0H1/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    16.732    H0H1/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.184 r  H0H1/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    18.184    H0H1/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.636 r  H0H1/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    19.636    H0H1/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.088 r  H0H1/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    21.088    H0H1/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.540 r  H0H1/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    22.540    H0H1/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.992 r  H0H1/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    23.992    H0H1/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.444 r  H0H1/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    25.444    H0H1/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.896 r  H0H1/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    26.896    H0H1/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.348 r  H0H1/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    28.348    H0H1/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.800 r  H0H1/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    29.800    H0H1/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.252 r  H0H1/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    31.252    H0H1/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.704 r  H0H1/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    32.704    H0H1/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.156 r  H0H1/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    34.156    H0H1/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.608 r  H0H1/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    35.608    H0H1/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.060 r  H0H1/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    37.060    H0H1/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.512 r  H0H1/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    38.512    H0H1/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.964 r  H0H1/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    39.964    H0H1/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.416 r  H0H1/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    41.416    H0H1/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.868 r  H0H1/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    42.868    H0H1/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.320 r  H0H1/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    44.370    H0H1/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.822 r  H0H1/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    45.822    H0H1/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.274 r  H0H1/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    47.274    H0H1/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.726 r  H0H1/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    48.726    H0H1/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.178 r  H0H1/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    50.178    H0H1/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.630 r  H0H1/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    51.630    H0H1/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.082 r  H0H1/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    53.082    H0H1/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.534 r  H0H1/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    54.534    H0H1/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.986 r  H0H1/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    55.986    H0H1/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.438 r  H0H1/accumulator0__30/PCOUT[47]
                         net (fo=1, routed)           0.000    57.438    H0H1/accumulator0__30_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    58.890 r  H0H1/accumulator0__31/PCOUT[47]
                         net (fo=1, routed)           0.000    58.890    H0H1/accumulator0__31_n_106
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    60.342 r  H0H1/accumulator0__32/PCOUT[47]
                         net (fo=1, routed)           0.000    60.342    H0H1/accumulator0__32_n_106
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    61.794 r  H0H1/accumulator0__33/PCOUT[47]
                         net (fo=1, routed)           0.000    61.794    H0H1/accumulator0__33_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    63.246 r  H0H1/accumulator0__34/PCOUT[47]
                         net (fo=1, routed)           0.000    63.246    H0H1/accumulator0__34_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    64.698 r  H0H1/accumulator0__35/PCOUT[47]
                         net (fo=1, routed)           0.000    64.698    H0H1/accumulator0__35_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    66.150 r  H0H1/accumulator0__36/PCOUT[47]
                         net (fo=1, routed)           0.000    66.150    H0H1/accumulator0__36_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    67.602 r  H0H1/accumulator0__37/PCOUT[47]
                         net (fo=1, routed)           0.000    67.602    H0H1/accumulator0__37_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    69.054 r  H0H1/accumulator0__38/PCOUT[47]
                         net (fo=1, routed)           0.000    69.054    H0H1/accumulator0__38_n_106
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    70.506 r  H0H1/accumulator0__39/PCOUT[47]
                         net (fo=1, routed)           0.000    70.506    H0H1/accumulator0__39_n_106
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    71.958 r  H0H1/accumulator0__40/PCOUT[47]
                         net (fo=1, routed)           0.000    71.958    H0H1/accumulator0__40_n_106
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    73.410 r  H0H1/accumulator0__41/PCOUT[47]
                         net (fo=1, routed)           0.050    73.459    H0H1/accumulator0__41_n_106
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    74.911 r  H0H1/accumulator0__42/PCOUT[47]
                         net (fo=1, routed)           0.000    74.911    H0H1/accumulator0__42_n_106
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    76.363 r  H0H1/accumulator0__43/PCOUT[47]
                         net (fo=1, routed)           0.000    76.363    H0H1/accumulator0__43_n_106
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    77.815 r  H0H1/accumulator0__44/PCOUT[47]
                         net (fo=1, routed)           0.000    77.815    H0H1/accumulator0__44_n_106
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    79.267 r  H0H1/accumulator0__45/PCOUT[47]
                         net (fo=1, routed)           0.000    79.267    H0H1/accumulator0__45_n_106
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    80.719 r  H0H1/accumulator0__46/PCOUT[47]
                         net (fo=1, routed)           0.000    80.719    H0H1/accumulator0__46_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.452    82.171 r  H0H1/accumulator0__47/PCOUT[14]
                         net (fo=1, routed)           0.000    82.171    H0H1/accumulator0__47_n_139
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.324 22680.246    H0H1/CLK
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/CLK
                         clock pessimism              0.000 22680.246    
                         clock uncertainty           -0.035 22680.211    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.187 22679.023    H0H1/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.023    
                         arrival time                         -82.171    
  -------------------------------------------------------------------
                         slack                              22596.852    

Slack (MET) :             22596.852ns  (required time - arrival time)
  Source:                 x_in_1[8]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/accumulator_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        80.171ns  (logic 74.571ns (93.014%)  route 5.600ns (6.986%))
  Logic Levels:           53  (CARRY4=2 DSP48E1=49 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 22680.246 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R21                                               0.000     2.000 r  x_in_1[8] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[8]
    R21                  IBUF (Prop_ibuf_I_O)         0.826     2.826 r  x_in_1_IBUF[8]_inst/O
                         net (fo=3, routed)           3.755     6.581    H0H1/D[8]
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.053     6.634 r  H0H1/delay_line[0][11]_i_5/O
                         net (fo=1, routed)           0.000     6.634    H0H1/delay_line[0][11]_i_5_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.931 r  H0H1/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    H0H1/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     7.120 r  H0H1/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          1.697     8.817    H0H1/A[15]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    12.327 r  H0H1/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    12.327    H0H1/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.779 r  H0H1/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.779    H0H1/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.231 r  H0H1/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    15.280    H0H1/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.732 r  H0H1/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    16.732    H0H1/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.184 r  H0H1/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    18.184    H0H1/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.636 r  H0H1/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    19.636    H0H1/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.088 r  H0H1/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    21.088    H0H1/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.540 r  H0H1/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    22.540    H0H1/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.992 r  H0H1/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    23.992    H0H1/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.444 r  H0H1/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    25.444    H0H1/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.896 r  H0H1/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    26.896    H0H1/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.348 r  H0H1/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    28.348    H0H1/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.800 r  H0H1/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    29.800    H0H1/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.252 r  H0H1/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    31.252    H0H1/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.704 r  H0H1/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    32.704    H0H1/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.156 r  H0H1/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    34.156    H0H1/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.608 r  H0H1/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    35.608    H0H1/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.060 r  H0H1/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    37.060    H0H1/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.512 r  H0H1/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    38.512    H0H1/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.964 r  H0H1/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    39.964    H0H1/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.416 r  H0H1/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    41.416    H0H1/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.868 r  H0H1/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    42.868    H0H1/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.320 r  H0H1/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    44.370    H0H1/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.822 r  H0H1/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    45.822    H0H1/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.274 r  H0H1/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    47.274    H0H1/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.726 r  H0H1/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    48.726    H0H1/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.178 r  H0H1/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    50.178    H0H1/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.630 r  H0H1/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    51.630    H0H1/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.082 r  H0H1/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    53.082    H0H1/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.534 r  H0H1/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    54.534    H0H1/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.986 r  H0H1/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    55.986    H0H1/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.438 r  H0H1/accumulator0__30/PCOUT[47]
                         net (fo=1, routed)           0.000    57.438    H0H1/accumulator0__30_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    58.890 r  H0H1/accumulator0__31/PCOUT[47]
                         net (fo=1, routed)           0.000    58.890    H0H1/accumulator0__31_n_106
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    60.342 r  H0H1/accumulator0__32/PCOUT[47]
                         net (fo=1, routed)           0.000    60.342    H0H1/accumulator0__32_n_106
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    61.794 r  H0H1/accumulator0__33/PCOUT[47]
                         net (fo=1, routed)           0.000    61.794    H0H1/accumulator0__33_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    63.246 r  H0H1/accumulator0__34/PCOUT[47]
                         net (fo=1, routed)           0.000    63.246    H0H1/accumulator0__34_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    64.698 r  H0H1/accumulator0__35/PCOUT[47]
                         net (fo=1, routed)           0.000    64.698    H0H1/accumulator0__35_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    66.150 r  H0H1/accumulator0__36/PCOUT[47]
                         net (fo=1, routed)           0.000    66.150    H0H1/accumulator0__36_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    67.602 r  H0H1/accumulator0__37/PCOUT[47]
                         net (fo=1, routed)           0.000    67.602    H0H1/accumulator0__37_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    69.054 r  H0H1/accumulator0__38/PCOUT[47]
                         net (fo=1, routed)           0.000    69.054    H0H1/accumulator0__38_n_106
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    70.506 r  H0H1/accumulator0__39/PCOUT[47]
                         net (fo=1, routed)           0.000    70.506    H0H1/accumulator0__39_n_106
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    71.958 r  H0H1/accumulator0__40/PCOUT[47]
                         net (fo=1, routed)           0.000    71.958    H0H1/accumulator0__40_n_106
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    73.410 r  H0H1/accumulator0__41/PCOUT[47]
                         net (fo=1, routed)           0.050    73.459    H0H1/accumulator0__41_n_106
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    74.911 r  H0H1/accumulator0__42/PCOUT[47]
                         net (fo=1, routed)           0.000    74.911    H0H1/accumulator0__42_n_106
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    76.363 r  H0H1/accumulator0__43/PCOUT[47]
                         net (fo=1, routed)           0.000    76.363    H0H1/accumulator0__43_n_106
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    77.815 r  H0H1/accumulator0__44/PCOUT[47]
                         net (fo=1, routed)           0.000    77.815    H0H1/accumulator0__44_n_106
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    79.267 r  H0H1/accumulator0__45/PCOUT[47]
                         net (fo=1, routed)           0.000    79.267    H0H1/accumulator0__45_n_106
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    80.719 r  H0H1/accumulator0__46/PCOUT[47]
                         net (fo=1, routed)           0.000    80.719    H0H1/accumulator0__46_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.452    82.171 r  H0H1/accumulator0__47/PCOUT[15]
                         net (fo=1, routed)           0.000    82.171    H0H1/accumulator0__47_n_138
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.324 22680.246    H0H1/CLK
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/CLK
                         clock pessimism              0.000 22680.246    
                         clock uncertainty           -0.035 22680.211    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.187 22679.023    H0H1/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.023    
                         arrival time                         -82.171    
  -------------------------------------------------------------------
                         slack                              22596.852    

Slack (MET) :             22596.852ns  (required time - arrival time)
  Source:                 x_in_1[8]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/accumulator_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        80.171ns  (logic 74.571ns (93.014%)  route 5.600ns (6.986%))
  Logic Levels:           53  (CARRY4=2 DSP48E1=49 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 22680.246 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R21                                               0.000     2.000 r  x_in_1[8] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[8]
    R21                  IBUF (Prop_ibuf_I_O)         0.826     2.826 r  x_in_1_IBUF[8]_inst/O
                         net (fo=3, routed)           3.755     6.581    H0H1/D[8]
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.053     6.634 r  H0H1/delay_line[0][11]_i_5/O
                         net (fo=1, routed)           0.000     6.634    H0H1/delay_line[0][11]_i_5_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.931 r  H0H1/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    H0H1/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     7.120 r  H0H1/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          1.697     8.817    H0H1/A[15]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    12.327 r  H0H1/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    12.327    H0H1/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.779 r  H0H1/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.779    H0H1/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.231 r  H0H1/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    15.280    H0H1/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.732 r  H0H1/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    16.732    H0H1/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.184 r  H0H1/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    18.184    H0H1/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.636 r  H0H1/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    19.636    H0H1/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.088 r  H0H1/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    21.088    H0H1/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.540 r  H0H1/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    22.540    H0H1/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.992 r  H0H1/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    23.992    H0H1/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.444 r  H0H1/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    25.444    H0H1/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.896 r  H0H1/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    26.896    H0H1/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.348 r  H0H1/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    28.348    H0H1/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.800 r  H0H1/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    29.800    H0H1/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.252 r  H0H1/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    31.252    H0H1/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.704 r  H0H1/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    32.704    H0H1/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.156 r  H0H1/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    34.156    H0H1/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.608 r  H0H1/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    35.608    H0H1/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.060 r  H0H1/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    37.060    H0H1/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.512 r  H0H1/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    38.512    H0H1/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.964 r  H0H1/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    39.964    H0H1/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.416 r  H0H1/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    41.416    H0H1/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.868 r  H0H1/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    42.868    H0H1/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.320 r  H0H1/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    44.370    H0H1/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.822 r  H0H1/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    45.822    H0H1/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.274 r  H0H1/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    47.274    H0H1/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.726 r  H0H1/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    48.726    H0H1/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.178 r  H0H1/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    50.178    H0H1/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.630 r  H0H1/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    51.630    H0H1/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.082 r  H0H1/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    53.082    H0H1/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.534 r  H0H1/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    54.534    H0H1/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.986 r  H0H1/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    55.986    H0H1/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.438 r  H0H1/accumulator0__30/PCOUT[47]
                         net (fo=1, routed)           0.000    57.438    H0H1/accumulator0__30_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    58.890 r  H0H1/accumulator0__31/PCOUT[47]
                         net (fo=1, routed)           0.000    58.890    H0H1/accumulator0__31_n_106
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    60.342 r  H0H1/accumulator0__32/PCOUT[47]
                         net (fo=1, routed)           0.000    60.342    H0H1/accumulator0__32_n_106
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    61.794 r  H0H1/accumulator0__33/PCOUT[47]
                         net (fo=1, routed)           0.000    61.794    H0H1/accumulator0__33_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    63.246 r  H0H1/accumulator0__34/PCOUT[47]
                         net (fo=1, routed)           0.000    63.246    H0H1/accumulator0__34_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    64.698 r  H0H1/accumulator0__35/PCOUT[47]
                         net (fo=1, routed)           0.000    64.698    H0H1/accumulator0__35_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    66.150 r  H0H1/accumulator0__36/PCOUT[47]
                         net (fo=1, routed)           0.000    66.150    H0H1/accumulator0__36_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    67.602 r  H0H1/accumulator0__37/PCOUT[47]
                         net (fo=1, routed)           0.000    67.602    H0H1/accumulator0__37_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    69.054 r  H0H1/accumulator0__38/PCOUT[47]
                         net (fo=1, routed)           0.000    69.054    H0H1/accumulator0__38_n_106
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    70.506 r  H0H1/accumulator0__39/PCOUT[47]
                         net (fo=1, routed)           0.000    70.506    H0H1/accumulator0__39_n_106
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    71.958 r  H0H1/accumulator0__40/PCOUT[47]
                         net (fo=1, routed)           0.000    71.958    H0H1/accumulator0__40_n_106
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    73.410 r  H0H1/accumulator0__41/PCOUT[47]
                         net (fo=1, routed)           0.050    73.459    H0H1/accumulator0__41_n_106
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    74.911 r  H0H1/accumulator0__42/PCOUT[47]
                         net (fo=1, routed)           0.000    74.911    H0H1/accumulator0__42_n_106
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    76.363 r  H0H1/accumulator0__43/PCOUT[47]
                         net (fo=1, routed)           0.000    76.363    H0H1/accumulator0__43_n_106
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    77.815 r  H0H1/accumulator0__44/PCOUT[47]
                         net (fo=1, routed)           0.000    77.815    H0H1/accumulator0__44_n_106
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    79.267 r  H0H1/accumulator0__45/PCOUT[47]
                         net (fo=1, routed)           0.000    79.267    H0H1/accumulator0__45_n_106
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    80.719 r  H0H1/accumulator0__46/PCOUT[47]
                         net (fo=1, routed)           0.000    80.719    H0H1/accumulator0__46_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.452    82.171 r  H0H1/accumulator0__47/PCOUT[16]
                         net (fo=1, routed)           0.000    82.171    H0H1/accumulator0__47_n_137
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.324 22680.246    H0H1/CLK
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/CLK
                         clock pessimism              0.000 22680.246    
                         clock uncertainty           -0.035 22680.211    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.187 22679.023    H0H1/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.023    
                         arrival time                         -82.171    
  -------------------------------------------------------------------
                         slack                              22596.852    

Slack (MET) :             22596.852ns  (required time - arrival time)
  Source:                 x_in_1[8]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/accumulator_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        80.171ns  (logic 74.571ns (93.014%)  route 5.600ns (6.986%))
  Logic Levels:           53  (CARRY4=2 DSP48E1=49 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 22680.246 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R21                                               0.000     2.000 r  x_in_1[8] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[8]
    R21                  IBUF (Prop_ibuf_I_O)         0.826     2.826 r  x_in_1_IBUF[8]_inst/O
                         net (fo=3, routed)           3.755     6.581    H0H1/D[8]
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.053     6.634 r  H0H1/delay_line[0][11]_i_5/O
                         net (fo=1, routed)           0.000     6.634    H0H1/delay_line[0][11]_i_5_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.931 r  H0H1/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    H0H1/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     7.120 r  H0H1/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          1.697     8.817    H0H1/A[15]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    12.327 r  H0H1/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    12.327    H0H1/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.779 r  H0H1/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.779    H0H1/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.231 r  H0H1/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    15.280    H0H1/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.732 r  H0H1/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    16.732    H0H1/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.184 r  H0H1/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    18.184    H0H1/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.636 r  H0H1/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    19.636    H0H1/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.088 r  H0H1/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    21.088    H0H1/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.540 r  H0H1/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    22.540    H0H1/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.992 r  H0H1/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    23.992    H0H1/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.444 r  H0H1/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    25.444    H0H1/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.896 r  H0H1/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    26.896    H0H1/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.348 r  H0H1/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    28.348    H0H1/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.800 r  H0H1/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    29.800    H0H1/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.252 r  H0H1/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    31.252    H0H1/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.704 r  H0H1/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    32.704    H0H1/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.156 r  H0H1/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    34.156    H0H1/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.608 r  H0H1/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    35.608    H0H1/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.060 r  H0H1/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    37.060    H0H1/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.512 r  H0H1/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    38.512    H0H1/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.964 r  H0H1/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    39.964    H0H1/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.416 r  H0H1/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    41.416    H0H1/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.868 r  H0H1/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    42.868    H0H1/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.320 r  H0H1/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    44.370    H0H1/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.822 r  H0H1/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    45.822    H0H1/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.274 r  H0H1/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    47.274    H0H1/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.726 r  H0H1/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    48.726    H0H1/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.178 r  H0H1/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    50.178    H0H1/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.630 r  H0H1/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    51.630    H0H1/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.082 r  H0H1/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    53.082    H0H1/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.534 r  H0H1/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    54.534    H0H1/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.986 r  H0H1/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    55.986    H0H1/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.438 r  H0H1/accumulator0__30/PCOUT[47]
                         net (fo=1, routed)           0.000    57.438    H0H1/accumulator0__30_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    58.890 r  H0H1/accumulator0__31/PCOUT[47]
                         net (fo=1, routed)           0.000    58.890    H0H1/accumulator0__31_n_106
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    60.342 r  H0H1/accumulator0__32/PCOUT[47]
                         net (fo=1, routed)           0.000    60.342    H0H1/accumulator0__32_n_106
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    61.794 r  H0H1/accumulator0__33/PCOUT[47]
                         net (fo=1, routed)           0.000    61.794    H0H1/accumulator0__33_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    63.246 r  H0H1/accumulator0__34/PCOUT[47]
                         net (fo=1, routed)           0.000    63.246    H0H1/accumulator0__34_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    64.698 r  H0H1/accumulator0__35/PCOUT[47]
                         net (fo=1, routed)           0.000    64.698    H0H1/accumulator0__35_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    66.150 r  H0H1/accumulator0__36/PCOUT[47]
                         net (fo=1, routed)           0.000    66.150    H0H1/accumulator0__36_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    67.602 r  H0H1/accumulator0__37/PCOUT[47]
                         net (fo=1, routed)           0.000    67.602    H0H1/accumulator0__37_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    69.054 r  H0H1/accumulator0__38/PCOUT[47]
                         net (fo=1, routed)           0.000    69.054    H0H1/accumulator0__38_n_106
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    70.506 r  H0H1/accumulator0__39/PCOUT[47]
                         net (fo=1, routed)           0.000    70.506    H0H1/accumulator0__39_n_106
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    71.958 r  H0H1/accumulator0__40/PCOUT[47]
                         net (fo=1, routed)           0.000    71.958    H0H1/accumulator0__40_n_106
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    73.410 r  H0H1/accumulator0__41/PCOUT[47]
                         net (fo=1, routed)           0.050    73.459    H0H1/accumulator0__41_n_106
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    74.911 r  H0H1/accumulator0__42/PCOUT[47]
                         net (fo=1, routed)           0.000    74.911    H0H1/accumulator0__42_n_106
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    76.363 r  H0H1/accumulator0__43/PCOUT[47]
                         net (fo=1, routed)           0.000    76.363    H0H1/accumulator0__43_n_106
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    77.815 r  H0H1/accumulator0__44/PCOUT[47]
                         net (fo=1, routed)           0.000    77.815    H0H1/accumulator0__44_n_106
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    79.267 r  H0H1/accumulator0__45/PCOUT[47]
                         net (fo=1, routed)           0.000    79.267    H0H1/accumulator0__45_n_106
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    80.719 r  H0H1/accumulator0__46/PCOUT[47]
                         net (fo=1, routed)           0.000    80.719    H0H1/accumulator0__46_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.452    82.171 r  H0H1/accumulator0__47/PCOUT[17]
                         net (fo=1, routed)           0.000    82.171    H0H1/accumulator0__47_n_136
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.324 22680.246    H0H1/CLK
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/CLK
                         clock pessimism              0.000 22680.246    
                         clock uncertainty           -0.035 22680.211    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.187 22679.023    H0H1/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.023    
                         arrival time                         -82.171    
  -------------------------------------------------------------------
                         slack                              22596.852    

Slack (MET) :             22596.852ns  (required time - arrival time)
  Source:                 x_in_1[8]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/accumulator_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        80.171ns  (logic 74.571ns (93.014%)  route 5.600ns (6.986%))
  Logic Levels:           53  (CARRY4=2 DSP48E1=49 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 22680.246 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R21                                               0.000     2.000 r  x_in_1[8] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[8]
    R21                  IBUF (Prop_ibuf_I_O)         0.826     2.826 r  x_in_1_IBUF[8]_inst/O
                         net (fo=3, routed)           3.755     6.581    H0H1/D[8]
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.053     6.634 r  H0H1/delay_line[0][11]_i_5/O
                         net (fo=1, routed)           0.000     6.634    H0H1/delay_line[0][11]_i_5_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.931 r  H0H1/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    H0H1/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     7.120 r  H0H1/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          1.697     8.817    H0H1/A[15]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    12.327 r  H0H1/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    12.327    H0H1/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.779 r  H0H1/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.779    H0H1/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.231 r  H0H1/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    15.280    H0H1/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.732 r  H0H1/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    16.732    H0H1/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.184 r  H0H1/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    18.184    H0H1/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.636 r  H0H1/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    19.636    H0H1/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.088 r  H0H1/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    21.088    H0H1/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.540 r  H0H1/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    22.540    H0H1/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.992 r  H0H1/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    23.992    H0H1/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.444 r  H0H1/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    25.444    H0H1/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.896 r  H0H1/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    26.896    H0H1/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.348 r  H0H1/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    28.348    H0H1/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.800 r  H0H1/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    29.800    H0H1/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.252 r  H0H1/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    31.252    H0H1/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.704 r  H0H1/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    32.704    H0H1/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.156 r  H0H1/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    34.156    H0H1/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.608 r  H0H1/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    35.608    H0H1/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.060 r  H0H1/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    37.060    H0H1/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.512 r  H0H1/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    38.512    H0H1/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.964 r  H0H1/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    39.964    H0H1/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.416 r  H0H1/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    41.416    H0H1/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.868 r  H0H1/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    42.868    H0H1/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.320 r  H0H1/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    44.370    H0H1/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.822 r  H0H1/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    45.822    H0H1/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.274 r  H0H1/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    47.274    H0H1/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.726 r  H0H1/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    48.726    H0H1/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.178 r  H0H1/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    50.178    H0H1/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.630 r  H0H1/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    51.630    H0H1/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.082 r  H0H1/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    53.082    H0H1/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.534 r  H0H1/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    54.534    H0H1/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.986 r  H0H1/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    55.986    H0H1/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.438 r  H0H1/accumulator0__30/PCOUT[47]
                         net (fo=1, routed)           0.000    57.438    H0H1/accumulator0__30_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    58.890 r  H0H1/accumulator0__31/PCOUT[47]
                         net (fo=1, routed)           0.000    58.890    H0H1/accumulator0__31_n_106
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    60.342 r  H0H1/accumulator0__32/PCOUT[47]
                         net (fo=1, routed)           0.000    60.342    H0H1/accumulator0__32_n_106
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    61.794 r  H0H1/accumulator0__33/PCOUT[47]
                         net (fo=1, routed)           0.000    61.794    H0H1/accumulator0__33_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    63.246 r  H0H1/accumulator0__34/PCOUT[47]
                         net (fo=1, routed)           0.000    63.246    H0H1/accumulator0__34_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    64.698 r  H0H1/accumulator0__35/PCOUT[47]
                         net (fo=1, routed)           0.000    64.698    H0H1/accumulator0__35_n_106
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    66.150 r  H0H1/accumulator0__36/PCOUT[47]
                         net (fo=1, routed)           0.000    66.150    H0H1/accumulator0__36_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    67.602 r  H0H1/accumulator0__37/PCOUT[47]
                         net (fo=1, routed)           0.000    67.602    H0H1/accumulator0__37_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    69.054 r  H0H1/accumulator0__38/PCOUT[47]
                         net (fo=1, routed)           0.000    69.054    H0H1/accumulator0__38_n_106
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    70.506 r  H0H1/accumulator0__39/PCOUT[47]
                         net (fo=1, routed)           0.000    70.506    H0H1/accumulator0__39_n_106
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    71.958 r  H0H1/accumulator0__40/PCOUT[47]
                         net (fo=1, routed)           0.000    71.958    H0H1/accumulator0__40_n_106
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    73.410 r  H0H1/accumulator0__41/PCOUT[47]
                         net (fo=1, routed)           0.050    73.459    H0H1/accumulator0__41_n_106
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    74.911 r  H0H1/accumulator0__42/PCOUT[47]
                         net (fo=1, routed)           0.000    74.911    H0H1/accumulator0__42_n_106
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    76.363 r  H0H1/accumulator0__43/PCOUT[47]
                         net (fo=1, routed)           0.000    76.363    H0H1/accumulator0__43_n_106
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    77.815 r  H0H1/accumulator0__44/PCOUT[47]
                         net (fo=1, routed)           0.000    77.815    H0H1/accumulator0__44_n_106
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    79.267 r  H0H1/accumulator0__45/PCOUT[47]
                         net (fo=1, routed)           0.000    79.267    H0H1/accumulator0__45_n_106
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    80.719 r  H0H1/accumulator0__46/PCOUT[47]
                         net (fo=1, routed)           0.000    80.719    H0H1/accumulator0__46_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.452    82.171 r  H0H1/accumulator0__47/PCOUT[18]
                         net (fo=1, routed)           0.000    82.171    H0H1/accumulator0__47_n_135
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.324 22680.246    H0H1/CLK
    DSP48_X2Y56          DSP48E1                                      r  H0H1/accumulator_reg/CLK
                         clock pessimism              0.000 22680.246    
                         clock uncertainty           -0.035 22680.211    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.187 22679.023    H0H1/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.023    
                         arrival time                         -82.171    
  -------------------------------------------------------------------
                         slack                              22596.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 H0H1/delay_line_reg[17][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_line_reg[18][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.995%)  route 0.203ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.527     1.525    H0H1/CLK
    SLICE_X47Y101        FDCE                                         r  H0H1/delay_line_reg[17][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.091     1.616 r  H0H1/delay_line_reg[17][9]/Q
                         net (fo=2, routed)           0.203     1.819    H0H1/delay_line_reg_n_0_[17][9]
    SLICE_X47Y97         FDCE                                         r  H0H1/delay_line_reg[18][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.743     2.058    H0H1/CLK
    SLICE_X47Y97         FDCE                                         r  H0H1/delay_line_reg[18][9]/C
                         clock pessimism             -0.317     1.741    
    SLICE_X47Y97         FDCE (Hold_fdce_C_D)         0.005     1.746    H0H1/delay_line_reg[18][9]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 H0/delay_line_reg[25][14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0/delay_line_reg[26][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.143%)  route 0.232ns (69.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.537     1.535    H0/CLK
    SLICE_X19Y102        FDCE                                         r  H0/delay_line_reg[25][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.100     1.635 r  H0/delay_line_reg[25][14]/Q
                         net (fo=2, routed)           0.232     1.867    H0/delay_line_reg[25][14]
    SLICE_X19Y98         FDCE                                         r  H0/delay_line_reg[26][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.751     2.066    H0/CLK
    SLICE_X19Y98         FDCE                                         r  H0/delay_line_reg[26][14]/C
                         clock pessimism             -0.317     1.749    
    SLICE_X19Y98         FDCE (Hold_fdce_C_D)         0.041     1.790    H0/delay_line_reg[26][14]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 H1/delay_line_reg[29][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H1/delay_line_reg[30][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.136%)  route 0.232ns (69.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.538     1.536    H1/CLK
    SLICE_X11Y101        FDCE                                         r  H1/delay_line_reg[29][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.100     1.636 r  H1/delay_line_reg[29][9]/Q
                         net (fo=2, routed)           0.232     1.868    H1/delay_line_reg_n_0_[29][9]
    SLICE_X11Y97         FDCE                                         r  H1/delay_line_reg[30][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.752     2.067    H1/CLK
    SLICE_X11Y97         FDCE                                         r  H1/delay_line_reg[30][9]/C
                         clock pessimism             -0.317     1.750    
    SLICE_X11Y97         FDCE (Hold_fdce_C_D)         0.041     1.791    H1/delay_line_reg[30][9]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 H0/delay_line_reg[25][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0/delay_line_reg[26][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.100ns (30.321%)  route 0.230ns (69.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.537     1.535    H0/CLK
    SLICE_X19Y101        FDCE                                         r  H0/delay_line_reg[25][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y101        FDCE (Prop_fdce_C_Q)         0.100     1.635 r  H0/delay_line_reg[25][9]/Q
                         net (fo=2, routed)           0.230     1.865    H0/delay_line_reg[25][9]
    SLICE_X19Y97         FDCE                                         r  H0/delay_line_reg[26][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.751     2.066    H0/CLK
    SLICE_X19Y97         FDCE                                         r  H0/delay_line_reg[26][9]/C
                         clock pessimism             -0.317     1.749    
    SLICE_X19Y97         FDCE (Hold_fdce_C_D)         0.038     1.787    H0/delay_line_reg[26][9]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 H0/delay_line_reg[25][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0/delay_line_reg[26][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.187%)  route 0.231ns (69.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.537     1.535    H0/CLK
    SLICE_X19Y102        FDCE                                         r  H0/delay_line_reg[25][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.100     1.635 r  H0/delay_line_reg[25][13]/Q
                         net (fo=2, routed)           0.231     1.866    H0/delay_line_reg[25][13]
    SLICE_X19Y98         FDCE                                         r  H0/delay_line_reg[26][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.751     2.066    H0/CLK
    SLICE_X19Y98         FDCE                                         r  H0/delay_line_reg[26][13]/C
                         clock pessimism             -0.317     1.749    
    SLICE_X19Y98         FDCE (Hold_fdce_C_D)         0.038     1.787    H0/delay_line_reg[26][13]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 H1/delay_line_reg[29][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H1/delay_line_reg[30][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.100ns (30.293%)  route 0.230ns (69.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.538     1.536    H1/CLK
    SLICE_X11Y101        FDCE                                         r  H1/delay_line_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.100     1.636 r  H1/delay_line_reg[29][4]/Q
                         net (fo=2, routed)           0.230     1.866    H1/delay_line_reg_n_0_[29][4]
    SLICE_X10Y96         FDCE                                         r  H1/delay_line_reg[30][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.751     2.066    H1/CLK
    SLICE_X10Y96         FDCE                                         r  H1/delay_line_reg[30][4]/C
                         clock pessimism             -0.317     1.749    
    SLICE_X10Y96         FDCE (Hold_fdce_C_D)         0.037     1.786    H1/delay_line_reg[30][4]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 H1/delay_line_reg[29][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H1/delay_line_reg[30][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.118ns (35.804%)  route 0.212ns (64.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.538     1.536    H1/CLK
    SLICE_X10Y102        FDCE                                         r  H1/delay_line_reg[29][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.118     1.654 r  H1/delay_line_reg[29][15]/Q
                         net (fo=4, routed)           0.212     1.866    H1/delay_line_reg_n_0_[29][15]
    SLICE_X10Y99         FDCE                                         r  H1/delay_line_reg[30][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.752     2.067    H1/CLK
    SLICE_X10Y99         FDCE                                         r  H1/delay_line_reg[30][15]/C
                         clock pessimism             -0.317     1.750    
    SLICE_X10Y99         FDCE (Hold_fdce_C_D)         0.032     1.782    H1/delay_line_reg[30][15]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 H1/delay_line_reg[29][14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H1/delay_line_reg[30][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.100ns (29.150%)  route 0.243ns (70.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.537     1.535    H1/CLK
    SLICE_X11Y103        FDCE                                         r  H1/delay_line_reg[29][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDCE (Prop_fdce_C_Q)         0.100     1.635 r  H1/delay_line_reg[29][14]/Q
                         net (fo=2, routed)           0.243     1.878    H1/delay_line_reg_n_0_[29][14]
    SLICE_X11Y98         FDCE                                         r  H1/delay_line_reg[30][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.752     2.067    H1/CLK
    SLICE_X11Y98         FDCE                                         r  H1/delay_line_reg[30][14]/C
                         clock pessimism             -0.317     1.750    
    SLICE_X11Y98         FDCE (Hold_fdce_C_D)         0.041     1.791    H1/delay_line_reg[30][14]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 H1/delay_line_reg[29][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H1/delay_line_reg[30][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.378%)  route 0.240ns (70.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.538     1.536    H1/CLK
    SLICE_X11Y102        FDCE                                         r  H1/delay_line_reg[29][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.100     1.636 r  H1/delay_line_reg[29][8]/Q
                         net (fo=2, routed)           0.240     1.876    H1/delay_line_reg_n_0_[29][8]
    SLICE_X11Y97         FDCE                                         r  H1/delay_line_reg[30][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.752     2.067    H1/CLK
    SLICE_X11Y97         FDCE                                         r  H1/delay_line_reg[30][8]/C
                         clock pessimism             -0.317     1.750    
    SLICE_X11Y97         FDCE (Hold_fdce_C_D)         0.038     1.788    H1/delay_line_reg[30][8]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 H0/delay_line_reg[25][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0/delay_line_reg[26][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.118ns (34.449%)  route 0.225ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.536     1.534    H0/CLK
    SLICE_X20Y100        FDCE                                         r  H0/delay_line_reg[25][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_fdce_C_Q)         0.118     1.652 r  H0/delay_line_reg[25][5]/Q
                         net (fo=2, routed)           0.225     1.876    H0/delay_line_reg[25][5]
    SLICE_X20Y96         FDCE                                         r  H0/delay_line_reg[26][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.749     2.064    H0/CLK
    SLICE_X20Y96         FDCE                                         r  H0/delay_line_reg[26][5]/C
                         clock pessimism             -0.317     1.747    
    SLICE_X20Y96         FDCE (Hold_fdce_C_D)         0.037     1.784    H0/delay_line_reg[26][5]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 11338.000 }
Period(ns):         22676.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y64    H0/accumulator_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X2Y56    H0H1/accumulator_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X0Y68    H1/accumulator_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.600         22676.000   22674.400  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            0.750         22676.000   22675.251  SLICE_X19Y113  H0/delay_line_reg[20][15]/C
Min Period        n/a     FDCE/C       n/a            0.750         22676.000   22675.251  SLICE_X19Y108  H0/delay_line_reg[22][12]/C
Min Period        n/a     FDCE/C       n/a            0.750         22676.000   22675.251  SLICE_X19Y108  H0/delay_line_reg[22][14]/C
Min Period        n/a     FDCE/C       n/a            0.750         22676.000   22675.251  SLICE_X19Y95   H0/delay_line_reg[27][11]/C
Min Period        n/a     FDCE/C       n/a            0.750         22676.000   22675.251  SLICE_X19Y95   H0/delay_line_reg[27][7]/C
Min Period        n/a     FDCE/C       n/a            0.750         22676.000   22675.251  SLICE_X19Y95   H0/delay_line_reg[27][9]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X19Y113  H0/delay_line_reg[20][15]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X19Y113  H0/delay_line_reg[20][15]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X19Y108  H0/delay_line_reg[22][12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X19Y108  H0/delay_line_reg[22][12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X19Y108  H0/delay_line_reg[22][14]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X19Y108  H0/delay_line_reg[22][14]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X19Y95   H0/delay_line_reg[27][11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X19Y95   H0/delay_line_reg[27][11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X19Y95   H0/delay_line_reg[27][7]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X19Y95   H0/delay_line_reg[27][7]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X5Y132   delay_block_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X5Y132   delay_block_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X5Y134   delay_block_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X5Y134   delay_block_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X5Y134   delay_block_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X5Y134   delay_block_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X5Y135   delay_block_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X5Y135   delay_block_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X5Y135   delay_block_reg[13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X5Y135   delay_block_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2419 Endpoints
Min Delay          2419 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0H1/delay_line_reg[45][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.947ns  (logic 0.868ns (3.223%)  route 26.078ns (96.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=2419, routed)       26.078    26.947    H0H1/AR[0]
    SLICE_X46Y27         FDCE                                         f  H0H1/delay_line_reg[45][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.457     4.379    H0H1/CLK
    SLICE_X46Y27         FDCE                                         r  H0H1/delay_line_reg[45][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0H1/delay_line_reg[45][5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.947ns  (logic 0.868ns (3.223%)  route 26.078ns (96.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=2419, routed)       26.078    26.947    H0H1/AR[0]
    SLICE_X46Y27         FDCE                                         f  H0H1/delay_line_reg[45][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.457     4.379    H0H1/CLK
    SLICE_X46Y27         FDCE                                         r  H0H1/delay_line_reg[45][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0H1/delay_line_reg[45][6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.947ns  (logic 0.868ns (3.223%)  route 26.078ns (96.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=2419, routed)       26.078    26.947    H0H1/AR[0]
    SLICE_X46Y27         FDCE                                         f  H0H1/delay_line_reg[45][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.457     4.379    H0H1/CLK
    SLICE_X46Y27         FDCE                                         r  H0H1/delay_line_reg[45][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0H1/delay_line_reg[45][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.947ns  (logic 0.868ns (3.223%)  route 26.078ns (96.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=2419, routed)       26.078    26.947    H0H1/AR[0]
    SLICE_X46Y27         FDCE                                         f  H0H1/delay_line_reg[45][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.457     4.379    H0H1/CLK
    SLICE_X46Y27         FDCE                                         r  H0H1/delay_line_reg[45][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0H1/delay_line_reg[46][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.947ns  (logic 0.868ns (3.223%)  route 26.078ns (96.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=2419, routed)       26.078    26.947    H0H1/AR[0]
    SLICE_X47Y27         FDCE                                         f  H0H1/delay_line_reg[46][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.457     4.379    H0H1/CLK
    SLICE_X47Y27         FDCE                                         r  H0H1/delay_line_reg[46][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0H1/delay_line_reg[46][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.947ns  (logic 0.868ns (3.223%)  route 26.078ns (96.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=2419, routed)       26.078    26.947    H0H1/AR[0]
    SLICE_X47Y27         FDCE                                         f  H0H1/delay_line_reg[46][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.457     4.379    H0H1/CLK
    SLICE_X47Y27         FDCE                                         r  H0H1/delay_line_reg[46][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0H1/delay_line_reg[46][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.947ns  (logic 0.868ns (3.223%)  route 26.078ns (96.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=2419, routed)       26.078    26.947    H0H1/AR[0]
    SLICE_X47Y27         FDCE                                         f  H0H1/delay_line_reg[46][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.457     4.379    H0H1/CLK
    SLICE_X47Y27         FDCE                                         r  H0H1/delay_line_reg[46][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0H1/delay_line_reg[46][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.947ns  (logic 0.868ns (3.223%)  route 26.078ns (96.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=2419, routed)       26.078    26.947    H0H1/AR[0]
    SLICE_X47Y27         FDCE                                         f  H0H1/delay_line_reg[46][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.457     4.379    H0H1/CLK
    SLICE_X47Y27         FDCE                                         r  H0H1/delay_line_reg[46][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0H1/delay_line_reg[44][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.853ns  (logic 0.868ns (3.234%)  route 25.985ns (96.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=2419, routed)       25.985    26.853    H0H1/AR[0]
    SLICE_X48Y30         FDCE                                         f  H0H1/delay_line_reg[44][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.460     4.382    H0H1/CLK
    SLICE_X48Y30         FDCE                                         r  H0H1/delay_line_reg[44][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0H1/delay_line_reg[45][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.846ns  (logic 0.868ns (3.235%)  route 25.978ns (96.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=2419, routed)       25.978    26.846    H0H1/AR[0]
    SLICE_X46Y28         FDCE                                         f  H0H1/delay_line_reg[45][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        1.458     4.380    H0H1/CLK
    SLICE_X46Y28         FDCE                                         r  H0H1/delay_line_reg[45][10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H1/delay_line_reg[49][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.132ns (16.812%)  route 0.654ns (83.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=2419, routed)        0.654     0.786    H1/AR[0]
    SLICE_X10Y46         FDCE                                         f  H1/delay_line_reg[49][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.823     2.138    H1/CLK
    SLICE_X10Y46         FDCE                                         r  H1/delay_line_reg[49][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H1/delay_line_reg[49][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.132ns (16.812%)  route 0.654ns (83.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=2419, routed)        0.654     0.786    H1/AR[0]
    SLICE_X10Y46         FDCE                                         f  H1/delay_line_reg[49][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.823     2.138    H1/CLK
    SLICE_X10Y46         FDCE                                         r  H1/delay_line_reg[49][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H1/delay_line_reg[49][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.132ns (16.812%)  route 0.654ns (83.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=2419, routed)        0.654     0.786    H1/AR[0]
    SLICE_X11Y46         FDCE                                         f  H1/delay_line_reg[49][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.823     2.138    H1/CLK
    SLICE_X11Y46         FDCE                                         r  H1/delay_line_reg[49][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H1/delay_line_reg[49][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.132ns (16.812%)  route 0.654ns (83.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=2419, routed)        0.654     0.786    H1/AR[0]
    SLICE_X11Y46         FDCE                                         f  H1/delay_line_reg[49][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.823     2.138    H1/CLK
    SLICE_X11Y46         FDCE                                         r  H1/delay_line_reg[49][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H1/delay_line_reg[49][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.132ns (16.812%)  route 0.654ns (83.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=2419, routed)        0.654     0.786    H1/AR[0]
    SLICE_X11Y46         FDCE                                         f  H1/delay_line_reg[49][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.823     2.138    H1/CLK
    SLICE_X11Y46         FDCE                                         r  H1/delay_line_reg[49][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H1/delay_line_reg[49][6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.132ns (16.812%)  route 0.654ns (83.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=2419, routed)        0.654     0.786    H1/AR[0]
    SLICE_X11Y46         FDCE                                         f  H1/delay_line_reg[49][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.823     2.138    H1/CLK
    SLICE_X11Y46         FDCE                                         r  H1/delay_line_reg[49][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H1/delay_line_reg[49][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.132ns (15.780%)  route 0.705ns (84.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=2419, routed)        0.705     0.837    H1/AR[0]
    SLICE_X11Y47         FDCE                                         f  H1/delay_line_reg[49][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.824     2.139    H1/CLK
    SLICE_X11Y47         FDCE                                         r  H1/delay_line_reg[49][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H1/delay_line_reg[49][7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.132ns (15.780%)  route 0.705ns (84.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=2419, routed)        0.705     0.837    H1/AR[0]
    SLICE_X11Y47         FDCE                                         f  H1/delay_line_reg[49][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.824     2.139    H1/CLK
    SLICE_X11Y47         FDCE                                         r  H1/delay_line_reg[49][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H1/delay_line_reg[49][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.132ns (14.970%)  route 0.750ns (85.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=2419, routed)        0.750     0.882    H1/AR[0]
    SLICE_X11Y48         FDCE                                         f  H1/delay_line_reg[49][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.824     2.139    H1/CLK
    SLICE_X11Y48         FDCE                                         r  H1/delay_line_reg[49][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H1/delay_line_reg[49][12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.132ns (14.876%)  route 0.756ns (85.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=2419, routed)        0.756     0.888    H1/AR[0]
    SLICE_X11Y49         FDCE                                         f  H1/delay_line_reg[49][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=2419, routed)        0.824     2.139    H1/CLK
    SLICE_X11Y49         FDCE                                         r  H1/delay_line_reg[49][12]/C





