// Seed: 4164818496
module module_0;
  assign id_1 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_4;
  wire id_5;
  module_0 modCall_1 ();
  assign id_3[1==1] = id_5;
endmodule
module module_2 (
    input  tri   id_0,
    output logic id_1
);
  always @(*) $display;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  reg id_3;
  always @(negedge "" or 1) begin : LABEL_0
    cover (1);
    id_1 <= id_3;
  end
  assign id_3 = 1;
endmodule
