
---------- Begin Simulation Statistics ----------
final_tick                                  210401500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49839                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863256                       # Number of bytes of host memory used
host_op_rate                                    56038                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.02                       # Real time elapsed on the host
host_tick_rate                               41935429                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250001                       # Number of instructions simulated
sim_ops                                        281155                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000210                       # Number of seconds simulated
sim_ticks                                   210401500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.213466                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   39063                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                52636                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17967                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            106471                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                779                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2360                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1581                       # Number of indirect misses.
system.cpu.branchPred.lookups                  142943                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7542                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    123552                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   125956                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             17444                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      54067                       # Number of branches committed
system.cpu.commit.bw_lim_events                  9678                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          241179                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250446                       # Number of instructions committed
system.cpu.commit.committedOps                 281600                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       310238                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.907690                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.842726                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       211561     68.19%     68.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        36530     11.77%     79.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        24914      8.03%     88.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10556      3.40%     91.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7307      2.36%     93.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4321      1.39%     95.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2280      0.73%     95.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3091      1.00%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         9678      3.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       310238                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 3873                       # Number of function calls committed.
system.cpu.commit.int_insts                    249861                       # Number of committed integer instructions.
system.cpu.commit.loads                         41458                       # Number of loads committed
system.cpu.commit.membars                         171                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          185      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           205135     72.85%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             759      0.27%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              170      0.06%     73.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             81      0.03%     73.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     73.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            15      0.01%     73.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           21      0.01%     73.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              9      0.00%     73.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc           308      0.11%     73.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             433      0.15%     73.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             647      0.23%     73.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             598      0.21%     73.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            526      0.19%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           41458     14.72%     88.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          31249     11.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            281600                       # Class of committed instruction
system.cpu.commit.refs                          72707                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      4572                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250001                       # Number of Instructions Simulated
system.cpu.committedOps                        281155                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.683209                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.683209                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 46858                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   567                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                37101                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 645547                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   165821                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    115155                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  17505                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2116                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  6153                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      142943                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     99256                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        151083                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  8997                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         641517                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   36056                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.339690                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             182277                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              47384                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.524503                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             351492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.027733                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.067482                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   214200     60.94%     60.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16310      4.64%     65.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    22088      6.28%     71.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11493      3.27%     75.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     9934      2.83%     77.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     6484      1.84%     79.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     7153      2.04%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     7947      2.26%     84.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    55883     15.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               351492                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           69312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                19870                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    79368                       # Number of branches executed
system.cpu.iew.exec_nop                           963                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.016922                       # Inst execution rate
system.cpu.iew.exec_refs                       119586                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      45328                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24367                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 89489                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                310                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12143                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                58824                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              522874                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 74258                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33633                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                427925                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    85                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  17505                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    95                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            49                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3706                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          288                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1056                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        48030                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        27573                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16981                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2889                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    352942                       # num instructions consuming a value
system.cpu.iew.wb_count                        410958                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.586844                       # average fanout of values written-back
system.cpu.iew.wb_producers                    207122                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.976602                       # insts written-back per cycle
system.cpu.iew.wb_sent                         416005                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   470668                       # number of integer regfile reads
system.cpu.int_regfile_writes                  300552                       # number of integer regfile writes
system.cpu.ipc                               0.594103                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.594103                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               254      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                322202     69.81%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  804      0.17%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   170      0.04%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  81      0.02%     70.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   7      0.00%     70.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              22      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   9      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                802      0.17%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  634      0.14%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  963      0.21%     70.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  848      0.18%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 816      0.18%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                84889     18.39%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               49043     10.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 461561                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        6091                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013197                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1926     31.62%     31.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     56      0.92%     32.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.26%     32.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 1      0.02%     32.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    37      0.61%     33.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.02%     33.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.05%     33.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     80      1.31%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     34.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1416     23.25%     58.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2555     41.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 460192                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1267659                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       404611                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            752142                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     521601                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    461561                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 310                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          240743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1511                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            128                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       155386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        351492                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.313148                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.019633                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              205377     58.43%     58.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               41005     11.67%     70.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               26351      7.50%     77.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               21854      6.22%     83.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               20602      5.86%     89.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12368      3.52%     93.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               13787      3.92%     97.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                5862      1.67%     98.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4286      1.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          351492                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.096855                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   7206                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              14554                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         6347                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             10542                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3138                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              737                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                89489                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               58824                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  322532                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    817                       # number of misc regfile writes
system.cpu.numCycles                           420804                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   24770                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                295616                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     52                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   173799                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      7                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    39                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                885056                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 603302                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              624530                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    112985                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   8772                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  17505                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  9786                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   328885                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           667962                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          12647                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1208                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     10135                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            313                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             8992                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       822845                       # The number of ROB reads
system.cpu.rob.rob_writes                     1087275                       # The number of ROB writes
system.cpu.timesIdled                            2246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     7597                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    4645                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1181                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10020                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                960                       # Transaction distribution
system.membus.trans_dist::ReadExReq               207                       # Transaction distribution
system.membus.trans_dist::ReadExResp              207                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           960                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            14                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        74688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   74688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1181                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1458500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6191000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4686                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              207                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             207                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4942                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          163                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           14                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           14                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       616192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        23872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 640064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5326                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000188                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013702                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5325     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5326                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9699000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            562000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7413000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4144                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4145                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4144                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                    4145                       # number of overall hits
system.l2.demand_misses::.cpu.inst                798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                369                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1167                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               798                       # number of overall misses
system.l2.overall_misses::.cpu.data               369                       # number of overall misses
system.l2.overall_misses::total                  1167                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61999500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     30907500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92907000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61999500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     30907500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92907000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5312                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5312                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.161473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997297                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.219691                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.161473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997297                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.219691                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77693.609023                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83760.162602                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79611.825193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77693.609023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83760.162602                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79611.825193                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1167                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54019500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     27217500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     81237000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54019500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     27217500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     81237000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.161473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.219691                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.161473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.219691                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67693.609023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73760.162602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69611.825193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67693.609023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73760.162602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69611.825193                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            3                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                3                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4685                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4685                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4685                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4685                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 207                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     17138000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17138000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82792.270531                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82792.270531                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     15068000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15068000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72792.270531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72792.270531                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61999500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61999500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.161473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.161473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77693.609023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77693.609023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54019500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54019500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.161473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.161473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67693.609023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67693.609023                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13769500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13769500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.993865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.993865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84996.913580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84996.913580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12149500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12149500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.993865                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.993865                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74996.913580                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74996.913580                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              14                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       265000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       265000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   983.681579                       # Cycle average of tags in use
system.l2.tags.total_refs                       10005                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1167                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.573265                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       691.564966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       292.116613                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.021105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.008915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.030020                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1109                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.035614                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     81319                       # Number of tag accesses
system.l2.tags.data_accesses                    81319                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          51072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              74688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51072                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1167                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         242735912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         112242546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             354978458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    242735912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        242735912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        242735912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        112242546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            354978458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000571000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2348                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1167                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1167                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11303000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                33184250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9685.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28435.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      887                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1167                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.742857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.780735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.655737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          105     37.50%     37.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           74     26.43%     63.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29     10.36%     74.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      8.93%     83.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      4.29%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.21%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.79%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.71%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      6.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          280                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  74688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   74688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       354.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    354.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     207914000                       # Total gap between requests
system.mem_ctrls.avgGap                     178161.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        23616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 242735912.053858935833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 112242545.799340784550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          369                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21182250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12002000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26544.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32525.75                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               462990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2841720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         80284500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         13219680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          114275250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.129445                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     33655750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6919000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    169826750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1128120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               599610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5490660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         72673860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         19628640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          116116170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.879003                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     50434500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6919000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    153048000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        93152                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            93152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        93152                       # number of overall hits
system.cpu.icache.overall_hits::total           93152                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6103                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6103                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6103                       # number of overall misses
system.cpu.icache.overall_misses::total          6103                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    146681499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    146681499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    146681499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    146681499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        99255                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        99255                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        99255                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        99255                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061488                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061488                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061488                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061488                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24034.327216                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24034.327216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24034.327216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24034.327216                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          764                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.941176                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4686                       # number of writebacks
system.cpu.icache.writebacks::total              4686                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1161                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1161                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1161                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1161                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4942                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4942                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4942                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4942                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113990999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113990999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113990999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113990999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049791                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049791                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049791                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049791                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23065.762647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23065.762647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23065.762647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23065.762647                       # average overall mshr miss latency
system.cpu.icache.replacements                   4686                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        93152                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           93152                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6103                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6103                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    146681499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    146681499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        99255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        99255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24034.327216                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24034.327216                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1161                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1161                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4942                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4942                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113990999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113990999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049791                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049791                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23065.762647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23065.762647                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           243.561790                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               98094                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4942                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.849049                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   243.561790                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.951413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.951413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            203452                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           203452                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        97751                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            97751                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        98034                       # number of overall hits
system.cpu.dcache.overall_hits::total           98034                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1357                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1360                       # number of overall misses
system.cpu.dcache.overall_misses::total          1360                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98634970                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98634970                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98634970                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98634970                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        99108                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        99108                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        99394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        99394                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013692                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013683                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013683                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72686.050111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72686.050111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72525.713235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72525.713235                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3039                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.588235                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          976                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          976                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          976                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          976                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          384                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31680993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31680993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31911993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31911993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003844                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003844                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003863                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003863                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83152.212598                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83152.212598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83104.148438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83104.148438                       # average overall mshr miss latency
system.cpu.dcache.replacements                      8                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        67640                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           67640                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28587000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28587000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        68030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        68030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        73300                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        73300                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86231.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86231.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        30104                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          30104                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          959                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          959                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69795973                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69795973                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        31063                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        31063                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72779.950991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72779.950991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17639996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17639996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82816.882629                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82816.882629                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          283                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           283                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          286                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          286                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010490                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010490                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010490                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010490                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       251997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       251997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31499.625000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31499.625000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       243997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       243997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30499.625000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30499.625000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          174                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          174                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          171                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          171                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          171                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          171                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           302.875555                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               98763                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               384                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            257.195312                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   302.875555                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.295777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.295777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.367188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            199862                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           199862                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    210401500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    210401500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
