{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 00:35:47 2016 " "Info: Processing started: Tue Nov 29 00:35:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_Audio_Example -c DE2_Audio_Example --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_Audio_Example -c DE2_Audio_Example --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[12\] " "Warning: Node \"avconf:avc\|LUT_DATA\[12\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[2\] " "Warning: Node \"avconf:avc\|LUT_DATA\[2\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[14\] " "Warning: Node \"avconf:avc\|LUT_DATA\[14\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[13\] " "Warning: Node \"avconf:avc\|LUT_DATA\[13\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[3\] " "Warning: Node \"avconf:avc\|LUT_DATA\[3\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[0\] " "Warning: Node \"avconf:avc\|LUT_DATA\[0\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[1\] " "Warning: Node \"avconf:avc\|LUT_DATA\[1\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[9\] " "Warning: Node \"avconf:avc\|LUT_DATA\[9\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[5\] " "Warning: Node \"avconf:avc\|LUT_DATA\[5\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[15\] " "Warning: Node \"avconf:avc\|LUT_DATA\[15\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[11\] " "Warning: Node \"avconf:avc\|LUT_DATA\[11\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[10\] " "Warning: Node \"avconf:avc\|LUT_DATA\[10\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[7\] " "Warning: Node \"avconf:avc\|LUT_DATA\[7\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[8\] " "Warning: Node \"avconf:avc\|LUT_DATA\[8\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[6\] " "Warning: Node \"avconf:avc\|LUT_DATA\[6\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "avconf:avc\|LUT_DATA\[4\] " "Warning: Node \"avconf:avc\|LUT_DATA\[4\]\" is a latch" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "avconf:avc\|Mux2~0 " "Info: Detected gated clock \"avconf:avc\|Mux2~0\" as buffer" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "avconf:avc\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "avconf:avc\|Mux2~1 " "Info: Detected gated clock \"avconf:avc\|Mux2~1\" as buffer" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "avconf:avc\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "avconf:avc\|LUT_INDEX\[1\] " "Info: Detected ripple clock \"avconf:avc\|LUT_INDEX\[1\]\" as buffer" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 97 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "avconf:avc\|LUT_INDEX\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "avconf:avc\|LUT_INDEX\[2\] " "Info: Detected ripple clock \"avconf:avc\|LUT_INDEX\[2\]\" as buffer" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 97 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "avconf:avc\|LUT_INDEX\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "avconf:avc\|LUT_INDEX\[3\] " "Info: Detected ripple clock \"avconf:avc\|LUT_INDEX\[3\]\" as buffer" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 97 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "avconf:avc\|LUT_INDEX\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "avconf:avc\|LUT_INDEX\[5\] " "Info: Detected ripple clock \"avconf:avc\|LUT_INDEX\[5\]\" as buffer" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 97 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "avconf:avc\|LUT_INDEX\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "avconf:avc\|LUT_INDEX\[4\] " "Info: Detected ripple clock \"avconf:avc\|LUT_INDEX\[4\]\" as buffer" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 97 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "avconf:avc\|LUT_INDEX\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "avconf:avc\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"avconf:avc\|mI2C_CTRL_CLK\" as buffer" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 16 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "avconf:avc\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register avconf:avc\|LUT_INDEX\[0\] register avconf:avc\|LUT_DATA\[4\] 7.075 ns " "Info: Slack time is 7.075 ns for clock \"CLOCK_50\" between source register \"avconf:avc\|LUT_INDEX\[0\]\" and destination register \"avconf:avc\|LUT_DATA\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "170.94 MHz 5.85 ns " "Info: Fmax is 170.94 MHz (period= 5.85 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.934 ns + Largest register register " "Info: + Largest register to register requirement is 10.934 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.863 ns + Largest " "Info: + Largest clock skew is 1.863 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.687 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 8.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.787 ns) 3.174 ns avconf:avc\|mI2C_CTRL_CLK 2 REG LCFF_X22_Y26_N29 8 " "Info: 2: + IC(1.388 ns) + CELL(0.787 ns) = 3.174 ns; Loc. = LCFF_X22_Y26_N29; Fanout = 8; REG Node = 'avconf:avc\|mI2C_CTRL_CLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.787 ns) 4.438 ns avconf:avc\|LUT_INDEX\[1\] 3 REG LCFF_X21_Y26_N13 47 " "Info: 3: + IC(0.477 ns) + CELL(0.787 ns) = 4.438 ns; Loc. = LCFF_X21_Y26_N13; Fanout = 47; REG Node = 'avconf:avc\|LUT_INDEX\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { avconf:avc|mI2C_CTRL_CLK avconf:avc|LUT_INDEX[1] } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 4.761 ns avconf:avc\|Mux2~0 4 COMB LCCOMB_X21_Y26_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 4.761 ns; Loc. = LCCOMB_X21_Y26_N12; Fanout = 1; COMB Node = 'avconf:avc\|Mux2~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { avconf:avc|LUT_INDEX[1] avconf:avc|Mux2~0 } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.275 ns) 5.484 ns avconf:avc\|Mux2~1 5 COMB LCCOMB_X20_Y26_N14 1 " "Info: 5: + IC(0.448 ns) + CELL(0.275 ns) = 5.484 ns; Loc. = LCCOMB_X20_Y26_N14; Fanout = 1; COMB Node = 'avconf:avc\|Mux2~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { avconf:avc|Mux2~0 avconf:avc|Mux2~1 } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.679 ns) + CELL(0.000 ns) 7.163 ns avconf:avc\|Mux2~1clkctrl 6 COMB CLKCTRL_G0 16 " "Info: 6: + IC(1.679 ns) + CELL(0.000 ns) = 7.163 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'avconf:avc\|Mux2~1clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { avconf:avc|Mux2~1 avconf:avc|Mux2~1clkctrl } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.150 ns) 8.687 ns avconf:avc\|LUT_DATA\[4\] 7 REG LCCOMB_X20_Y28_N4 1 " "Info: 7: + IC(1.374 ns) + CELL(0.150 ns) = 8.687 ns; Loc. = LCCOMB_X20_Y28_N4; Fanout = 1; REG Node = 'avconf:avc\|LUT_DATA\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { avconf:avc|Mux2~1clkctrl avconf:avc|LUT_DATA[4] } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.321 ns ( 38.23 % ) " "Info: Total cell delay = 3.321 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.366 ns ( 61.77 % ) " "Info: Total interconnect delay = 5.366 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.687 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK avconf:avc|LUT_INDEX[1] avconf:avc|Mux2~0 avconf:avc|Mux2~1 avconf:avc|Mux2~1clkctrl avconf:avc|LUT_DATA[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.687 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:avc|mI2C_CTRL_CLK {} avconf:avc|LUT_INDEX[1] {} avconf:avc|Mux2~0 {} avconf:avc|Mux2~1 {} avconf:avc|Mux2~1clkctrl {} avconf:avc|LUT_DATA[4] {} } { 0.000ns 0.000ns 1.388ns 0.477ns 0.000ns 0.448ns 1.679ns 1.374ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.323ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.824 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.787 ns) 3.174 ns avconf:avc\|mI2C_CTRL_CLK 2 REG LCFF_X22_Y26_N29 8 " "Info: 2: + IC(1.388 ns) + CELL(0.787 ns) = 3.174 ns; Loc. = LCFF_X22_Y26_N29; Fanout = 8; REG Node = 'avconf:avc\|mI2C_CTRL_CLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 5.302 ns avconf:avc\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G9 51 " "Info: 3: + IC(2.128 ns) + CELL(0.000 ns) = 5.302 ns; Loc. = CLKCTRL_G9; Fanout = 51; COMB Node = 'avconf:avc\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 6.824 ns avconf:avc\|LUT_INDEX\[0\] 4 REG LCFF_X21_Y27_N9 42 " "Info: 4: + IC(0.985 ns) + CELL(0.537 ns) = 6.824 ns; Loc. = LCFF_X21_Y27_N9; Fanout = 42; REG Node = 'avconf:avc\|LUT_INDEX\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { avconf:avc|mI2C_CTRL_CLK~clkctrl avconf:avc|LUT_INDEX[0] } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.04 % ) " "Info: Total cell delay = 2.323 ns ( 34.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.501 ns ( 65.96 % ) " "Info: Total interconnect delay = 4.501 ns ( 65.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.824 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK~clkctrl avconf:avc|LUT_INDEX[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.824 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:avc|mI2C_CTRL_CLK {} avconf:avc|mI2C_CTRL_CLK~clkctrl {} avconf:avc|LUT_INDEX[0] {} } { 0.000ns 0.000ns 1.388ns 2.128ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.687 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK avconf:avc|LUT_INDEX[1] avconf:avc|Mux2~0 avconf:avc|Mux2~1 avconf:avc|Mux2~1clkctrl avconf:avc|LUT_DATA[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.687 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:avc|mI2C_CTRL_CLK {} avconf:avc|LUT_INDEX[1] {} avconf:avc|Mux2~0 {} avconf:avc|Mux2~1 {} avconf:avc|Mux2~1clkctrl {} avconf:avc|LUT_DATA[4] {} } { 0.000ns 0.000ns 1.388ns 0.477ns 0.000ns 0.448ns 1.679ns 1.374ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.323ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.824 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK~clkctrl avconf:avc|LUT_INDEX[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.824 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:avc|mI2C_CTRL_CLK {} avconf:avc|mI2C_CTRL_CLK~clkctrl {} avconf:avc|LUT_INDEX[0] {} } { 0.000ns 0.000ns 1.388ns 2.128ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.679 ns - " "Info: - Micro setup delay of destination is 0.679 ns" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.687 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK avconf:avc|LUT_INDEX[1] avconf:avc|Mux2~0 avconf:avc|Mux2~1 avconf:avc|Mux2~1clkctrl avconf:avc|LUT_DATA[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.687 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:avc|mI2C_CTRL_CLK {} avconf:avc|LUT_INDEX[1] {} avconf:avc|Mux2~0 {} avconf:avc|Mux2~1 {} avconf:avc|Mux2~1clkctrl {} avconf:avc|LUT_DATA[4] {} } { 0.000ns 0.000ns 1.388ns 0.477ns 0.000ns 0.448ns 1.679ns 1.374ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.323ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.824 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK~clkctrl avconf:avc|LUT_INDEX[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.824 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:avc|mI2C_CTRL_CLK {} avconf:avc|mI2C_CTRL_CLK~clkctrl {} avconf:avc|LUT_INDEX[0] {} } { 0.000ns 0.000ns 1.388ns 2.128ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.859 ns - Longest register register " "Info: - Longest register to register delay is 3.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns avconf:avc\|LUT_INDEX\[0\] 1 REG LCFF_X21_Y27_N9 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y27_N9; Fanout = 42; REG Node = 'avconf:avc\|LUT_INDEX\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { avconf:avc|LUT_INDEX[0] } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.420 ns) 1.217 ns avconf:avc\|Mux1~2 2 COMB LCCOMB_X19_Y27_N24 1 " "Info: 2: + IC(0.797 ns) + CELL(0.420 ns) = 1.217 ns; Loc. = LCCOMB_X19_Y27_N24; Fanout = 1; COMB Node = 'avconf:avc\|Mux1~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { avconf:avc|LUT_INDEX[0] avconf:avc|Mux1~2 } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.150 ns) 1.791 ns avconf:avc\|Mux1~3 3 COMB LCCOMB_X18_Y27_N28 1 " "Info: 3: + IC(0.424 ns) + CELL(0.150 ns) = 1.791 ns; Loc. = LCCOMB_X18_Y27_N28; Fanout = 1; COMB Node = 'avconf:avc\|Mux1~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { avconf:avc|Mux1~2 avconf:avc|Mux1~3 } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.416 ns) 2.464 ns avconf:avc\|Mux1~4 4 COMB LCCOMB_X18_Y27_N14 1 " "Info: 4: + IC(0.257 ns) + CELL(0.416 ns) = 2.464 ns; Loc. = LCCOMB_X18_Y27_N14; Fanout = 1; COMB Node = 'avconf:avc\|Mux1~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { avconf:avc|Mux1~3 avconf:avc|Mux1~4 } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.419 ns) 3.859 ns avconf:avc\|LUT_DATA\[4\] 5 REG LCCOMB_X20_Y28_N4 1 " "Info: 5: + IC(0.976 ns) + CELL(0.419 ns) = 3.859 ns; Loc. = LCCOMB_X20_Y28_N4; Fanout = 1; REG Node = 'avconf:avc\|LUT_DATA\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { avconf:avc|Mux1~4 avconf:avc|LUT_DATA[4] } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 36.41 % ) " "Info: Total cell delay = 1.405 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.454 ns ( 63.59 % ) " "Info: Total interconnect delay = 2.454 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.859 ns" { avconf:avc|LUT_INDEX[0] avconf:avc|Mux1~2 avconf:avc|Mux1~3 avconf:avc|Mux1~4 avconf:avc|LUT_DATA[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.859 ns" { avconf:avc|LUT_INDEX[0] {} avconf:avc|Mux1~2 {} avconf:avc|Mux1~3 {} avconf:avc|Mux1~4 {} avconf:avc|LUT_DATA[4] {} } { 0.000ns 0.797ns 0.424ns 0.257ns 0.976ns } { 0.000ns 0.420ns 0.150ns 0.416ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.687 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK avconf:avc|LUT_INDEX[1] avconf:avc|Mux2~0 avconf:avc|Mux2~1 avconf:avc|Mux2~1clkctrl avconf:avc|LUT_DATA[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.687 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:avc|mI2C_CTRL_CLK {} avconf:avc|LUT_INDEX[1] {} avconf:avc|Mux2~0 {} avconf:avc|Mux2~1 {} avconf:avc|Mux2~1clkctrl {} avconf:avc|LUT_DATA[4] {} } { 0.000ns 0.000ns 1.388ns 0.477ns 0.000ns 0.448ns 1.679ns 1.374ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.323ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.824 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK~clkctrl avconf:avc|LUT_INDEX[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.824 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:avc|mI2C_CTRL_CLK {} avconf:avc|mI2C_CTRL_CLK~clkctrl {} avconf:avc|LUT_INDEX[0] {} } { 0.000ns 0.000ns 1.388ns 2.128ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.859 ns" { avconf:avc|LUT_INDEX[0] avconf:avc|Mux1~2 avconf:avc|Mux1~3 avconf:avc|Mux1~4 avconf:avc|LUT_DATA[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.859 ns" { avconf:avc|LUT_INDEX[0] {} avconf:avc|Mux1~2 {} avconf:avc|Mux1~3 {} avconf:avc|Mux1~4 {} avconf:avc|LUT_DATA[4] {} } { 0.000ns 0.797ns 0.424ns 0.257ns 0.976ns } { 0.000ns 0.420ns 0.150ns 0.416ns 0.419ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_is_2_dff register Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_is_2_dff 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_is_2_dff\" and destination register \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_is_2_dff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_is_2_dff 1 REG LCFF_X31_Y16_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y16_N19; Fanout = 2; REG Node = 'Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_is_2_dff'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff } "NODE_NAME" } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/db/a_dpfifo_on31.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_will_be_2~2 2 COMB LCCOMB_X31_Y16_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 1; COMB Node = 'Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_will_be_2~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~2 } "NODE_NAME" } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/db/a_dpfifo_on31.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_is_2_dff 3 REG LCFF_X31_Y16_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X31_Y16_N19; Fanout = 2; REG Node = 'Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_is_2_dff'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~2 Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff } "NODE_NAME" } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/db/a_dpfifo_on31.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~2 Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff {} Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~2 {} Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.694 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 574 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 574; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_is_2_dff 3 REG LCFF_X31_Y16_N19 2 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X31_Y16_N19; Fanout = 2; REG Node = 'Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_is_2_dff'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLOCK_50~clkctrl Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff } "NODE_NAME" } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/db/a_dpfifo_on31.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.694 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 574 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 574; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_is_2_dff 3 REG LCFF_X31_Y16_N19 2 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X31_Y16_N19; Fanout = 2; REG Node = 'Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|usedw_is_2_dff'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLOCK_50~clkctrl Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff } "NODE_NAME" } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/db/a_dpfifo_on31.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/a_dpfifo_on31.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/db/a_dpfifo_on31.tdf" 52 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/a_dpfifo_on31.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/db/a_dpfifo_on31.tdf" 52 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~2 Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff {} Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_will_be_2~2 {} Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a0~porta_datain_reg26 SW\[1\] CLOCK_50 7.632 ns memory " "Info: tsu for memory \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a0~porta_datain_reg26\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_50\") is 7.632 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.320 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.467 ns) + CELL(0.275 ns) 3.741 ns Equal1~0 2 COMB LCCOMB_X25_Y10_N0 6 " "Info: 2: + IC(2.467 ns) + CELL(0.275 ns) = 3.741 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 6; COMB Node = 'Equal1~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { SW[1] Equal1~0 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.242 ns) 4.748 ns sound\[31\]~0 3 COMB LCCOMB_X25_Y13_N2 66 " "Info: 3: + IC(0.765 ns) + CELL(0.242 ns) = 4.748 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 66; COMB Node = 'sound\[31\]~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Equal1~0 sound[31]~0 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.414 ns) 5.633 ns left_channel_audio_out\[8\]~3 4 COMB LCCOMB_X25_Y13_N10 2 " "Info: 4: + IC(0.471 ns) + CELL(0.414 ns) = 5.633 ns; Loc. = LCCOMB_X25_Y13_N10; Fanout = 2; COMB Node = 'left_channel_audio_out\[8\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { sound[31]~0 left_channel_audio_out[8]~3 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.704 ns left_channel_audio_out\[9\]~5 5 COMB LCCOMB_X25_Y13_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 5.704 ns; Loc. = LCCOMB_X25_Y13_N12; Fanout = 2; COMB Node = 'left_channel_audio_out\[9\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[8]~3 left_channel_audio_out[9]~5 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.863 ns left_channel_audio_out\[10\]~7 6 COMB LCCOMB_X25_Y13_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 5.863 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 2; COMB Node = 'left_channel_audio_out\[10\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { left_channel_audio_out[9]~5 left_channel_audio_out[10]~7 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.934 ns left_channel_audio_out\[11\]~9 7 COMB LCCOMB_X25_Y13_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.934 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; COMB Node = 'left_channel_audio_out\[11\]~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[10]~7 left_channel_audio_out[11]~9 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.005 ns left_channel_audio_out\[12\]~11 8 COMB LCCOMB_X25_Y13_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.005 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 2; COMB Node = 'left_channel_audio_out\[12\]~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[11]~9 left_channel_audio_out[12]~11 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.076 ns left_channel_audio_out\[13\]~13 9 COMB LCCOMB_X25_Y13_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.076 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 2; COMB Node = 'left_channel_audio_out\[13\]~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[12]~11 left_channel_audio_out[13]~13 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.147 ns left_channel_audio_out\[14\]~15 10 COMB LCCOMB_X25_Y13_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.147 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 2; COMB Node = 'left_channel_audio_out\[14\]~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[13]~13 left_channel_audio_out[14]~15 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.218 ns left_channel_audio_out\[15\]~17 11 COMB LCCOMB_X25_Y13_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.218 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 2; COMB Node = 'left_channel_audio_out\[15\]~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[14]~15 left_channel_audio_out[15]~17 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.289 ns left_channel_audio_out\[16\]~19 12 COMB LCCOMB_X25_Y13_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.289 ns; Loc. = LCCOMB_X25_Y13_N26; Fanout = 2; COMB Node = 'left_channel_audio_out\[16\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[15]~17 left_channel_audio_out[16]~19 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.360 ns left_channel_audio_out\[17\]~21 13 COMB LCCOMB_X25_Y13_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.360 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 2; COMB Node = 'left_channel_audio_out\[17\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[16]~19 left_channel_audio_out[17]~21 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.506 ns left_channel_audio_out\[18\]~23 14 COMB LCCOMB_X25_Y13_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 6.506 ns; Loc. = LCCOMB_X25_Y13_N30; Fanout = 2; COMB Node = 'left_channel_audio_out\[18\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { left_channel_audio_out[17]~21 left_channel_audio_out[18]~23 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.577 ns left_channel_audio_out\[19\]~25 15 COMB LCCOMB_X25_Y12_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.577 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'left_channel_audio_out\[19\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[18]~23 left_channel_audio_out[19]~25 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.648 ns left_channel_audio_out\[20\]~27 16 COMB LCCOMB_X25_Y12_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.648 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 2; COMB Node = 'left_channel_audio_out\[20\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[19]~25 left_channel_audio_out[20]~27 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.719 ns left_channel_audio_out\[21\]~29 17 COMB LCCOMB_X25_Y12_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.719 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 2; COMB Node = 'left_channel_audio_out\[21\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[20]~27 left_channel_audio_out[21]~29 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.790 ns left_channel_audio_out\[22\]~31 18 COMB LCCOMB_X25_Y12_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 6.790 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 2; COMB Node = 'left_channel_audio_out\[22\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[21]~29 left_channel_audio_out[22]~31 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.861 ns left_channel_audio_out\[23\]~33 19 COMB LCCOMB_X25_Y12_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 6.861 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 2; COMB Node = 'left_channel_audio_out\[23\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[22]~31 left_channel_audio_out[23]~33 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.932 ns left_channel_audio_out\[24\]~35 20 COMB LCCOMB_X25_Y12_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 6.932 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 2; COMB Node = 'left_channel_audio_out\[24\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[23]~33 left_channel_audio_out[24]~35 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.003 ns left_channel_audio_out\[25\]~37 21 COMB LCCOMB_X25_Y12_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 7.003 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 2; COMB Node = 'left_channel_audio_out\[25\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { left_channel_audio_out[24]~35 left_channel_audio_out[25]~37 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.413 ns left_channel_audio_out\[26\]~38 22 COMB LCCOMB_X25_Y12_N14 1 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 7.413 ns; Loc. = LCCOMB_X25_Y12_N14; Fanout = 1; COMB Node = 'left_channel_audio_out\[26\]~38'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { left_channel_audio_out[25]~37 left_channel_audio_out[26]~38 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.106 ns) 10.320 ns Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a0~porta_datain_reg26 23 MEM M4K_X26_Y11 1 " "Info: 23: + IC(2.801 ns) + CELL(0.106 ns) = 10.320 ns; Loc. = M4K_X26_Y11; Fanout = 1; MEM Node = 'Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a0~porta_datain_reg26'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { left_channel_audio_out[26]~38 Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 } "NODE_NAME" } } { "db/altsyncram_rc81.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/db/altsyncram_rc81.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.816 ns ( 36.98 % ) " "Info: Total cell delay = 3.816 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.504 ns ( 63.02 % ) " "Info: Total interconnect delay = 6.504 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.320 ns" { SW[1] Equal1~0 sound[31]~0 left_channel_audio_out[8]~3 left_channel_audio_out[9]~5 left_channel_audio_out[10]~7 left_channel_audio_out[11]~9 left_channel_audio_out[12]~11 left_channel_audio_out[13]~13 left_channel_audio_out[14]~15 left_channel_audio_out[15]~17 left_channel_audio_out[16]~19 left_channel_audio_out[17]~21 left_channel_audio_out[18]~23 left_channel_audio_out[19]~25 left_channel_audio_out[20]~27 left_channel_audio_out[21]~29 left_channel_audio_out[22]~31 left_channel_audio_out[23]~33 left_channel_audio_out[24]~35 left_channel_audio_out[25]~37 left_channel_audio_out[26]~38 Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.320 ns" { SW[1] {} SW[1]~combout {} Equal1~0 {} sound[31]~0 {} left_channel_audio_out[8]~3 {} left_channel_audio_out[9]~5 {} left_channel_audio_out[10]~7 {} left_channel_audio_out[11]~9 {} left_channel_audio_out[12]~11 {} left_channel_audio_out[13]~13 {} left_channel_audio_out[14]~15 {} left_channel_audio_out[15]~17 {} left_channel_audio_out[16]~19 {} left_channel_audio_out[17]~21 {} left_channel_audio_out[18]~23 {} left_channel_audio_out[19]~25 {} left_channel_audio_out[20]~27 {} left_channel_audio_out[21]~29 {} left_channel_audio_out[22]~31 {} left_channel_audio_out[23]~33 {} left_channel_audio_out[24]~35 {} left_channel_audio_out[25]~37 {} left_channel_audio_out[26]~38 {} Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 {} } { 0.000ns 0.000ns 2.467ns 0.765ns 0.471ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.801ns } { 0.000ns 0.999ns 0.275ns 0.242ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/db/altsyncram_rc81.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.723 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination memory is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 574 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 574; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.660 ns) 2.723 ns Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a0~porta_datain_reg26 3 MEM M4K_X26_Y11 1 " "Info: 3: + IC(0.946 ns) + CELL(0.660 ns) = 2.723 ns; Loc. = M4K_X26_Y11; Fanout = 1; MEM Node = 'Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a0~porta_datain_reg26'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { CLOCK_50~clkctrl Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 } "NODE_NAME" } } { "db/altsyncram_rc81.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/db/altsyncram_rc81.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 60.93 % ) " "Info: Total cell delay = 1.659 ns ( 60.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 39.07 % ) " "Info: Total interconnect delay = 1.064 ns ( 39.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { CLOCK_50 CLOCK_50~clkctrl Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 {} } { 0.000ns 0.000ns 0.118ns 0.946ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.320 ns" { SW[1] Equal1~0 sound[31]~0 left_channel_audio_out[8]~3 left_channel_audio_out[9]~5 left_channel_audio_out[10]~7 left_channel_audio_out[11]~9 left_channel_audio_out[12]~11 left_channel_audio_out[13]~13 left_channel_audio_out[14]~15 left_channel_audio_out[15]~17 left_channel_audio_out[16]~19 left_channel_audio_out[17]~21 left_channel_audio_out[18]~23 left_channel_audio_out[19]~25 left_channel_audio_out[20]~27 left_channel_audio_out[21]~29 left_channel_audio_out[22]~31 left_channel_audio_out[23]~33 left_channel_audio_out[24]~35 left_channel_audio_out[25]~37 left_channel_audio_out[26]~38 Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.320 ns" { SW[1] {} SW[1]~combout {} Equal1~0 {} sound[31]~0 {} left_channel_audio_out[8]~3 {} left_channel_audio_out[9]~5 {} left_channel_audio_out[10]~7 {} left_channel_audio_out[11]~9 {} left_channel_audio_out[12]~11 {} left_channel_audio_out[13]~13 {} left_channel_audio_out[14]~15 {} left_channel_audio_out[15]~17 {} left_channel_audio_out[16]~19 {} left_channel_audio_out[17]~21 {} left_channel_audio_out[18]~23 {} left_channel_audio_out[19]~25 {} left_channel_audio_out[20]~27 {} left_channel_audio_out[21]~29 {} left_channel_audio_out[22]~31 {} left_channel_audio_out[23]~33 {} left_channel_audio_out[24]~35 {} left_channel_audio_out[25]~37 {} left_channel_audio_out[26]~38 {} Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 {} } { 0.000ns 0.000ns 2.467ns 0.765ns 0.471ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.801ns } { 0.000ns 0.999ns 0.275ns 0.242ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.106ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { CLOCK_50 CLOCK_50~clkctrl Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 {} } { 0.000ns 0.000ns 0.118ns 0.946ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 I2C_SCLK avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\] 15.019 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"I2C_SCLK\" through register \"avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\]\" is 15.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.827 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.787 ns) 3.174 ns avconf:avc\|mI2C_CTRL_CLK 2 REG LCFF_X22_Y26_N29 8 " "Info: 2: + IC(1.388 ns) + CELL(0.787 ns) = 3.174 ns; Loc. = LCFF_X22_Y26_N29; Fanout = 8; REG Node = 'avconf:avc\|mI2C_CTRL_CLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 5.302 ns avconf:avc\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G9 51 " "Info: 3: + IC(2.128 ns) + CELL(0.000 ns) = 5.302 ns; Loc. = CLKCTRL_G9; Fanout = 51; COMB Node = 'avconf:avc\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 6.827 ns avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\] 4 REG LCFF_X23_Y27_N27 19 " "Info: 4: + IC(0.988 ns) + CELL(0.537 ns) = 6.827 ns; Loc. = LCFF_X23_Y27_N27; Fanout = 19; REG Node = 'avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { avconf:avc|mI2C_CTRL_CLK~clkctrl avconf:avc|I2C_Controller:u0|SD_COUNTER[2] } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/I2C_Controller.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.03 % ) " "Info: Total cell delay = 2.323 ns ( 34.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.504 ns ( 65.97 % ) " "Info: Total interconnect delay = 4.504 ns ( 65.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.827 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK~clkctrl avconf:avc|I2C_Controller:u0|SD_COUNTER[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.827 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:avc|mI2C_CTRL_CLK {} avconf:avc|mI2C_CTRL_CLK~clkctrl {} avconf:avc|I2C_Controller:u0|SD_COUNTER[2] {} } { 0.000ns 0.000ns 1.388ns 2.128ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/I2C_Controller.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.942 ns + Longest register pin " "Info: + Longest register to pin delay is 7.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\] 1 REG LCFF_X23_Y27_N27 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y27_N27; Fanout = 19; REG Node = 'avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { avconf:avc|I2C_Controller:u0|SD_COUNTER[2] } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/I2C_Controller.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.438 ns) 1.218 ns avconf:avc\|I2C_Controller:u0\|I2C_SCLK~0 2 COMB LCCOMB_X22_Y27_N16 1 " "Info: 2: + IC(0.780 ns) + CELL(0.438 ns) = 1.218 ns; Loc. = LCCOMB_X22_Y27_N16; Fanout = 1; COMB Node = 'avconf:avc\|I2C_Controller:u0\|I2C_SCLK~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { avconf:avc|I2C_Controller:u0|SD_COUNTER[2] avconf:avc|I2C_Controller:u0|I2C_SCLK~0 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.438 ns) 2.123 ns avconf:avc\|I2C_Controller:u0\|I2C_SCLK~1 3 COMB LCCOMB_X22_Y26_N22 1 " "Info: 3: + IC(0.467 ns) + CELL(0.438 ns) = 2.123 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 1; COMB Node = 'avconf:avc\|I2C_Controller:u0\|I2C_SCLK~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { avconf:avc|I2C_Controller:u0|I2C_SCLK~0 avconf:avc|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.416 ns) 2.783 ns avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2 4 COMB LCCOMB_X22_Y26_N28 1 " "Info: 4: + IC(0.244 ns) + CELL(0.416 ns) = 2.783 ns; Loc. = LCCOMB_X22_Y26_N28; Fanout = 1; COMB Node = 'avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { avconf:avc|I2C_Controller:u0|I2C_SCLK~1 avconf:avc|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(2.808 ns) 7.942 ns I2C_SCLK 5 PIN PIN_A6 0 " "Info: 5: + IC(2.351 ns) + CELL(2.808 ns) = 7.942 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'I2C_SCLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.159 ns" { avconf:avc|I2C_Controller:u0|I2C_SCLK~2 I2C_SCLK } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 51.62 % ) " "Info: Total cell delay = 4.100 ns ( 51.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.842 ns ( 48.38 % ) " "Info: Total interconnect delay = 3.842 ns ( 48.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.942 ns" { avconf:avc|I2C_Controller:u0|SD_COUNTER[2] avconf:avc|I2C_Controller:u0|I2C_SCLK~0 avconf:avc|I2C_Controller:u0|I2C_SCLK~1 avconf:avc|I2C_Controller:u0|I2C_SCLK~2 I2C_SCLK } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.942 ns" { avconf:avc|I2C_Controller:u0|SD_COUNTER[2] {} avconf:avc|I2C_Controller:u0|I2C_SCLK~0 {} avconf:avc|I2C_Controller:u0|I2C_SCLK~1 {} avconf:avc|I2C_Controller:u0|I2C_SCLK~2 {} I2C_SCLK {} } { 0.000ns 0.780ns 0.467ns 0.244ns 2.351ns } { 0.000ns 0.438ns 0.438ns 0.416ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.827 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK~clkctrl avconf:avc|I2C_Controller:u0|SD_COUNTER[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.827 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:avc|mI2C_CTRL_CLK {} avconf:avc|mI2C_CTRL_CLK~clkctrl {} avconf:avc|I2C_Controller:u0|SD_COUNTER[2] {} } { 0.000ns 0.000ns 1.388ns 2.128ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.942 ns" { avconf:avc|I2C_Controller:u0|SD_COUNTER[2] avconf:avc|I2C_Controller:u0|I2C_SCLK~0 avconf:avc|I2C_Controller:u0|I2C_SCLK~1 avconf:avc|I2C_Controller:u0|I2C_SCLK~2 I2C_SCLK } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.942 ns" { avconf:avc|I2C_Controller:u0|SD_COUNTER[2] {} avconf:avc|I2C_Controller:u0|I2C_SCLK~0 {} avconf:avc|I2C_Controller:u0|I2C_SCLK~1 {} avconf:avc|I2C_Controller:u0|I2C_SCLK~2 {} I2C_SCLK {} } { 0.000ns 0.780ns 0.467ns 0.244ns 2.351ns } { 0.000ns 0.438ns 0.438ns 0.416ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "avconf:avc\|I2C_Controller:u0\|ACK3 I2C_SDAT CLOCK_50 -0.738 ns register " "Info: th for register \"avconf:avc\|I2C_Controller:u0\|ACK3\" (data pin = \"I2C_SDAT\", clock pin = \"CLOCK_50\") is -0.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.836 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.787 ns) 3.174 ns avconf:avc\|mI2C_CTRL_CLK 2 REG LCFF_X22_Y26_N29 8 " "Info: 2: + IC(1.388 ns) + CELL(0.787 ns) = 3.174 ns; Loc. = LCFF_X22_Y26_N29; Fanout = 8; REG Node = 'avconf:avc\|mI2C_CTRL_CLK'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 5.302 ns avconf:avc\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G9 51 " "Info: 3: + IC(2.128 ns) + CELL(0.000 ns) = 5.302 ns; Loc. = CLKCTRL_G9; Fanout = 51; COMB Node = 'avconf:avc\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/avconf.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 6.836 ns avconf:avc\|I2C_Controller:u0\|ACK3 4 REG LCFF_X23_Y26_N9 2 " "Info: 4: + IC(0.997 ns) + CELL(0.537 ns) = 6.836 ns; Loc. = LCFF_X23_Y26_N9; Fanout = 2; REG Node = 'avconf:avc\|I2C_Controller:u0\|ACK3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { avconf:avc|mI2C_CTRL_CLK~clkctrl avconf:avc|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.98 % ) " "Info: Total cell delay = 2.323 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.513 ns ( 66.02 % ) " "Info: Total interconnect delay = 4.513 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK~clkctrl avconf:avc|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:avc|mI2C_CTRL_CLK {} avconf:avc|mI2C_CTRL_CLK~clkctrl {} avconf:avc|I2C_Controller:u0|ACK3 {} } { 0.000ns 0.000ns 1.388ns 2.128ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.840 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_SDAT 1 PIN PIN_B6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B6; Fanout = 1; PIN Node = 'I2C_SDAT'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns I2C_SDAT~0 2 COMB IOC_X3_Y36_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X3_Y36_N1; Fanout = 3; COMB Node = 'I2C_SDAT~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { I2C_SDAT I2C_SDAT~0 } "NODE_NAME" } } { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/DE2_Audio_Example.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.753 ns) + CELL(0.438 ns) 7.051 ns avconf:avc\|I2C_Controller:u0\|ACK3~2 3 COMB LCCOMB_X23_Y26_N6 1 " "Info: 3: + IC(5.753 ns) + CELL(0.438 ns) = 7.051 ns; Loc. = LCCOMB_X23_Y26_N6; Fanout = 1; COMB Node = 'avconf:avc\|I2C_Controller:u0\|ACK3~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { I2C_SDAT~0 avconf:avc|I2C_Controller:u0|ACK3~2 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 7.756 ns avconf:avc\|I2C_Controller:u0\|ACK3~feeder 4 COMB LCCOMB_X23_Y26_N8 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 7.756 ns; Loc. = LCCOMB_X23_Y26_N8; Fanout = 1; COMB Node = 'avconf:avc\|I2C_Controller:u0\|ACK3~feeder'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { avconf:avc|I2C_Controller:u0|ACK3~2 avconf:avc|I2C_Controller:u0|ACK3~feeder } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.840 ns avconf:avc\|I2C_Controller:u0\|ACK3 5 REG LCFF_X23_Y26_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.840 ns; Loc. = LCFF_X23_Y26_N9; Fanout = 2; REG Node = 'avconf:avc\|I2C_Controller:u0\|ACK3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { avconf:avc|I2C_Controller:u0|ACK3~feeder avconf:avc|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo/avconf/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.820 ns ( 23.21 % ) " "Info: Total cell delay = 1.820 ns ( 23.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.020 ns ( 76.79 % ) " "Info: Total interconnect delay = 6.020 ns ( 76.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.840 ns" { I2C_SDAT I2C_SDAT~0 avconf:avc|I2C_Controller:u0|ACK3~2 avconf:avc|I2C_Controller:u0|ACK3~feeder avconf:avc|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.840 ns" { I2C_SDAT {} I2C_SDAT~0 {} avconf:avc|I2C_Controller:u0|ACK3~2 {} avconf:avc|I2C_Controller:u0|ACK3~feeder {} avconf:avc|I2C_Controller:u0|ACK3 {} } { 0.000ns 0.000ns 5.753ns 0.267ns 0.000ns } { 0.000ns 0.860ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { CLOCK_50 avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK~clkctrl avconf:avc|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { CLOCK_50 {} CLOCK_50~combout {} avconf:avc|mI2C_CTRL_CLK {} avconf:avc|mI2C_CTRL_CLK~clkctrl {} avconf:avc|I2C_Controller:u0|ACK3 {} } { 0.000ns 0.000ns 1.388ns 2.128ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.840 ns" { I2C_SDAT I2C_SDAT~0 avconf:avc|I2C_Controller:u0|ACK3~2 avconf:avc|I2C_Controller:u0|ACK3~feeder avconf:avc|I2C_Controller:u0|ACK3 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.840 ns" { I2C_SDAT {} I2C_SDAT~0 {} avconf:avc|I2C_Controller:u0|ACK3~2 {} avconf:avc|I2C_Controller:u0|ACK3~feeder {} avconf:avc|I2C_Controller:u0|ACK3 {} } { 0.000ns 0.000ns 5.753ns 0.267ns 0.000ns } { 0.000ns 0.860ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 00:35:48 2016 " "Info: Processing ended: Tue Nov 29 00:35:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
