Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto ee2a9eb60d0a4c87bf866307354037f4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipetop_behav xil_defaultlib.pipetop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.masterclock_clk_wiz
Compiling module xil_defaultlib.masterclock
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.iram
Compiling module xil_defaultlib.fetchcontrol
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.ififo
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.integeralu
Compiling module xil_defaultlib.branchalu
Compiling module xil_defaultlib.instructiondispatch
Compiling module xil_defaultlib.rv32soc
Compiling module xil_defaultlib.pipetop
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipetop_behav
