

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s'
================================================================
* Date:           Tue Jul  4 23:38:49 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.614 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68| 0.340 us | 0.340 us |   68|   68|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       66|       66|         4|          1|          1|    64|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.48ns)   --->   "%icmp_ln41 = icmp eq i7 %i_0, -64" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 17 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 21 [1/1] (2.18ns)   --->   "%empty_36 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V)" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 21 'read' 'empty_36' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 1> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16 } %empty_36, 0" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 22 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16 } %empty_36, 1" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 23 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16 } %empty_36, 2" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 24 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16 } %empty_36, 3" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 25 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i16 %tmp_data_0_V to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'trunc' 'trunc_ln718' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.36ns)   --->   "%icmp_ln718 = icmp ne i5 %trunc_ln718, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'icmp' 'icmp_ln718' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_0_V, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'partselect' 'p_Result_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.42ns)   --->   "%icmp_ln879 = icmp eq i6 %p_Result_s, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.42ns)   --->   "%icmp_ln768 = icmp eq i6 %p_Result_s, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 30 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i16 %tmp_data_1_V to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 31 'trunc' 'trunc_ln718_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln718_1 = icmp ne i5 %trunc_ln718_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'icmp' 'icmp_ln718_1' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_10_1 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_1_V, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'partselect' 'p_Result_10_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.42ns)   --->   "%icmp_ln879_1 = icmp eq i6 %p_Result_10_1, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln768_1 = icmp eq i6 %p_Result_10_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 35 'icmp' 'icmp_ln768_1' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i16 %tmp_data_2_V to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'trunc' 'trunc_ln718_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.36ns)   --->   "%icmp_ln718_2 = icmp ne i5 %trunc_ln718_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'icmp' 'icmp_ln718_2' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_10_2 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_2_V, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'partselect' 'p_Result_10_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.42ns)   --->   "%icmp_ln879_2 = icmp eq i6 %p_Result_10_2, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 39 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.42ns)   --->   "%icmp_ln768_2 = icmp eq i6 %p_Result_10_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 40 'icmp' 'icmp_ln768_2' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln718_3 = trunc i16 %tmp_data_3_V to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 41 'trunc' 'trunc_ln718_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.36ns)   --->   "%icmp_ln718_3 = icmp ne i5 %trunc_ln718_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 42 'icmp' 'icmp_ln718_3' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_10_3 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_3_V, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 43 'partselect' 'p_Result_10_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.42ns)   --->   "%icmp_ln879_3 = icmp eq i6 %p_Result_10_3, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 44 'icmp' 'icmp_ln879_3' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.42ns)   --->   "%icmp_ln768_3 = icmp eq i6 %p_Result_10_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 45 'icmp' 'icmp_ln768_3' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 46 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp sgt i16 %tmp_data_0_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 46 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_0_V, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 47 'partselect' 'trunc_ln' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_0_V, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 48 'bitselect' 'tmp_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_0_V, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 49 'bitselect' 'tmp_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %icmp_ln718, %tmp_46" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 50 'or' 'or_ln412' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_0_V, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 51 'bitselect' 'tmp_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln415 = and i1 %or_ln412, %tmp_48" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 52 'and' 'and_ln415' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln415 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'zext' 'zext_ln415' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415 = add i4 %zext_ln415, %trunc_ln" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 54 'add' 'add_ln415' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 55 'bitselect' 'tmp_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%xor_ln416 = xor i1 %tmp_49, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 56 'xor' 'xor_ln416' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%and_ln416 = and i1 %tmp_47, %xor_ln416" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 57 'and' 'and_ln416' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 58 'select' 'select_ln777' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_1)   --->   "%select_ln340 = select i1 %select_ln777, i4 %add_ln415, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 59 'select' 'select_ln340' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_0_V_1 = select i1 %icmp_ln1494, i4 %select_ln340, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 60 'select' 'tmp_data_0_V_1' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp sgt i16 %tmp_data_1_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 61 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%trunc_ln708_s = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_1_V, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 62 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_1_V, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 63 'bitselect' 'tmp_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_1_V, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 64 'bitselect' 'tmp_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%or_ln412_1 = or i1 %icmp_ln718_1, %tmp_50" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 65 'or' 'or_ln412_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_1_V, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 66 'bitselect' 'tmp_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln415_1 = and i1 %or_ln412_1, %tmp_52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 67 'and' 'and_ln415_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %and_ln415_1 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 68 'zext' 'zext_ln415_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415_1 = add i4 %zext_ln415_1, %trunc_ln708_s" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 69 'add' 'add_ln415_1' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415_1, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 70 'bitselect' 'tmp_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%xor_ln416_1 = xor i1 %tmp_53, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 71 'xor' 'xor_ln416_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%and_ln416_1 = and i1 %tmp_51, %xor_ln416_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 72 'and' 'and_ln416_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_1, i1 %icmp_ln768_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 73 'select' 'select_ln777_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_1)   --->   "%select_ln340_1 = select i1 %select_ln777_1, i4 %add_ln415_1, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 74 'select' 'select_ln340_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_1_V_1 = select i1 %icmp_ln1494_1, i4 %select_ln340_1, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 75 'select' 'tmp_data_1_V_1' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (2.42ns)   --->   "%icmp_ln1494_2 = icmp sgt i16 %tmp_data_2_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 76 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%trunc_ln708_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_2_V, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 77 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_2_V, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 78 'bitselect' 'tmp_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_2_V, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 79 'bitselect' 'tmp_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%or_ln412_2 = or i1 %icmp_ln718_2, %tmp_54" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 80 'or' 'or_ln412_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_2_V, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 81 'bitselect' 'tmp_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln415_2 = and i1 %or_ln412_2, %tmp_56" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 82 'and' 'and_ln415_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_2 = zext i1 %and_ln415_2 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 83 'zext' 'zext_ln415_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415_2 = add i4 %zext_ln415_2, %trunc_ln708_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 84 'add' 'add_ln415_2' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415_2, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 85 'bitselect' 'tmp_57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%xor_ln416_2 = xor i1 %tmp_57, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 86 'xor' 'xor_ln416_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%and_ln416_2 = and i1 %tmp_55, %xor_ln416_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 87 'and' 'and_ln416_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_2, i1 %icmp_ln768_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 88 'select' 'select_ln777_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_1)   --->   "%select_ln340_2 = select i1 %select_ln777_2, i4 %add_ln415_2, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 89 'select' 'select_ln340_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_2_V_1 = select i1 %icmp_ln1494_2, i4 %select_ln340_2, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 90 'select' 'tmp_data_2_V_1' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.42ns)   --->   "%icmp_ln1494_3 = icmp sgt i16 %tmp_data_3_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 91 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%trunc_ln708_2 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_3_V, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 92 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_3_V, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 93 'bitselect' 'tmp_58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_3_V, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 94 'bitselect' 'tmp_59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%or_ln412_3 = or i1 %icmp_ln718_3, %tmp_58" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 95 'or' 'or_ln412_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_3_V, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 96 'bitselect' 'tmp_60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%and_ln415_3 = and i1 %or_ln412_3, %tmp_60" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 97 'and' 'and_ln415_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln415_3 = zext i1 %and_ln415_3 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 98 'zext' 'zext_ln415_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415_3 = add i4 %zext_ln415_3, %trunc_ln708_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 99 'add' 'add_ln415_3' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415_3, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 100 'bitselect' 'tmp_61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%xor_ln416_3 = xor i1 %tmp_61, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 101 'xor' 'xor_ln416_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%and_ln416_3 = and i1 %tmp_59, %xor_ln416_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 102 'and' 'and_ln416_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_3, i1 %icmp_ln768_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 103 'select' 'select_ln777_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_1)   --->   "%select_ln340_3 = select i1 %select_ln777_3, i4 %add_ln415_3, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 104 'select' 'select_ln340_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_3_V_1 = select i1 %icmp_ln1494_3, i4 %select_ln340_3, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 105 'select' 'tmp_data_3_V_1' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str53) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str53)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 107 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 108 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4 %tmp_data_0_V_1, i4 %tmp_data_1_V_1, i4 %tmp_data_2_V_1, i4 %tmp_data_3_V_1)" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 109 'write' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 1> <FIFO>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str53, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:58]   --->   Operation 110 'specregionend' 'empty_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 111 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [19]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [19]  (0 ns)
	'add' operation ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [22]  (1.87 ns)

 <State 3>: 3.61ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:44) [28]  (2.19 ns)
	'icmp' operation ('icmp_ln879', firmware/nnet_utils/nnet_activation_stream.h:52) [48]  (1.43 ns)

 <State 4>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494', firmware/nnet_utils/nnet_activation_stream.h:51) [33]  (2.43 ns)
	'select' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_activation_stream.h:51) [52]  (1.02 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:57) [113]  (2.19 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
