Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 28 16:37:30 2019
| Host         : MXGUA05NBC18560 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file echo_control_sets_placed.rpt
| Design       : echo
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            3 |
|     10 |            1 |
|     12 |            2 |
|     14 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           11 |
| Yes          | No                    | No                     |              34 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | RX0/baudgen0/E[0]               | RX0/clear                          |                1 |              8 |
|  clk_IBUF_BUFG | RX0/FSM_onehot_state[3]_i_2_n_0 | RX0/baudgen0/SR[0]                 |                1 |              8 |
|  clk_IBUF_BUFG | TX0/BAUD0/E[0]                  | TX0/bitc[3]_i_1__0_n_0             |                1 |              8 |
|  clk_IBUF_BUFG |                                 |                                    |                3 |             10 |
|  clk_IBUF_BUFG |                                 | RX0/baudgen0/divcounter[9]_i_1_n_0 |                2 |             12 |
|  clk_IBUF_BUFG |                                 | TX0/BAUD0/divcounter[9]_i_1__0_n_0 |                2 |             12 |
|  clk_IBUF_BUFG | TX0/BAUD0/shifter1_in[0]        | RX0/baudgen0/SR[0]                 |                2 |             14 |
|  clk_IBUF_BUFG | RX0/load                        | RX0/baudgen0/SR[0]                 |                1 |             16 |
|  clk_IBUF_BUFG | RX0/E[0]                        |                                    |                1 |             16 |
|  clk_IBUF_BUFG | RX0/baudgen0/E[0]               |                                    |                2 |             18 |
|  clk_IBUF_BUFG |                                 | RX0/baudgen0/SR[0]                 |                7 |             28 |
+----------------+---------------------------------+------------------------------------+------------------+----------------+


