m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dH:/FPGA/low_trans_test/simulation/modelsim
vlvds_ip_auto_align
Z1 !s110 1691648934
!i10b 1
!s100 `jDW@0Z4k[OmnW7?Ge3Wl0
I;B?36;`<X1aSjRk]m<FTm1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1691648845
8low_trans_test.vo
Flow_trans_test.vo
L0 31
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1691648934.000000
!s107 low_trans_test.vo|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|low_trans_test.vo|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+.
Z6 tCvgOpt 0
vlvds_ip_test_vlg_tst
R1
!i10b 1
!s100 Ao]bX?_EHBhi4fjJa^lna1
ITjf@cRHRfN27LjGRWbDHY0
R2
R0
w1691648768
8H:/FPGA/low_trans_test/simulation/modelsim/lvds_ip_test_vlg_tst.v
FH:/FPGA/low_trans_test/simulation/modelsim/lvds_ip_test_vlg_tst.v
L0 28
R3
r1
!s85 0
31
R4
!s107 H:/FPGA/low_trans_test/simulation/modelsim/lvds_ip_test_vlg_tst.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/FPGA/low_trans_test/simulation/modelsim|H:/FPGA/low_trans_test/simulation/modelsim/lvds_ip_test_vlg_tst.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+H:/FPGA/low_trans_test/simulation/modelsim
R6
