library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity ProgramCounter is
    port (
        clk     : in std_logic;
        PC_ld   : in std_logic;
        PC_clr  : in std_logic;
        PC_inc  : in std_logic;
        PC_set : in std_logic_vector(15 DOWNTO 0);
        PC_out  	: out std_logic_vector(15 downto 0)
		  
    );
end entity ProgramCounter;

architecture behav of ProgramCounter is
    signal PC_reg : std_logic_vector(15 downto 0) := (others => '0');
begin
    process (clk, PC_clr)
    begin
        if (PC_clr = '1') then
             PC_reg <=(others => '0') ;
	elsif rising_edge(clk) then
            if (PC_ld = '1') then
		 PC_reg <= PC_set;
            elsif (PC_inc = '1') then
                PC_reg <= PC_reg + 1;
            end if;
        end if;
    end process;

    PC_out <= PC_reg;
end architecture behav;