begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* This file defines the interface between the m32c simulator and gdb.    Copyright (C) 2005, 2007 Free Software Foundation, Inc.  This file is part of GDB.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|SIM_M32C_H
end_ifndef

begin_define
define|#
directive|define
name|SIM_M32C_H
end_define

begin_enum
enum|enum
name|m32c_sim_reg
block|{
name|m32c_sim_reg_r0_bank0
block|,
name|m32c_sim_reg_r1_bank0
block|,
name|m32c_sim_reg_r2_bank0
block|,
name|m32c_sim_reg_r3_bank0
block|,
name|m32c_sim_reg_a0_bank0
block|,
name|m32c_sim_reg_a1_bank0
block|,
name|m32c_sim_reg_fb_bank0
block|,
name|m32c_sim_reg_sb_bank0
block|,
name|m32c_sim_reg_r0_bank1
block|,
name|m32c_sim_reg_r1_bank1
block|,
name|m32c_sim_reg_r2_bank1
block|,
name|m32c_sim_reg_r3_bank1
block|,
name|m32c_sim_reg_a0_bank1
block|,
name|m32c_sim_reg_a1_bank1
block|,
name|m32c_sim_reg_fb_bank1
block|,
name|m32c_sim_reg_sb_bank1
block|,
name|m32c_sim_reg_usp
block|,
name|m32c_sim_reg_isp
block|,
name|m32c_sim_reg_pc
block|,
name|m32c_sim_reg_intb
block|,
name|m32c_sim_reg_flg
block|,
name|m32c_sim_reg_svf
block|,
name|m32c_sim_reg_svp
block|,
name|m32c_sim_reg_vct
block|,
name|m32c_sim_reg_dmd0
block|,
name|m32c_sim_reg_dmd1
block|,
name|m32c_sim_reg_dct0
block|,
name|m32c_sim_reg_dct1
block|,
name|m32c_sim_reg_drc0
block|,
name|m32c_sim_reg_drc1
block|,
name|m32c_sim_reg_dma0
block|,
name|m32c_sim_reg_dma1
block|,
name|m32c_sim_reg_dsa0
block|,
name|m32c_sim_reg_dsa1
block|,
name|m32c_sim_reg_dra0
block|,
name|m32c_sim_reg_dra1
block|,
name|m32c_sim_reg_num_regs
block|}
enum|;
end_enum

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* SIM_M32C_H */
end_comment

end_unit

