// Seed: 1304447142
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_0 (
    output wor id_0,
    output wire id_1,
    input tri1 id_2,
    input wand id_3,
    output uwire id_4,
    input tri0 id_5,
    input supply0 module_1,
    input tri0 id_7
);
  wire id_9;
  assign id_0 = id_5;
  wire id_10, id_11;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  wire id_12;
  xnor primCall (id_4, id_10, id_7, id_11, id_5, id_9, id_3, id_2);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_19 = 1;
  module_0 modCall_1 (
      id_4,
      id_19
  );
  assign id_12 = id_3;
  wire id_20;
endmodule
