Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec 19 13:35:37 2024
| Host         : Saraa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.044        0.000                      0                  668        0.044        0.000                      0                  668        4.020        0.000                       0                   296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.044        0.000                      0                  668        0.044        0.000                      0                  668        4.020        0.000                       0                   296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.952ns (21.317%)  route 3.514ns (78.683%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.719     5.322    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.738     6.515    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.417     7.057    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.560     7.741    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.865 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.752     8.617    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          1.047     9.788    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.597    15.020    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.952ns (21.317%)  route 3.514ns (78.683%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.719     5.322    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.738     6.515    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.417     7.057    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.560     7.741    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.865 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.752     8.617    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          1.047     9.788    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.597    15.020    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[5]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[5]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.952ns (21.317%)  route 3.514ns (78.683%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.719     5.322    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.738     6.515    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.417     7.057    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.560     7.741    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.865 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.752     8.617    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          1.047     9.788    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.597    15.020    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.952ns (21.317%)  route 3.514ns (78.683%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.719     5.322    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.738     6.515    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.417     7.057    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.560     7.741    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.865 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.752     8.617    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          1.047     9.788    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.597    15.020    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.952ns (22.044%)  route 3.367ns (77.956%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.719     5.322    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.738     6.515    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.417     7.057    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.560     7.741    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.865 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.752     8.617    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.900     9.640    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.598    15.021    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[10]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    14.832    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[10]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.952ns (22.044%)  route 3.367ns (77.956%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.719     5.322    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.738     6.515    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.417     7.057    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.560     7.741    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.865 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.752     8.617    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.900     9.640    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.598    15.021    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[11]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    14.832    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[11]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.952ns (22.044%)  route 3.367ns (77.956%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.719     5.322    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.738     6.515    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.417     7.057    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.560     7.741    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.865 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.752     8.617    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.900     9.640    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.598    15.021    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    14.832    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.952ns (22.044%)  route 3.367ns (77.956%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.719     5.322    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.738     6.515    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.417     7.057    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.560     7.741    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.865 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.752     8.617    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.900     9.640    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.598    15.021    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[9]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    14.832    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[9]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.952ns (22.028%)  route 3.370ns (77.972%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.719     5.322    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.738     6.515    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.417     7.057    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.560     7.741    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.865 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.752     8.617    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.903     9.644    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.598    15.021    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    14.857    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[12]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.952ns (22.028%)  route 3.370ns (77.972%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.719     5.322    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.738     6.515    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[14]
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12/O
                         net (fo=1, routed)           0.417     7.057    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_12_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.560     7.741    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.865 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.752     8.617    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.741 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.903     9.644    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.598    15.021    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[13]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    14.857    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[13]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  5.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.233%)  route 0.238ns (62.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.599     1.518    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/Q
                         net (fo=2, routed)           0.238     1.897    Accelerometer/ADXL_Control/SPI_Interface/MISO_REG[0]
    SLICE_X3Y96          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.877     2.042    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[0]/C
                         clock pessimism             -0.245     1.796    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.057     1.853    Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.423%)  route 0.246ns (63.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.576     1.495    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[6]/Q
                         net (fo=2, routed)           0.246     1.882    Accelerometer/ADXL_Control/SPI_Interface/MISO_REG[6]
    SLICE_X9Y100         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.841     2.006    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[6]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.071     1.831    Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.903%)  route 0.237ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.570     1.489    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[15]/Q
                         net (fo=2, routed)           0.237     1.890    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[15]
    SLICE_X15Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.847     2.012    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X15Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.046     1.812    Accelerometer/ADXL_Control/ACCEL_Z_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.700%)  route 0.295ns (64.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.570     1.489    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[13]/Q
                         net (fo=2, routed)           0.295     1.949    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[13]
    SLICE_X13Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.847     2.012    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[9]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.070     1.836    Accelerometer/ADXL_Control/ACCEL_Z_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.424%)  route 0.258ns (63.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.570     1.489    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  Accelerometer/ADXL_Control/Data_Reg_reg[2][6]/Q
                         net (fo=3, routed)           0.258     1.896    Accelerometer/ADXL_Control/Data_Reg_reg[2][6]
    SLICE_X13Y98         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.847     2.012    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[3][6]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.016     1.782    Accelerometer/ADXL_Control/Data_Reg_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.385%)  route 0.259ns (63.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.570     1.489    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  Accelerometer/ADXL_Control/Data_Reg_reg[2][5]/Q
                         net (fo=3, routed)           0.259     1.896    Accelerometer/ADXL_Control/Data_Reg_reg[2][5]
    SLICE_X13Y98         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.847     2.012    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[3][5]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.013     1.779    Accelerometer/ADXL_Control/Data_Reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.576     1.495    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[11]/Q
                         net (fo=2, routed)           0.149     1.809    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[11]
    SLICE_X14Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM[8]_i_2/O
                         net (fo=1, routed)           0.000     1.854    Accelerometer/ADXL_Control/ACCEL_Z_SUM[8]_i_2_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.963 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.016 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[12]_i_1_n_7
    SLICE_X14Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.841     2.006    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.874%)  route 0.306ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.570     1.489    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[14]/Q
                         net (fo=2, routed)           0.306     1.960    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[14]
    SLICE_X13Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.847     2.012    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X13Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[10]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.070     1.836    Accelerometer/ADXL_Control/ACCEL_Z_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.575     1.494    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[7]/Q
                         net (fo=1, routed)           0.087     1.722    Accelerometer/ADXL_Control/Dout[7]
    SLICE_X8Y96          FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.846     2.011    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[0][7]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.085     1.592    Accelerometer/ADXL_Control/Data_Reg_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.293ns (53.878%)  route 0.251ns (46.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.570     1.489    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  Accelerometer/ADXL_Control/Data_Reg_reg[2][2]/Q
                         net (fo=3, routed)           0.251     1.904    Accelerometer/ADXL_Control/Data_Reg_reg[2][2]
    SLICE_X14Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.033 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.033    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[8]_i_1_n_4
    SLICE_X14Y99         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.847     2.012    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[11]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.134     1.900    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYSCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X13Y83    Accelerometer/RESET_INT_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y83    Accelerometer/cnt_acc_reset_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y83    Accelerometer/cnt_acc_reset_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y84    Accelerometer/cnt_acc_reset_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y84    Accelerometer/cnt_acc_reset_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y83    Accelerometer/cnt_acc_reset_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y83    Accelerometer/cnt_acc_reset_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y83    Accelerometer/cnt_acc_reset_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y83    Accelerometer/cnt_acc_reset_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y100    Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        132.954ns  (logic 54.836ns (41.245%)  route 78.118ns (58.755%))
  Logic Levels:           174  (CARRY4=125 DSP48E1=1 LUT1=10 LUT2=8 LUT3=12 LUT4=5 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X15Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/Q
                         net (fo=44, routed)          2.451     8.157    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  <hidden>
                         net (fo=1, routed)           0.000     8.281    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.679 r  <hidden>
                         net (fo=1, routed)           0.000     8.679    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  <hidden>
                         net (fo=1, routed)           0.000     8.793    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  <hidden>
                         net (fo=1, routed)           0.000     8.907    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  <hidden>
                         net (fo=1, routed)           0.000     9.021    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.243 r  <hidden>
                         net (fo=57, routed)          1.302    10.544    <hidden>
    SLICE_X13Y86         LUT4 (Prop_lut4_I2_O)        0.327    10.871 r  <hidden>
                         net (fo=1, routed)           1.074    11.945    <hidden>
    SLICE_X32Y86         LUT2 (Prop_lut2_I1_O)        0.326    12.271 r  <hidden>
                         net (fo=1, routed)           0.000    12.271    <hidden>
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.672 r  <hidden>
                         net (fo=1, routed)           0.000    12.672    <hidden>
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.786 r  <hidden>
                         net (fo=1, routed)           0.000    12.786    <hidden>
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.900 r  <hidden>
                         net (fo=1, routed)           0.000    12.900    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.213 f  <hidden>
                         net (fo=51, routed)          1.885    15.099    <hidden>
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.334    15.433 r  <hidden>
                         net (fo=1, routed)           0.635    16.067    <hidden>
    SLICE_X28Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.849 r  <hidden>
                         net (fo=1, routed)           0.000    16.849    <hidden>
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  <hidden>
                         net (fo=1, routed)           0.000    16.963    <hidden>
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  <hidden>
                         net (fo=1, routed)           0.000    17.077    <hidden>
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  <hidden>
                         net (fo=1, routed)           0.000    17.191    <hidden>
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.504 r  <hidden>
                         net (fo=59, routed)          1.932    19.436    <hidden>
    SLICE_X29Y82         LUT3 (Prop_lut3_I1_O)        0.306    19.742 r  <hidden>
                         net (fo=1, routed)           0.000    19.742    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.274 r  <hidden>
                         net (fo=1, routed)           0.000    20.274    <hidden>
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.388 r  <hidden>
                         net (fo=1, routed)           0.000    20.388    <hidden>
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.701 r  <hidden>
                         net (fo=58, routed)          1.747    22.448    <hidden>
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.306    22.754 r  <hidden>
                         net (fo=1, routed)           0.000    22.754    <hidden>
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.287 r  <hidden>
                         net (fo=1, routed)           0.000    23.287    <hidden>
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.404 r  <hidden>
                         net (fo=1, routed)           0.000    23.404    <hidden>
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.521 r  <hidden>
                         net (fo=1, routed)           0.000    23.521    <hidden>
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.638 r  <hidden>
                         net (fo=1, routed)           0.000    23.638    <hidden>
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.953 r  <hidden>
                         net (fo=57, routed)          2.014    25.966    <hidden>
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.307    26.273 r  <hidden>
                         net (fo=1, routed)           0.000    26.273    <hidden>
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  <hidden>
                         net (fo=1, routed)           0.000    26.823    <hidden>
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  <hidden>
                         net (fo=1, routed)           0.000    26.937    <hidden>
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.051 r  <hidden>
                         net (fo=1, routed)           0.000    27.051    <hidden>
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.165 r  <hidden>
                         net (fo=1, routed)           0.000    27.165    <hidden>
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.478 f  <hidden>
                         net (fo=56, routed)          1.489    28.967    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.306    29.273 r  <hidden>
                         net (fo=1, routed)           0.526    29.799    <hidden>
    SLICE_X34Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.394 r  <hidden>
                         net (fo=1, routed)           0.000    30.394    <hidden>
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.511 r  <hidden>
                         net (fo=1, routed)           0.000    30.511    <hidden>
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.628 r  <hidden>
                         net (fo=1, routed)           0.000    30.628    <hidden>
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.745 r  <hidden>
                         net (fo=1, routed)           0.000    30.745    <hidden>
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.060 f  <hidden>
                         net (fo=55, routed)          1.750    32.809    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.307    33.116 r  <hidden>
                         net (fo=1, routed)           0.554    33.670    <hidden>
    SLICE_X36Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.250 r  <hidden>
                         net (fo=1, routed)           0.000    34.250    <hidden>
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  <hidden>
                         net (fo=1, routed)           0.000    34.364    <hidden>
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  <hidden>
                         net (fo=1, routed)           0.000    34.478    <hidden>
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  <hidden>
                         net (fo=1, routed)           0.000    34.592    <hidden>
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.905 f  <hidden>
                         net (fo=54, routed)          0.938    35.843    <hidden>
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.306    36.149 r  <hidden>
                         net (fo=1, routed)           0.330    36.479    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.074 r  <hidden>
                         net (fo=1, routed)           0.000    37.074    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.191 r  <hidden>
                         net (fo=1, routed)           0.000    37.191    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.308 r  <hidden>
                         net (fo=1, routed)           0.000    37.308    <hidden>
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  <hidden>
                         net (fo=1, routed)           0.000    37.425    <hidden>
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.740 f  <hidden>
                         net (fo=53, routed)          1.427    39.167    <hidden>
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.307    39.474 r  <hidden>
                         net (fo=1, routed)           0.189    39.664    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.259 r  <hidden>
                         net (fo=1, routed)           0.000    40.259    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  <hidden>
                         net (fo=1, routed)           0.000    40.376    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  <hidden>
                         net (fo=1, routed)           0.000    40.493    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  <hidden>
                         net (fo=1, routed)           0.000    40.610    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.925 r  <hidden>
                         net (fo=52, routed)          1.342    42.267    <hidden>
    SLICE_X40Y81         LUT3 (Prop_lut3_I1_O)        0.307    42.574 r  <hidden>
                         net (fo=1, routed)           0.000    42.574    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.106 r  <hidden>
                         net (fo=1, routed)           0.000    43.106    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.220 r  <hidden>
                         net (fo=1, routed)           0.000    43.220    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.334 r  <hidden>
                         net (fo=1, routed)           0.000    43.334    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.448 r  <hidden>
                         net (fo=1, routed)           0.000    43.448    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.761 f  <hidden>
                         net (fo=51, routed)          1.447    45.208    <hidden>
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.306    45.514 r  <hidden>
                         net (fo=1, routed)           0.338    45.852    <hidden>
    SLICE_X41Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.432 r  <hidden>
                         net (fo=1, routed)           0.000    46.432    <hidden>
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.546 r  <hidden>
                         net (fo=1, routed)           0.000    46.546    <hidden>
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.660 r  <hidden>
                         net (fo=1, routed)           0.000    46.660    <hidden>
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.774 r  <hidden>
                         net (fo=1, routed)           0.000    46.774    <hidden>
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.087 f  <hidden>
                         net (fo=50, routed)          1.596    48.683    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    48.989 r  <hidden>
                         net (fo=1, routed)           0.189    49.178    <hidden>
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.773 r  <hidden>
                         net (fo=1, routed)           0.000    49.773    <hidden>
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  <hidden>
                         net (fo=1, routed)           0.000    49.890    <hidden>
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  <hidden>
                         net (fo=1, routed)           0.000    50.007    <hidden>
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  <hidden>
                         net (fo=1, routed)           0.000    50.124    <hidden>
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    50.439 f  <hidden>
                         net (fo=49, routed)          1.128    51.567    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.307    51.874 r  <hidden>
                         net (fo=1, routed)           0.517    52.391    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.971 r  <hidden>
                         net (fo=1, routed)           0.000    52.971    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.085 r  <hidden>
                         net (fo=1, routed)           0.000    53.085    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.199 r  <hidden>
                         net (fo=1, routed)           0.000    53.199    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.313 r  <hidden>
                         net (fo=1, routed)           0.000    53.313    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.626 f  <hidden>
                         net (fo=41, routed)          1.380    55.006    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    55.312 r  <hidden>
                         net (fo=1, routed)           0.513    55.826    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.406 r  <hidden>
                         net (fo=1, routed)           0.000    56.406    <hidden>
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.520 r  <hidden>
                         net (fo=1, routed)           0.000    56.520    <hidden>
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.634 r  <hidden>
                         net (fo=1, routed)           0.000    56.634    <hidden>
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.748 r  <hidden>
                         net (fo=1, routed)           0.000    56.748    <hidden>
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.061 r  <hidden>
                         net (fo=21, routed)          2.080    59.141    <hidden>
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.306    59.447 r  <hidden>
                         net (fo=1, routed)           0.000    59.447    <hidden>
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.848 r  <hidden>
                         net (fo=1, routed)           0.009    59.857    <hidden>
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.971 r  <hidden>
                         net (fo=1, routed)           0.000    59.971    <hidden>
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.085 r  <hidden>
                         net (fo=1, routed)           0.000    60.085    <hidden>
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.199 r  <hidden>
                         net (fo=1, routed)           0.000    60.199    <hidden>
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.512 r  <hidden>
                         net (fo=2, routed)           0.686    61.198    <hidden>
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.306    61.504 r  <hidden>
                         net (fo=21, routed)          1.411    62.914    <hidden>
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    63.038 r  <hidden>
                         net (fo=1, routed)           0.000    63.038    <hidden>
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.588 r  <hidden>
                         net (fo=1, routed)           0.009    63.597    <hidden>
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.711 r  <hidden>
                         net (fo=1, routed)           0.000    63.711    <hidden>
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  <hidden>
                         net (fo=1, routed)           0.000    63.825    <hidden>
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  <hidden>
                         net (fo=1, routed)           0.000    63.939    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.252 r  <hidden>
                         net (fo=2, routed)           0.988    65.240    <hidden>
    SLICE_X49Y76         LUT2 (Prop_lut2_I1_O)        0.306    65.546 r  <hidden>
                         net (fo=1, routed)           0.195    65.741    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.321 r  <hidden>
                         net (fo=1, routed)           0.000    66.321    <hidden>
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.435 r  <hidden>
                         net (fo=1, routed)           0.000    66.435    <hidden>
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.549 r  <hidden>
                         net (fo=1, routed)           0.000    66.549    <hidden>
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.663 r  <hidden>
                         net (fo=1, routed)           0.000    66.663    <hidden>
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.976 r  <hidden>
                         net (fo=17, routed)          1.418    68.394    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.023    72.417 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           0.911    73.328    converter_x/GRADOS_INT3_n_105
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    73.452 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.189    73.641    converter_x/i__carry_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    74.236 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.236    converter_x/_inferred__1/i__carry_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.353 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.353    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.470 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.470    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    74.689 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=89, routed)          3.954    78.644    converter_x/O[0]
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.295    78.939 r  converter_x/SEGMENTS_OBUF[7]_inst_i_265/O
                         net (fo=2, routed)           0.923    79.862    converter_x/SEGMENTS_OBUF[7]_inst_i_265_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    80.442 r  converter_x/SEGMENTS_OBUF[7]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.442    converter_x/SEGMENTS_OBUF[7]_inst_i_160_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.776 f  converter_x/SEGMENTS_OBUF[7]_inst_i_675/O[1]
                         net (fo=2, routed)           1.292    82.068    converter_x/GRADOS_INT1[6]
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.303    82.371 r  converter_x/SEGMENTS_OBUF[7]_inst_i_5061/O
                         net (fo=1, routed)           0.000    82.371    converter_x/SEGMENTS_OBUF[7]_inst_i_5061_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.921 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3867/CO[3]
                         net (fo=1, routed)           0.000    82.921    converter_x/SEGMENTS_OBUF[7]_inst_i_3867_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.035 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3160/CO[3]
                         net (fo=1, routed)           0.000    83.035    converter_x/SEGMENTS_OBUF[7]_inst_i_3160_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.369 r  converter_x/SEGMENTS_OBUF[7]_inst_i_2768/O[1]
                         net (fo=5, routed)           1.001    84.370    converter_x/split_x/centenas6[14]
    SLICE_X34Y90         LUT4 (Prop_lut4_I0_O)        0.303    84.673 r  converter_x/SEGMENTS_OBUF[7]_inst_i_1788/O
                         net (fo=92, routed)          3.644    88.316    split_x/SEGMENTS_OBUF[7]_inst_i_5100_0[13]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.153    88.469 r  split_x/SEGMENTS_OBUF[7]_inst_i_1255/O
                         net (fo=6, routed)           1.409    89.878    split_x/GRADOS_INT3_3[1]
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.331    90.209 r  split_x/SEGMENTS_OBUF[7]_inst_i_4027/O
                         net (fo=1, routed)           0.000    90.209    split_x/SEGMENTS_OBUF[7]_inst_i_4027_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.759 r  split_x/SEGMENTS_OBUF[7]_inst_i_2788/CO[3]
                         net (fo=1, routed)           0.000    90.759    split_x/SEGMENTS_OBUF[7]_inst_i_2788_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  split_x/SEGMENTS_OBUF[7]_inst_i_1429/CO[3]
                         net (fo=1, routed)           0.000    90.873    split_x/SEGMENTS_OBUF[7]_inst_i_1429_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  split_x/SEGMENTS_OBUF[7]_inst_i_2815/CO[3]
                         net (fo=1, routed)           0.000    90.987    split_x/SEGMENTS_OBUF[7]_inst_i_2815_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  split_x/SEGMENTS_OBUF[7]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000    91.101    split_x/SEGMENTS_OBUF[7]_inst_i_2816_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.215 r  split_x/SEGMENTS_OBUF[7]_inst_i_3992/CO[3]
                         net (fo=1, routed)           0.000    91.215    split_x/SEGMENTS_OBUF[7]_inst_i_3992_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.486 f  split_x/SEGMENTS_OBUF[7]_inst_i_3970/CO[0]
                         net (fo=40, routed)          1.713    93.199    split_x/SEGMENTS_OBUF[7]_inst_i_3992_0[0]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.401    93.600 r  split_x/SEGMENTS_OBUF[7]_inst_i_5131/O
                         net (fo=2, routed)           1.145    94.745    split_x/SEGMENTS_OBUF[7]_inst_i_5131_n_0
    SLICE_X47Y94         LUT4 (Prop_lut4_I3_O)        0.326    95.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_5135/O
                         net (fo=1, routed)           0.000    95.071    split_x/SEGMENTS_OBUF[7]_inst_i_5135_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.621 r  split_x/SEGMENTS_OBUF[7]_inst_i_3990/CO[3]
                         net (fo=1, routed)           0.000    95.621    split_x/SEGMENTS_OBUF[7]_inst_i_3990_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.735 r  split_x/SEGMENTS_OBUF[7]_inst_i_5100/CO[3]
                         net (fo=1, routed)           0.000    95.735    split_x/SEGMENTS_OBUF[7]_inst_i_5100_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.849 r  split_x/SEGMENTS_OBUF[7]_inst_i_3948/CO[3]
                         net (fo=1, routed)           0.000    95.849    split_x/SEGMENTS_OBUF[7]_inst_i_3948_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_2699/O[0]
                         net (fo=3, routed)           0.648    96.719    split_x/SEGMENTS_OBUF[7]_inst_i_2699_n_7
    SLICE_X49Y98         LUT3 (Prop_lut3_I0_O)        0.325    97.044 r  split_x/SEGMENTS_OBUF[7]_inst_i_3949/O
                         net (fo=2, routed)           0.977    98.021    split_x/SEGMENTS_OBUF[7]_inst_i_3949_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.354    98.375 r  split_x/SEGMENTS_OBUF[7]_inst_i_2690/O
                         net (fo=2, routed)           0.851    99.226    split_x/SEGMENTS_OBUF[7]_inst_i_2690_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.332    99.558 r  split_x/SEGMENTS_OBUF[7]_inst_i_2694/O
                         net (fo=1, routed)           0.000    99.558    split_x/SEGMENTS_OBUF[7]_inst_i_2694_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.934 r  split_x/SEGMENTS_OBUF[7]_inst_i_1374/CO[3]
                         net (fo=1, routed)           0.000    99.934    split_x/SEGMENTS_OBUF[7]_inst_i_1374_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   100.257 r  split_x/SEGMENTS_OBUF[7]_inst_i_690/O[1]
                         net (fo=7, routed)           1.199   101.456    split_x/SEGMENTS_OBUF[7]_inst_i_690_n_6
    SLICE_X51Y101        LUT2 (Prop_lut2_I0_O)        0.306   101.762 r  split_x/SEGMENTS_OBUF[7]_inst_i_1416/O
                         net (fo=1, routed)           0.000   101.762    split_x/SEGMENTS_OBUF[7]_inst_i_1416_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  split_x/SEGMENTS_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000   102.312    split_x/SEGMENTS_OBUF[7]_inst_i_721_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.646 r  split_x/SEGMENTS_OBUF[7]_inst_i_341/O[1]
                         net (fo=3, routed)           1.030   103.676    converter_x/SEGMENTS_OBUF[7]_inst_i_183[1]
    SLICE_X53Y99         LUT4 (Prop_lut4_I0_O)        0.303   103.979 r  converter_x/SEGMENTS_OBUF[7]_inst_i_709/O
                         net (fo=1, routed)           0.624   104.602    split_x/SEGMENTS_OBUF[7]_inst_i_183_0[2]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   105.000 r  split_x/SEGMENTS_OBUF[7]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.001   105.001    split_x/SEGMENTS_OBUF[7]_inst_i_335_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.272 r  split_x/SEGMENTS_OBUF[7]_inst_i_183/CO[0]
                         net (fo=66, routed)          1.754   107.026    split_x/GRADOS_INT3_13[0]
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.373   107.399 r  split_x/SEGMENTS_OBUF[7]_inst_i_332/O
                         net (fo=1, routed)           0.887   108.286    split_x/SEGMENTS_OBUF[7]_inst_i_332_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376   108.662 f  split_x/SEGMENTS_OBUF[7]_inst_i_178/O[0]
                         net (fo=3, routed)           0.443   109.106    split_x/unidades4[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.295   109.401 r  split_x/SEGMENTS_OBUF[7]_inst_i_328/O
                         net (fo=1, routed)           0.813   110.214    split_x/SEGMENTS_OBUF[7]_inst_i_328_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.870 r  split_x/SEGMENTS_OBUF[7]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000   110.870    split_x/SEGMENTS_OBUF[7]_inst_i_177_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.092 r  split_x/SEGMENTS_OBUF[7]_inst_i_4093/O[0]
                         net (fo=1, routed)           0.874   111.966    split_x/unidades5[5]
    SLICE_X56Y94         LUT6 (Prop_lut6_I0_O)        0.299   112.265 r  split_x/SEGMENTS_OBUF[7]_inst_i_2871/O
                         net (fo=38, routed)          1.976   114.242    split_x/SEGMENTS_OBUF[7]_inst_i_2871_n_0
    SLICE_X69Y98         LUT3 (Prop_lut3_I1_O)        0.152   114.394 r  split_x/SEGMENTS_OBUF[7]_inst_i_2855/O
                         net (fo=2, routed)           0.798   115.192    split_x/SEGMENTS_OBUF[7]_inst_i_2855_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758   115.950 r  split_x/SEGMENTS_OBUF[7]_inst_i_5197/CO[3]
                         net (fo=1, routed)           0.000   115.950    split_x/SEGMENTS_OBUF[7]_inst_i_5197_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.067 r  split_x/SEGMENTS_OBUF[7]_inst_i_4070/CO[3]
                         net (fo=1, routed)           0.000   116.067    split_x/SEGMENTS_OBUF[7]_inst_i_4070_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.184 r  split_x/SEGMENTS_OBUF[7]_inst_i_2830/CO[3]
                         net (fo=1, routed)           0.001   116.184    split_x/SEGMENTS_OBUF[7]_inst_i_2830_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.301 r  split_x/SEGMENTS_OBUF[7]_inst_i_1495/CO[3]
                         net (fo=1, routed)           0.000   116.301    split_x/SEGMENTS_OBUF[7]_inst_i_1495_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   116.540 r  split_x/SEGMENTS_OBUF[7]_inst_i_2874/O[2]
                         net (fo=4, routed)           0.817   117.357    split_x/SEGMENTS_OBUF[7]_inst_i_2874_n_5
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.327   117.684 r  split_x/SEGMENTS_OBUF[7]_inst_i_1511/O
                         net (fo=1, routed)           0.618   118.302    split_x/SEGMENTS_OBUF[7]_inst_i_1511_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.655   118.957 r  split_x/SEGMENTS_OBUF[7]_inst_i_762/O[3]
                         net (fo=3, routed)           0.974   119.930    split_x/SEGMENTS_OBUF[7]_inst_i_762_n_4
    SLICE_X66Y102        LUT3 (Prop_lut3_I1_O)        0.307   120.237 r  split_x/SEGMENTS_OBUF[7]_inst_i_767/O
                         net (fo=2, routed)           0.856   121.094    split_x/SEGMENTS_OBUF[7]_inst_i_767_n_0
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.153   121.247 r  split_x/SEGMENTS_OBUF[7]_inst_i_356/O
                         net (fo=2, routed)           0.550   121.797    split_x/SEGMENTS_OBUF[7]_inst_i_356_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I0_O)        0.331   122.128 r  split_x/SEGMENTS_OBUF[7]_inst_i_360/O
                         net (fo=1, routed)           0.000   122.128    split_x/SEGMENTS_OBUF[7]_inst_i_360_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   122.526 r  split_x/SEGMENTS_OBUF[7]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000   122.526    split_x/SEGMENTS_OBUF[7]_inst_i_189_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.860 r  split_x/SEGMENTS_OBUF[7]_inst_i_351/O[1]
                         net (fo=2, routed)           0.823   123.683    split_x/SEGMENTS_OBUF[7]_inst_i_351_n_6
    SLICE_X64Y105        LUT2 (Prop_lut2_I0_O)        0.303   123.986 r  split_x/SEGMENTS_OBUF[7]_inst_i_353/O
                         net (fo=1, routed)           0.000   123.986    split_x/SEGMENTS_OBUF[7]_inst_i_353_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   124.213 r  split_x/SEGMENTS_OBUF[7]_inst_i_188/O[1]
                         net (fo=1, routed)           0.937   125.150    split_x/SEGMENTS_OBUF[7]_inst_i_188_n_6
    SLICE_X58Y107        LUT2 (Prop_lut2_I1_O)        0.303   125.453 r  split_x/SEGMENTS_OBUF[7]_inst_i_104/O
                         net (fo=1, routed)           0.000   125.453    split_x/SEGMENTS_OBUF[7]_inst_i_104_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   125.708 r  split_x/SEGMENTS_OBUF[7]_inst_i_62/O[3]
                         net (fo=3, routed)           1.969   127.677    split_x/SEGMENTS_OBUF[7]_inst_i_62_n_4
    SLICE_X36Y117        LUT6 (Prop_lut6_I5_O)        0.307   127.984 r  split_x/SEGMENTS_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000   127.984    fsm_inst/unidades[3]
    SLICE_X36Y117        MUXF7 (Prop_muxf7_I0_O)      0.212   128.196 r  fsm_inst/SEGMENTS_OBUF[7]_inst_i_11/O
                         net (fo=8, routed)           1.172   129.368    fsm_inst/SEGMENTS_OBUF[7]_inst_i_11_n_0
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.299   129.667 r  fsm_inst/SEGMENTS_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.298   129.966    fsm_inst/SEGMENTS_OBUF[1]_inst_i_4_n_0
    SLICE_X30Y115        LUT5 (Prop_lut5_I3_O)        0.124   130.090 r  fsm_inst/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.559   134.648    SEGMENTS_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555   138.204 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000   138.204    SEGMENTS[1]
    R10                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        132.562ns  (logic 54.815ns (41.350%)  route 77.747ns (58.650%))
  Logic Levels:           174  (CARRY4=125 DSP48E1=1 LUT1=10 LUT2=8 LUT3=12 LUT4=5 LUT5=3 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X15Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/Q
                         net (fo=44, routed)          2.451     8.157    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  <hidden>
                         net (fo=1, routed)           0.000     8.281    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.679 r  <hidden>
                         net (fo=1, routed)           0.000     8.679    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  <hidden>
                         net (fo=1, routed)           0.000     8.793    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  <hidden>
                         net (fo=1, routed)           0.000     8.907    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  <hidden>
                         net (fo=1, routed)           0.000     9.021    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.243 r  <hidden>
                         net (fo=57, routed)          1.302    10.544    <hidden>
    SLICE_X13Y86         LUT4 (Prop_lut4_I2_O)        0.327    10.871 r  <hidden>
                         net (fo=1, routed)           1.074    11.945    <hidden>
    SLICE_X32Y86         LUT2 (Prop_lut2_I1_O)        0.326    12.271 r  <hidden>
                         net (fo=1, routed)           0.000    12.271    <hidden>
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.672 r  <hidden>
                         net (fo=1, routed)           0.000    12.672    <hidden>
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.786 r  <hidden>
                         net (fo=1, routed)           0.000    12.786    <hidden>
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.900 r  <hidden>
                         net (fo=1, routed)           0.000    12.900    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.213 f  <hidden>
                         net (fo=51, routed)          1.885    15.099    <hidden>
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.334    15.433 r  <hidden>
                         net (fo=1, routed)           0.635    16.067    <hidden>
    SLICE_X28Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.849 r  <hidden>
                         net (fo=1, routed)           0.000    16.849    <hidden>
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  <hidden>
                         net (fo=1, routed)           0.000    16.963    <hidden>
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  <hidden>
                         net (fo=1, routed)           0.000    17.077    <hidden>
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  <hidden>
                         net (fo=1, routed)           0.000    17.191    <hidden>
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.504 r  <hidden>
                         net (fo=59, routed)          1.932    19.436    <hidden>
    SLICE_X29Y82         LUT3 (Prop_lut3_I1_O)        0.306    19.742 r  <hidden>
                         net (fo=1, routed)           0.000    19.742    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.274 r  <hidden>
                         net (fo=1, routed)           0.000    20.274    <hidden>
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.388 r  <hidden>
                         net (fo=1, routed)           0.000    20.388    <hidden>
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.701 r  <hidden>
                         net (fo=58, routed)          1.747    22.448    <hidden>
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.306    22.754 r  <hidden>
                         net (fo=1, routed)           0.000    22.754    <hidden>
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.287 r  <hidden>
                         net (fo=1, routed)           0.000    23.287    <hidden>
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.404 r  <hidden>
                         net (fo=1, routed)           0.000    23.404    <hidden>
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.521 r  <hidden>
                         net (fo=1, routed)           0.000    23.521    <hidden>
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.638 r  <hidden>
                         net (fo=1, routed)           0.000    23.638    <hidden>
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.953 r  <hidden>
                         net (fo=57, routed)          2.014    25.966    <hidden>
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.307    26.273 r  <hidden>
                         net (fo=1, routed)           0.000    26.273    <hidden>
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  <hidden>
                         net (fo=1, routed)           0.000    26.823    <hidden>
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  <hidden>
                         net (fo=1, routed)           0.000    26.937    <hidden>
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.051 r  <hidden>
                         net (fo=1, routed)           0.000    27.051    <hidden>
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.165 r  <hidden>
                         net (fo=1, routed)           0.000    27.165    <hidden>
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.478 f  <hidden>
                         net (fo=56, routed)          1.489    28.967    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.306    29.273 r  <hidden>
                         net (fo=1, routed)           0.526    29.799    <hidden>
    SLICE_X34Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.394 r  <hidden>
                         net (fo=1, routed)           0.000    30.394    <hidden>
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.511 r  <hidden>
                         net (fo=1, routed)           0.000    30.511    <hidden>
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.628 r  <hidden>
                         net (fo=1, routed)           0.000    30.628    <hidden>
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.745 r  <hidden>
                         net (fo=1, routed)           0.000    30.745    <hidden>
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.060 f  <hidden>
                         net (fo=55, routed)          1.750    32.809    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.307    33.116 r  <hidden>
                         net (fo=1, routed)           0.554    33.670    <hidden>
    SLICE_X36Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.250 r  <hidden>
                         net (fo=1, routed)           0.000    34.250    <hidden>
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  <hidden>
                         net (fo=1, routed)           0.000    34.364    <hidden>
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  <hidden>
                         net (fo=1, routed)           0.000    34.478    <hidden>
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  <hidden>
                         net (fo=1, routed)           0.000    34.592    <hidden>
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.905 f  <hidden>
                         net (fo=54, routed)          0.938    35.843    <hidden>
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.306    36.149 r  <hidden>
                         net (fo=1, routed)           0.330    36.479    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.074 r  <hidden>
                         net (fo=1, routed)           0.000    37.074    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.191 r  <hidden>
                         net (fo=1, routed)           0.000    37.191    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.308 r  <hidden>
                         net (fo=1, routed)           0.000    37.308    <hidden>
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  <hidden>
                         net (fo=1, routed)           0.000    37.425    <hidden>
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.740 f  <hidden>
                         net (fo=53, routed)          1.427    39.167    <hidden>
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.307    39.474 r  <hidden>
                         net (fo=1, routed)           0.189    39.664    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.259 r  <hidden>
                         net (fo=1, routed)           0.000    40.259    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  <hidden>
                         net (fo=1, routed)           0.000    40.376    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  <hidden>
                         net (fo=1, routed)           0.000    40.493    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  <hidden>
                         net (fo=1, routed)           0.000    40.610    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.925 r  <hidden>
                         net (fo=52, routed)          1.342    42.267    <hidden>
    SLICE_X40Y81         LUT3 (Prop_lut3_I1_O)        0.307    42.574 r  <hidden>
                         net (fo=1, routed)           0.000    42.574    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.106 r  <hidden>
                         net (fo=1, routed)           0.000    43.106    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.220 r  <hidden>
                         net (fo=1, routed)           0.000    43.220    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.334 r  <hidden>
                         net (fo=1, routed)           0.000    43.334    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.448 r  <hidden>
                         net (fo=1, routed)           0.000    43.448    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.761 f  <hidden>
                         net (fo=51, routed)          1.447    45.208    <hidden>
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.306    45.514 r  <hidden>
                         net (fo=1, routed)           0.338    45.852    <hidden>
    SLICE_X41Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.432 r  <hidden>
                         net (fo=1, routed)           0.000    46.432    <hidden>
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.546 r  <hidden>
                         net (fo=1, routed)           0.000    46.546    <hidden>
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.660 r  <hidden>
                         net (fo=1, routed)           0.000    46.660    <hidden>
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.774 r  <hidden>
                         net (fo=1, routed)           0.000    46.774    <hidden>
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.087 f  <hidden>
                         net (fo=50, routed)          1.596    48.683    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    48.989 r  <hidden>
                         net (fo=1, routed)           0.189    49.178    <hidden>
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.773 r  <hidden>
                         net (fo=1, routed)           0.000    49.773    <hidden>
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  <hidden>
                         net (fo=1, routed)           0.000    49.890    <hidden>
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  <hidden>
                         net (fo=1, routed)           0.000    50.007    <hidden>
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  <hidden>
                         net (fo=1, routed)           0.000    50.124    <hidden>
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    50.439 f  <hidden>
                         net (fo=49, routed)          1.128    51.567    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.307    51.874 r  <hidden>
                         net (fo=1, routed)           0.517    52.391    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.971 r  <hidden>
                         net (fo=1, routed)           0.000    52.971    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.085 r  <hidden>
                         net (fo=1, routed)           0.000    53.085    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.199 r  <hidden>
                         net (fo=1, routed)           0.000    53.199    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.313 r  <hidden>
                         net (fo=1, routed)           0.000    53.313    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.626 f  <hidden>
                         net (fo=41, routed)          1.380    55.006    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    55.312 r  <hidden>
                         net (fo=1, routed)           0.513    55.826    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.406 r  <hidden>
                         net (fo=1, routed)           0.000    56.406    <hidden>
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.520 r  <hidden>
                         net (fo=1, routed)           0.000    56.520    <hidden>
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.634 r  <hidden>
                         net (fo=1, routed)           0.000    56.634    <hidden>
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.748 r  <hidden>
                         net (fo=1, routed)           0.000    56.748    <hidden>
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.061 r  <hidden>
                         net (fo=21, routed)          2.080    59.141    <hidden>
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.306    59.447 r  <hidden>
                         net (fo=1, routed)           0.000    59.447    <hidden>
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.848 r  <hidden>
                         net (fo=1, routed)           0.009    59.857    <hidden>
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.971 r  <hidden>
                         net (fo=1, routed)           0.000    59.971    <hidden>
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.085 r  <hidden>
                         net (fo=1, routed)           0.000    60.085    <hidden>
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.199 r  <hidden>
                         net (fo=1, routed)           0.000    60.199    <hidden>
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.512 r  <hidden>
                         net (fo=2, routed)           0.686    61.198    <hidden>
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.306    61.504 r  <hidden>
                         net (fo=21, routed)          1.411    62.914    <hidden>
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    63.038 r  <hidden>
                         net (fo=1, routed)           0.000    63.038    <hidden>
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.588 r  <hidden>
                         net (fo=1, routed)           0.009    63.597    <hidden>
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.711 r  <hidden>
                         net (fo=1, routed)           0.000    63.711    <hidden>
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  <hidden>
                         net (fo=1, routed)           0.000    63.825    <hidden>
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  <hidden>
                         net (fo=1, routed)           0.000    63.939    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.252 r  <hidden>
                         net (fo=2, routed)           0.988    65.240    <hidden>
    SLICE_X49Y76         LUT2 (Prop_lut2_I1_O)        0.306    65.546 r  <hidden>
                         net (fo=1, routed)           0.195    65.741    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.321 r  <hidden>
                         net (fo=1, routed)           0.000    66.321    <hidden>
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.435 r  <hidden>
                         net (fo=1, routed)           0.000    66.435    <hidden>
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.549 r  <hidden>
                         net (fo=1, routed)           0.000    66.549    <hidden>
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.663 r  <hidden>
                         net (fo=1, routed)           0.000    66.663    <hidden>
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.976 r  <hidden>
                         net (fo=17, routed)          1.418    68.394    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.023    72.417 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           0.911    73.328    converter_x/GRADOS_INT3_n_105
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    73.452 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.189    73.641    converter_x/i__carry_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    74.236 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.236    converter_x/_inferred__1/i__carry_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.353 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.353    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.470 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.470    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    74.689 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=89, routed)          3.954    78.644    converter_x/O[0]
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.295    78.939 r  converter_x/SEGMENTS_OBUF[7]_inst_i_265/O
                         net (fo=2, routed)           0.923    79.862    converter_x/SEGMENTS_OBUF[7]_inst_i_265_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    80.442 r  converter_x/SEGMENTS_OBUF[7]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.442    converter_x/SEGMENTS_OBUF[7]_inst_i_160_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.776 f  converter_x/SEGMENTS_OBUF[7]_inst_i_675/O[1]
                         net (fo=2, routed)           1.292    82.068    converter_x/GRADOS_INT1[6]
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.303    82.371 r  converter_x/SEGMENTS_OBUF[7]_inst_i_5061/O
                         net (fo=1, routed)           0.000    82.371    converter_x/SEGMENTS_OBUF[7]_inst_i_5061_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.921 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3867/CO[3]
                         net (fo=1, routed)           0.000    82.921    converter_x/SEGMENTS_OBUF[7]_inst_i_3867_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.035 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3160/CO[3]
                         net (fo=1, routed)           0.000    83.035    converter_x/SEGMENTS_OBUF[7]_inst_i_3160_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.369 r  converter_x/SEGMENTS_OBUF[7]_inst_i_2768/O[1]
                         net (fo=5, routed)           1.001    84.370    converter_x/split_x/centenas6[14]
    SLICE_X34Y90         LUT4 (Prop_lut4_I0_O)        0.303    84.673 r  converter_x/SEGMENTS_OBUF[7]_inst_i_1788/O
                         net (fo=92, routed)          3.644    88.316    split_x/SEGMENTS_OBUF[7]_inst_i_5100_0[13]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.153    88.469 r  split_x/SEGMENTS_OBUF[7]_inst_i_1255/O
                         net (fo=6, routed)           1.409    89.878    split_x/GRADOS_INT3_3[1]
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.331    90.209 r  split_x/SEGMENTS_OBUF[7]_inst_i_4027/O
                         net (fo=1, routed)           0.000    90.209    split_x/SEGMENTS_OBUF[7]_inst_i_4027_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.759 r  split_x/SEGMENTS_OBUF[7]_inst_i_2788/CO[3]
                         net (fo=1, routed)           0.000    90.759    split_x/SEGMENTS_OBUF[7]_inst_i_2788_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  split_x/SEGMENTS_OBUF[7]_inst_i_1429/CO[3]
                         net (fo=1, routed)           0.000    90.873    split_x/SEGMENTS_OBUF[7]_inst_i_1429_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  split_x/SEGMENTS_OBUF[7]_inst_i_2815/CO[3]
                         net (fo=1, routed)           0.000    90.987    split_x/SEGMENTS_OBUF[7]_inst_i_2815_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  split_x/SEGMENTS_OBUF[7]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000    91.101    split_x/SEGMENTS_OBUF[7]_inst_i_2816_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.215 r  split_x/SEGMENTS_OBUF[7]_inst_i_3992/CO[3]
                         net (fo=1, routed)           0.000    91.215    split_x/SEGMENTS_OBUF[7]_inst_i_3992_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.486 f  split_x/SEGMENTS_OBUF[7]_inst_i_3970/CO[0]
                         net (fo=40, routed)          1.713    93.199    split_x/SEGMENTS_OBUF[7]_inst_i_3992_0[0]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.401    93.600 r  split_x/SEGMENTS_OBUF[7]_inst_i_5131/O
                         net (fo=2, routed)           1.145    94.745    split_x/SEGMENTS_OBUF[7]_inst_i_5131_n_0
    SLICE_X47Y94         LUT4 (Prop_lut4_I3_O)        0.326    95.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_5135/O
                         net (fo=1, routed)           0.000    95.071    split_x/SEGMENTS_OBUF[7]_inst_i_5135_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.621 r  split_x/SEGMENTS_OBUF[7]_inst_i_3990/CO[3]
                         net (fo=1, routed)           0.000    95.621    split_x/SEGMENTS_OBUF[7]_inst_i_3990_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.735 r  split_x/SEGMENTS_OBUF[7]_inst_i_5100/CO[3]
                         net (fo=1, routed)           0.000    95.735    split_x/SEGMENTS_OBUF[7]_inst_i_5100_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.849 r  split_x/SEGMENTS_OBUF[7]_inst_i_3948/CO[3]
                         net (fo=1, routed)           0.000    95.849    split_x/SEGMENTS_OBUF[7]_inst_i_3948_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_2699/O[0]
                         net (fo=3, routed)           0.648    96.719    split_x/SEGMENTS_OBUF[7]_inst_i_2699_n_7
    SLICE_X49Y98         LUT3 (Prop_lut3_I0_O)        0.325    97.044 r  split_x/SEGMENTS_OBUF[7]_inst_i_3949/O
                         net (fo=2, routed)           0.977    98.021    split_x/SEGMENTS_OBUF[7]_inst_i_3949_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.354    98.375 r  split_x/SEGMENTS_OBUF[7]_inst_i_2690/O
                         net (fo=2, routed)           0.851    99.226    split_x/SEGMENTS_OBUF[7]_inst_i_2690_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.332    99.558 r  split_x/SEGMENTS_OBUF[7]_inst_i_2694/O
                         net (fo=1, routed)           0.000    99.558    split_x/SEGMENTS_OBUF[7]_inst_i_2694_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.934 r  split_x/SEGMENTS_OBUF[7]_inst_i_1374/CO[3]
                         net (fo=1, routed)           0.000    99.934    split_x/SEGMENTS_OBUF[7]_inst_i_1374_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   100.257 r  split_x/SEGMENTS_OBUF[7]_inst_i_690/O[1]
                         net (fo=7, routed)           1.199   101.456    split_x/SEGMENTS_OBUF[7]_inst_i_690_n_6
    SLICE_X51Y101        LUT2 (Prop_lut2_I0_O)        0.306   101.762 r  split_x/SEGMENTS_OBUF[7]_inst_i_1416/O
                         net (fo=1, routed)           0.000   101.762    split_x/SEGMENTS_OBUF[7]_inst_i_1416_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  split_x/SEGMENTS_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000   102.312    split_x/SEGMENTS_OBUF[7]_inst_i_721_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.646 r  split_x/SEGMENTS_OBUF[7]_inst_i_341/O[1]
                         net (fo=3, routed)           1.030   103.676    converter_x/SEGMENTS_OBUF[7]_inst_i_183[1]
    SLICE_X53Y99         LUT4 (Prop_lut4_I0_O)        0.303   103.979 r  converter_x/SEGMENTS_OBUF[7]_inst_i_709/O
                         net (fo=1, routed)           0.624   104.602    split_x/SEGMENTS_OBUF[7]_inst_i_183_0[2]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   105.000 r  split_x/SEGMENTS_OBUF[7]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.001   105.001    split_x/SEGMENTS_OBUF[7]_inst_i_335_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.272 r  split_x/SEGMENTS_OBUF[7]_inst_i_183/CO[0]
                         net (fo=66, routed)          1.754   107.026    split_x/GRADOS_INT3_13[0]
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.373   107.399 r  split_x/SEGMENTS_OBUF[7]_inst_i_332/O
                         net (fo=1, routed)           0.887   108.286    split_x/SEGMENTS_OBUF[7]_inst_i_332_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376   108.662 f  split_x/SEGMENTS_OBUF[7]_inst_i_178/O[0]
                         net (fo=3, routed)           0.443   109.106    split_x/unidades4[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.295   109.401 r  split_x/SEGMENTS_OBUF[7]_inst_i_328/O
                         net (fo=1, routed)           0.813   110.214    split_x/SEGMENTS_OBUF[7]_inst_i_328_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.870 r  split_x/SEGMENTS_OBUF[7]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000   110.870    split_x/SEGMENTS_OBUF[7]_inst_i_177_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.092 r  split_x/SEGMENTS_OBUF[7]_inst_i_4093/O[0]
                         net (fo=1, routed)           0.874   111.966    split_x/unidades5[5]
    SLICE_X56Y94         LUT6 (Prop_lut6_I0_O)        0.299   112.265 r  split_x/SEGMENTS_OBUF[7]_inst_i_2871/O
                         net (fo=38, routed)          1.976   114.242    split_x/SEGMENTS_OBUF[7]_inst_i_2871_n_0
    SLICE_X69Y98         LUT3 (Prop_lut3_I1_O)        0.152   114.394 r  split_x/SEGMENTS_OBUF[7]_inst_i_2855/O
                         net (fo=2, routed)           0.798   115.192    split_x/SEGMENTS_OBUF[7]_inst_i_2855_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758   115.950 r  split_x/SEGMENTS_OBUF[7]_inst_i_5197/CO[3]
                         net (fo=1, routed)           0.000   115.950    split_x/SEGMENTS_OBUF[7]_inst_i_5197_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.067 r  split_x/SEGMENTS_OBUF[7]_inst_i_4070/CO[3]
                         net (fo=1, routed)           0.000   116.067    split_x/SEGMENTS_OBUF[7]_inst_i_4070_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.184 r  split_x/SEGMENTS_OBUF[7]_inst_i_2830/CO[3]
                         net (fo=1, routed)           0.001   116.184    split_x/SEGMENTS_OBUF[7]_inst_i_2830_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.301 r  split_x/SEGMENTS_OBUF[7]_inst_i_1495/CO[3]
                         net (fo=1, routed)           0.000   116.301    split_x/SEGMENTS_OBUF[7]_inst_i_1495_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   116.540 r  split_x/SEGMENTS_OBUF[7]_inst_i_2874/O[2]
                         net (fo=4, routed)           0.817   117.357    split_x/SEGMENTS_OBUF[7]_inst_i_2874_n_5
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.327   117.684 r  split_x/SEGMENTS_OBUF[7]_inst_i_1511/O
                         net (fo=1, routed)           0.618   118.302    split_x/SEGMENTS_OBUF[7]_inst_i_1511_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.655   118.957 r  split_x/SEGMENTS_OBUF[7]_inst_i_762/O[3]
                         net (fo=3, routed)           0.974   119.930    split_x/SEGMENTS_OBUF[7]_inst_i_762_n_4
    SLICE_X66Y102        LUT3 (Prop_lut3_I1_O)        0.307   120.237 r  split_x/SEGMENTS_OBUF[7]_inst_i_767/O
                         net (fo=2, routed)           0.856   121.094    split_x/SEGMENTS_OBUF[7]_inst_i_767_n_0
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.153   121.247 r  split_x/SEGMENTS_OBUF[7]_inst_i_356/O
                         net (fo=2, routed)           0.550   121.797    split_x/SEGMENTS_OBUF[7]_inst_i_356_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I0_O)        0.331   122.128 r  split_x/SEGMENTS_OBUF[7]_inst_i_360/O
                         net (fo=1, routed)           0.000   122.128    split_x/SEGMENTS_OBUF[7]_inst_i_360_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   122.526 r  split_x/SEGMENTS_OBUF[7]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000   122.526    split_x/SEGMENTS_OBUF[7]_inst_i_189_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.860 r  split_x/SEGMENTS_OBUF[7]_inst_i_351/O[1]
                         net (fo=2, routed)           0.823   123.683    split_x/SEGMENTS_OBUF[7]_inst_i_351_n_6
    SLICE_X64Y105        LUT2 (Prop_lut2_I0_O)        0.303   123.986 r  split_x/SEGMENTS_OBUF[7]_inst_i_353/O
                         net (fo=1, routed)           0.000   123.986    split_x/SEGMENTS_OBUF[7]_inst_i_353_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   124.213 r  split_x/SEGMENTS_OBUF[7]_inst_i_188/O[1]
                         net (fo=1, routed)           0.937   125.150    split_x/SEGMENTS_OBUF[7]_inst_i_188_n_6
    SLICE_X58Y107        LUT2 (Prop_lut2_I1_O)        0.303   125.453 r  split_x/SEGMENTS_OBUF[7]_inst_i_104/O
                         net (fo=1, routed)           0.000   125.453    split_x/SEGMENTS_OBUF[7]_inst_i_104_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   125.708 r  split_x/SEGMENTS_OBUF[7]_inst_i_62/O[3]
                         net (fo=3, routed)           1.969   127.677    split_x/SEGMENTS_OBUF[7]_inst_i_62_n_4
    SLICE_X36Y117        LUT6 (Prop_lut6_I5_O)        0.307   127.984 r  split_x/SEGMENTS_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.000   127.984    fsm_inst/unidades[3]
    SLICE_X36Y117        MUXF7 (Prop_muxf7_I0_O)      0.212   128.196 r  fsm_inst/SEGMENTS_OBUF[7]_inst_i_11/O
                         net (fo=8, routed)           1.174   129.369    fsm_inst/SEGMENTS_OBUF[7]_inst_i_11_n_0
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.299   129.668 r  fsm_inst/SEGMENTS_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.942   130.610    fsm_inst/SEGMENTS_OBUF[4]_inst_i_3_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I3_O)        0.124   130.734 r  fsm_inst/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.543   134.278    SEGMENTS_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534   137.811 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000   137.811    SEGMENTS[4]
    P15                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        132.319ns  (logic 55.204ns (41.720%)  route 77.115ns (58.280%))
  Logic Levels:           174  (CARRY4=125 DSP48E1=1 LUT1=10 LUT2=8 LUT3=12 LUT4=5 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X15Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/Q
                         net (fo=44, routed)          2.451     8.157    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  <hidden>
                         net (fo=1, routed)           0.000     8.281    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.679 r  <hidden>
                         net (fo=1, routed)           0.000     8.679    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  <hidden>
                         net (fo=1, routed)           0.000     8.793    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  <hidden>
                         net (fo=1, routed)           0.000     8.907    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  <hidden>
                         net (fo=1, routed)           0.000     9.021    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.243 r  <hidden>
                         net (fo=57, routed)          1.302    10.544    <hidden>
    SLICE_X13Y86         LUT4 (Prop_lut4_I2_O)        0.327    10.871 r  <hidden>
                         net (fo=1, routed)           1.074    11.945    <hidden>
    SLICE_X32Y86         LUT2 (Prop_lut2_I1_O)        0.326    12.271 r  <hidden>
                         net (fo=1, routed)           0.000    12.271    <hidden>
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.672 r  <hidden>
                         net (fo=1, routed)           0.000    12.672    <hidden>
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.786 r  <hidden>
                         net (fo=1, routed)           0.000    12.786    <hidden>
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.900 r  <hidden>
                         net (fo=1, routed)           0.000    12.900    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.213 f  <hidden>
                         net (fo=51, routed)          1.885    15.099    <hidden>
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.334    15.433 r  <hidden>
                         net (fo=1, routed)           0.635    16.067    <hidden>
    SLICE_X28Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.849 r  <hidden>
                         net (fo=1, routed)           0.000    16.849    <hidden>
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  <hidden>
                         net (fo=1, routed)           0.000    16.963    <hidden>
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  <hidden>
                         net (fo=1, routed)           0.000    17.077    <hidden>
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  <hidden>
                         net (fo=1, routed)           0.000    17.191    <hidden>
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.504 r  <hidden>
                         net (fo=59, routed)          1.932    19.436    <hidden>
    SLICE_X29Y82         LUT3 (Prop_lut3_I1_O)        0.306    19.742 r  <hidden>
                         net (fo=1, routed)           0.000    19.742    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.274 r  <hidden>
                         net (fo=1, routed)           0.000    20.274    <hidden>
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.388 r  <hidden>
                         net (fo=1, routed)           0.000    20.388    <hidden>
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.701 r  <hidden>
                         net (fo=58, routed)          1.747    22.448    <hidden>
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.306    22.754 r  <hidden>
                         net (fo=1, routed)           0.000    22.754    <hidden>
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.287 r  <hidden>
                         net (fo=1, routed)           0.000    23.287    <hidden>
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.404 r  <hidden>
                         net (fo=1, routed)           0.000    23.404    <hidden>
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.521 r  <hidden>
                         net (fo=1, routed)           0.000    23.521    <hidden>
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.638 r  <hidden>
                         net (fo=1, routed)           0.000    23.638    <hidden>
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.953 r  <hidden>
                         net (fo=57, routed)          2.014    25.966    <hidden>
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.307    26.273 r  <hidden>
                         net (fo=1, routed)           0.000    26.273    <hidden>
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  <hidden>
                         net (fo=1, routed)           0.000    26.823    <hidden>
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  <hidden>
                         net (fo=1, routed)           0.000    26.937    <hidden>
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.051 r  <hidden>
                         net (fo=1, routed)           0.000    27.051    <hidden>
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.165 r  <hidden>
                         net (fo=1, routed)           0.000    27.165    <hidden>
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.478 f  <hidden>
                         net (fo=56, routed)          1.489    28.967    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.306    29.273 r  <hidden>
                         net (fo=1, routed)           0.526    29.799    <hidden>
    SLICE_X34Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.394 r  <hidden>
                         net (fo=1, routed)           0.000    30.394    <hidden>
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.511 r  <hidden>
                         net (fo=1, routed)           0.000    30.511    <hidden>
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.628 r  <hidden>
                         net (fo=1, routed)           0.000    30.628    <hidden>
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.745 r  <hidden>
                         net (fo=1, routed)           0.000    30.745    <hidden>
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.060 f  <hidden>
                         net (fo=55, routed)          1.750    32.809    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.307    33.116 r  <hidden>
                         net (fo=1, routed)           0.554    33.670    <hidden>
    SLICE_X36Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.250 r  <hidden>
                         net (fo=1, routed)           0.000    34.250    <hidden>
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  <hidden>
                         net (fo=1, routed)           0.000    34.364    <hidden>
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  <hidden>
                         net (fo=1, routed)           0.000    34.478    <hidden>
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  <hidden>
                         net (fo=1, routed)           0.000    34.592    <hidden>
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.905 f  <hidden>
                         net (fo=54, routed)          0.938    35.843    <hidden>
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.306    36.149 r  <hidden>
                         net (fo=1, routed)           0.330    36.479    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.074 r  <hidden>
                         net (fo=1, routed)           0.000    37.074    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.191 r  <hidden>
                         net (fo=1, routed)           0.000    37.191    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.308 r  <hidden>
                         net (fo=1, routed)           0.000    37.308    <hidden>
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  <hidden>
                         net (fo=1, routed)           0.000    37.425    <hidden>
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.740 f  <hidden>
                         net (fo=53, routed)          1.427    39.167    <hidden>
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.307    39.474 r  <hidden>
                         net (fo=1, routed)           0.189    39.664    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.259 r  <hidden>
                         net (fo=1, routed)           0.000    40.259    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  <hidden>
                         net (fo=1, routed)           0.000    40.376    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  <hidden>
                         net (fo=1, routed)           0.000    40.493    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  <hidden>
                         net (fo=1, routed)           0.000    40.610    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.925 r  <hidden>
                         net (fo=52, routed)          1.342    42.267    <hidden>
    SLICE_X40Y81         LUT3 (Prop_lut3_I1_O)        0.307    42.574 r  <hidden>
                         net (fo=1, routed)           0.000    42.574    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.106 r  <hidden>
                         net (fo=1, routed)           0.000    43.106    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.220 r  <hidden>
                         net (fo=1, routed)           0.000    43.220    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.334 r  <hidden>
                         net (fo=1, routed)           0.000    43.334    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.448 r  <hidden>
                         net (fo=1, routed)           0.000    43.448    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.761 f  <hidden>
                         net (fo=51, routed)          1.447    45.208    <hidden>
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.306    45.514 r  <hidden>
                         net (fo=1, routed)           0.338    45.852    <hidden>
    SLICE_X41Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.432 r  <hidden>
                         net (fo=1, routed)           0.000    46.432    <hidden>
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.546 r  <hidden>
                         net (fo=1, routed)           0.000    46.546    <hidden>
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.660 r  <hidden>
                         net (fo=1, routed)           0.000    46.660    <hidden>
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.774 r  <hidden>
                         net (fo=1, routed)           0.000    46.774    <hidden>
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.087 f  <hidden>
                         net (fo=50, routed)          1.596    48.683    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    48.989 r  <hidden>
                         net (fo=1, routed)           0.189    49.178    <hidden>
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.773 r  <hidden>
                         net (fo=1, routed)           0.000    49.773    <hidden>
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  <hidden>
                         net (fo=1, routed)           0.000    49.890    <hidden>
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  <hidden>
                         net (fo=1, routed)           0.000    50.007    <hidden>
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  <hidden>
                         net (fo=1, routed)           0.000    50.124    <hidden>
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    50.439 f  <hidden>
                         net (fo=49, routed)          1.128    51.567    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.307    51.874 r  <hidden>
                         net (fo=1, routed)           0.517    52.391    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.971 r  <hidden>
                         net (fo=1, routed)           0.000    52.971    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.085 r  <hidden>
                         net (fo=1, routed)           0.000    53.085    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.199 r  <hidden>
                         net (fo=1, routed)           0.000    53.199    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.313 r  <hidden>
                         net (fo=1, routed)           0.000    53.313    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.626 f  <hidden>
                         net (fo=41, routed)          1.380    55.006    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    55.312 r  <hidden>
                         net (fo=1, routed)           0.513    55.826    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.406 r  <hidden>
                         net (fo=1, routed)           0.000    56.406    <hidden>
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.520 r  <hidden>
                         net (fo=1, routed)           0.000    56.520    <hidden>
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.634 r  <hidden>
                         net (fo=1, routed)           0.000    56.634    <hidden>
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.748 r  <hidden>
                         net (fo=1, routed)           0.000    56.748    <hidden>
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.061 r  <hidden>
                         net (fo=21, routed)          2.080    59.141    <hidden>
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.306    59.447 r  <hidden>
                         net (fo=1, routed)           0.000    59.447    <hidden>
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.848 r  <hidden>
                         net (fo=1, routed)           0.009    59.857    <hidden>
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.971 r  <hidden>
                         net (fo=1, routed)           0.000    59.971    <hidden>
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.085 r  <hidden>
                         net (fo=1, routed)           0.000    60.085    <hidden>
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.199 r  <hidden>
                         net (fo=1, routed)           0.000    60.199    <hidden>
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.512 r  <hidden>
                         net (fo=2, routed)           0.686    61.198    <hidden>
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.306    61.504 r  <hidden>
                         net (fo=21, routed)          1.411    62.914    <hidden>
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    63.038 r  <hidden>
                         net (fo=1, routed)           0.000    63.038    <hidden>
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.588 r  <hidden>
                         net (fo=1, routed)           0.009    63.597    <hidden>
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.711 r  <hidden>
                         net (fo=1, routed)           0.000    63.711    <hidden>
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  <hidden>
                         net (fo=1, routed)           0.000    63.825    <hidden>
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  <hidden>
                         net (fo=1, routed)           0.000    63.939    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.252 r  <hidden>
                         net (fo=2, routed)           0.988    65.240    <hidden>
    SLICE_X49Y76         LUT2 (Prop_lut2_I1_O)        0.306    65.546 r  <hidden>
                         net (fo=1, routed)           0.195    65.741    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.321 r  <hidden>
                         net (fo=1, routed)           0.000    66.321    <hidden>
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.435 r  <hidden>
                         net (fo=1, routed)           0.000    66.435    <hidden>
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.549 r  <hidden>
                         net (fo=1, routed)           0.000    66.549    <hidden>
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.663 r  <hidden>
                         net (fo=1, routed)           0.000    66.663    <hidden>
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.976 r  <hidden>
                         net (fo=17, routed)          1.418    68.394    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.023    72.417 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           0.911    73.328    converter_x/GRADOS_INT3_n_105
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    73.452 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.189    73.641    converter_x/i__carry_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    74.236 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.236    converter_x/_inferred__1/i__carry_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.353 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.353    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.470 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.470    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    74.689 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=89, routed)          3.954    78.644    converter_x/O[0]
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.295    78.939 r  converter_x/SEGMENTS_OBUF[7]_inst_i_265/O
                         net (fo=2, routed)           0.923    79.862    converter_x/SEGMENTS_OBUF[7]_inst_i_265_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    80.442 r  converter_x/SEGMENTS_OBUF[7]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.442    converter_x/SEGMENTS_OBUF[7]_inst_i_160_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.776 f  converter_x/SEGMENTS_OBUF[7]_inst_i_675/O[1]
                         net (fo=2, routed)           1.292    82.068    converter_x/GRADOS_INT1[6]
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.303    82.371 r  converter_x/SEGMENTS_OBUF[7]_inst_i_5061/O
                         net (fo=1, routed)           0.000    82.371    converter_x/SEGMENTS_OBUF[7]_inst_i_5061_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.921 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3867/CO[3]
                         net (fo=1, routed)           0.000    82.921    converter_x/SEGMENTS_OBUF[7]_inst_i_3867_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.035 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3160/CO[3]
                         net (fo=1, routed)           0.000    83.035    converter_x/SEGMENTS_OBUF[7]_inst_i_3160_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.369 r  converter_x/SEGMENTS_OBUF[7]_inst_i_2768/O[1]
                         net (fo=5, routed)           1.001    84.370    converter_x/split_x/centenas6[14]
    SLICE_X34Y90         LUT4 (Prop_lut4_I0_O)        0.303    84.673 r  converter_x/SEGMENTS_OBUF[7]_inst_i_1788/O
                         net (fo=92, routed)          3.644    88.316    split_x/SEGMENTS_OBUF[7]_inst_i_5100_0[13]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.153    88.469 r  split_x/SEGMENTS_OBUF[7]_inst_i_1255/O
                         net (fo=6, routed)           1.409    89.878    split_x/GRADOS_INT3_3[1]
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.331    90.209 r  split_x/SEGMENTS_OBUF[7]_inst_i_4027/O
                         net (fo=1, routed)           0.000    90.209    split_x/SEGMENTS_OBUF[7]_inst_i_4027_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.759 r  split_x/SEGMENTS_OBUF[7]_inst_i_2788/CO[3]
                         net (fo=1, routed)           0.000    90.759    split_x/SEGMENTS_OBUF[7]_inst_i_2788_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  split_x/SEGMENTS_OBUF[7]_inst_i_1429/CO[3]
                         net (fo=1, routed)           0.000    90.873    split_x/SEGMENTS_OBUF[7]_inst_i_1429_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  split_x/SEGMENTS_OBUF[7]_inst_i_2815/CO[3]
                         net (fo=1, routed)           0.000    90.987    split_x/SEGMENTS_OBUF[7]_inst_i_2815_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  split_x/SEGMENTS_OBUF[7]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000    91.101    split_x/SEGMENTS_OBUF[7]_inst_i_2816_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.215 r  split_x/SEGMENTS_OBUF[7]_inst_i_3992/CO[3]
                         net (fo=1, routed)           0.000    91.215    split_x/SEGMENTS_OBUF[7]_inst_i_3992_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.486 f  split_x/SEGMENTS_OBUF[7]_inst_i_3970/CO[0]
                         net (fo=40, routed)          1.713    93.199    split_x/SEGMENTS_OBUF[7]_inst_i_3992_0[0]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.401    93.600 r  split_x/SEGMENTS_OBUF[7]_inst_i_5131/O
                         net (fo=2, routed)           1.145    94.745    split_x/SEGMENTS_OBUF[7]_inst_i_5131_n_0
    SLICE_X47Y94         LUT4 (Prop_lut4_I3_O)        0.326    95.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_5135/O
                         net (fo=1, routed)           0.000    95.071    split_x/SEGMENTS_OBUF[7]_inst_i_5135_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.621 r  split_x/SEGMENTS_OBUF[7]_inst_i_3990/CO[3]
                         net (fo=1, routed)           0.000    95.621    split_x/SEGMENTS_OBUF[7]_inst_i_3990_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.735 r  split_x/SEGMENTS_OBUF[7]_inst_i_5100/CO[3]
                         net (fo=1, routed)           0.000    95.735    split_x/SEGMENTS_OBUF[7]_inst_i_5100_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.849 r  split_x/SEGMENTS_OBUF[7]_inst_i_3948/CO[3]
                         net (fo=1, routed)           0.000    95.849    split_x/SEGMENTS_OBUF[7]_inst_i_3948_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_2699/O[0]
                         net (fo=3, routed)           0.648    96.719    split_x/SEGMENTS_OBUF[7]_inst_i_2699_n_7
    SLICE_X49Y98         LUT3 (Prop_lut3_I0_O)        0.325    97.044 r  split_x/SEGMENTS_OBUF[7]_inst_i_3949/O
                         net (fo=2, routed)           0.977    98.021    split_x/SEGMENTS_OBUF[7]_inst_i_3949_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.354    98.375 r  split_x/SEGMENTS_OBUF[7]_inst_i_2690/O
                         net (fo=2, routed)           0.851    99.226    split_x/SEGMENTS_OBUF[7]_inst_i_2690_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.332    99.558 r  split_x/SEGMENTS_OBUF[7]_inst_i_2694/O
                         net (fo=1, routed)           0.000    99.558    split_x/SEGMENTS_OBUF[7]_inst_i_2694_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.934 r  split_x/SEGMENTS_OBUF[7]_inst_i_1374/CO[3]
                         net (fo=1, routed)           0.000    99.934    split_x/SEGMENTS_OBUF[7]_inst_i_1374_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   100.257 r  split_x/SEGMENTS_OBUF[7]_inst_i_690/O[1]
                         net (fo=7, routed)           1.199   101.456    split_x/SEGMENTS_OBUF[7]_inst_i_690_n_6
    SLICE_X51Y101        LUT2 (Prop_lut2_I0_O)        0.306   101.762 r  split_x/SEGMENTS_OBUF[7]_inst_i_1416/O
                         net (fo=1, routed)           0.000   101.762    split_x/SEGMENTS_OBUF[7]_inst_i_1416_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  split_x/SEGMENTS_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000   102.312    split_x/SEGMENTS_OBUF[7]_inst_i_721_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.646 r  split_x/SEGMENTS_OBUF[7]_inst_i_341/O[1]
                         net (fo=3, routed)           1.030   103.676    converter_x/SEGMENTS_OBUF[7]_inst_i_183[1]
    SLICE_X53Y99         LUT4 (Prop_lut4_I0_O)        0.303   103.979 r  converter_x/SEGMENTS_OBUF[7]_inst_i_709/O
                         net (fo=1, routed)           0.624   104.602    split_x/SEGMENTS_OBUF[7]_inst_i_183_0[2]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   105.000 r  split_x/SEGMENTS_OBUF[7]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.001   105.001    split_x/SEGMENTS_OBUF[7]_inst_i_335_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.272 r  split_x/SEGMENTS_OBUF[7]_inst_i_183/CO[0]
                         net (fo=66, routed)          1.754   107.026    split_x/GRADOS_INT3_13[0]
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.373   107.399 r  split_x/SEGMENTS_OBUF[7]_inst_i_332/O
                         net (fo=1, routed)           0.887   108.286    split_x/SEGMENTS_OBUF[7]_inst_i_332_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376   108.662 f  split_x/SEGMENTS_OBUF[7]_inst_i_178/O[0]
                         net (fo=3, routed)           0.443   109.106    split_x/unidades4[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.295   109.401 r  split_x/SEGMENTS_OBUF[7]_inst_i_328/O
                         net (fo=1, routed)           0.813   110.214    split_x/SEGMENTS_OBUF[7]_inst_i_328_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.870 r  split_x/SEGMENTS_OBUF[7]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000   110.870    split_x/SEGMENTS_OBUF[7]_inst_i_177_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.092 r  split_x/SEGMENTS_OBUF[7]_inst_i_4093/O[0]
                         net (fo=1, routed)           0.874   111.966    split_x/unidades5[5]
    SLICE_X56Y94         LUT6 (Prop_lut6_I0_O)        0.299   112.265 r  split_x/SEGMENTS_OBUF[7]_inst_i_2871/O
                         net (fo=38, routed)          1.976   114.242    split_x/SEGMENTS_OBUF[7]_inst_i_2871_n_0
    SLICE_X69Y98         LUT3 (Prop_lut3_I1_O)        0.152   114.394 r  split_x/SEGMENTS_OBUF[7]_inst_i_2855/O
                         net (fo=2, routed)           0.798   115.192    split_x/SEGMENTS_OBUF[7]_inst_i_2855_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758   115.950 r  split_x/SEGMENTS_OBUF[7]_inst_i_5197/CO[3]
                         net (fo=1, routed)           0.000   115.950    split_x/SEGMENTS_OBUF[7]_inst_i_5197_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.067 r  split_x/SEGMENTS_OBUF[7]_inst_i_4070/CO[3]
                         net (fo=1, routed)           0.000   116.067    split_x/SEGMENTS_OBUF[7]_inst_i_4070_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.184 r  split_x/SEGMENTS_OBUF[7]_inst_i_2830/CO[3]
                         net (fo=1, routed)           0.001   116.184    split_x/SEGMENTS_OBUF[7]_inst_i_2830_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.301 r  split_x/SEGMENTS_OBUF[7]_inst_i_1495/CO[3]
                         net (fo=1, routed)           0.000   116.301    split_x/SEGMENTS_OBUF[7]_inst_i_1495_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   116.540 r  split_x/SEGMENTS_OBUF[7]_inst_i_2874/O[2]
                         net (fo=4, routed)           0.817   117.357    split_x/SEGMENTS_OBUF[7]_inst_i_2874_n_5
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.327   117.684 r  split_x/SEGMENTS_OBUF[7]_inst_i_1511/O
                         net (fo=1, routed)           0.618   118.302    split_x/SEGMENTS_OBUF[7]_inst_i_1511_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.655   118.957 r  split_x/SEGMENTS_OBUF[7]_inst_i_762/O[3]
                         net (fo=3, routed)           0.974   119.930    split_x/SEGMENTS_OBUF[7]_inst_i_762_n_4
    SLICE_X66Y102        LUT3 (Prop_lut3_I1_O)        0.307   120.237 r  split_x/SEGMENTS_OBUF[7]_inst_i_767/O
                         net (fo=2, routed)           0.856   121.094    split_x/SEGMENTS_OBUF[7]_inst_i_767_n_0
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.153   121.247 r  split_x/SEGMENTS_OBUF[7]_inst_i_356/O
                         net (fo=2, routed)           0.550   121.797    split_x/SEGMENTS_OBUF[7]_inst_i_356_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I0_O)        0.331   122.128 r  split_x/SEGMENTS_OBUF[7]_inst_i_360/O
                         net (fo=1, routed)           0.000   122.128    split_x/SEGMENTS_OBUF[7]_inst_i_360_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   122.526 r  split_x/SEGMENTS_OBUF[7]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000   122.526    split_x/SEGMENTS_OBUF[7]_inst_i_189_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.860 r  split_x/SEGMENTS_OBUF[7]_inst_i_351/O[1]
                         net (fo=2, routed)           0.823   123.683    split_x/SEGMENTS_OBUF[7]_inst_i_351_n_6
    SLICE_X64Y105        LUT2 (Prop_lut2_I0_O)        0.303   123.986 r  split_x/SEGMENTS_OBUF[7]_inst_i_353/O
                         net (fo=1, routed)           0.000   123.986    split_x/SEGMENTS_OBUF[7]_inst_i_353_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   124.566 r  split_x/SEGMENTS_OBUF[7]_inst_i_188/O[2]
                         net (fo=1, routed)           1.110   125.676    split_x/SEGMENTS_OBUF[7]_inst_i_188_n_5
    SLICE_X58Y108        LUT2 (Prop_lut2_I1_O)        0.302   125.978 r  split_x/SEGMENTS_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000   125.978    split_x/SEGMENTS_OBUF[7]_inst_i_108_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   126.230 r  split_x/SEGMENTS_OBUF[7]_inst_i_63/O[0]
                         net (fo=3, routed)           1.397   127.627    split_x/SEGMENTS_OBUF[7]_inst_i_63_n_7
    SLICE_X36Y117        LUT6 (Prop_lut6_I2_O)        0.295   127.922 r  split_x/SEGMENTS_OBUF[7]_inst_i_35/O
                         net (fo=1, routed)           0.000   127.922    fsm_inst/unidades[2]
    SLICE_X36Y117        MUXF7 (Prop_muxf7_I0_O)      0.238   128.160 r  fsm_inst/SEGMENTS_OBUF[7]_inst_i_12/O
                         net (fo=7, routed)           0.967   129.128    fsm_inst/SEGMENTS_OBUF[7]_inst_i_12_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I3_O)        0.298   129.426 f  fsm_inst/SEGMENTS_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.395   129.821    fsm_inst/SEGMENTS_OBUF[5]_inst_i_5_n_0
    SLICE_X31Y116        LUT5 (Prop_lut5_I3_O)        0.124   129.945 r  fsm_inst/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.063   134.008    SEGMENTS_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561   137.569 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000   137.569    SEGMENTS[5]
    T11                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        131.878ns  (logic 55.157ns (41.824%)  route 76.721ns (58.176%))
  Logic Levels:           174  (CARRY4=125 DSP48E1=1 LUT1=10 LUT2=8 LUT3=12 LUT4=5 LUT5=3 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X15Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/Q
                         net (fo=44, routed)          2.451     8.157    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  <hidden>
                         net (fo=1, routed)           0.000     8.281    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.679 r  <hidden>
                         net (fo=1, routed)           0.000     8.679    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  <hidden>
                         net (fo=1, routed)           0.000     8.793    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  <hidden>
                         net (fo=1, routed)           0.000     8.907    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  <hidden>
                         net (fo=1, routed)           0.000     9.021    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.243 r  <hidden>
                         net (fo=57, routed)          1.302    10.544    <hidden>
    SLICE_X13Y86         LUT4 (Prop_lut4_I2_O)        0.327    10.871 r  <hidden>
                         net (fo=1, routed)           1.074    11.945    <hidden>
    SLICE_X32Y86         LUT2 (Prop_lut2_I1_O)        0.326    12.271 r  <hidden>
                         net (fo=1, routed)           0.000    12.271    <hidden>
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.672 r  <hidden>
                         net (fo=1, routed)           0.000    12.672    <hidden>
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.786 r  <hidden>
                         net (fo=1, routed)           0.000    12.786    <hidden>
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.900 r  <hidden>
                         net (fo=1, routed)           0.000    12.900    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.213 f  <hidden>
                         net (fo=51, routed)          1.885    15.099    <hidden>
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.334    15.433 r  <hidden>
                         net (fo=1, routed)           0.635    16.067    <hidden>
    SLICE_X28Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.849 r  <hidden>
                         net (fo=1, routed)           0.000    16.849    <hidden>
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  <hidden>
                         net (fo=1, routed)           0.000    16.963    <hidden>
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  <hidden>
                         net (fo=1, routed)           0.000    17.077    <hidden>
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  <hidden>
                         net (fo=1, routed)           0.000    17.191    <hidden>
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.504 r  <hidden>
                         net (fo=59, routed)          1.932    19.436    <hidden>
    SLICE_X29Y82         LUT3 (Prop_lut3_I1_O)        0.306    19.742 r  <hidden>
                         net (fo=1, routed)           0.000    19.742    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.274 r  <hidden>
                         net (fo=1, routed)           0.000    20.274    <hidden>
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.388 r  <hidden>
                         net (fo=1, routed)           0.000    20.388    <hidden>
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.701 r  <hidden>
                         net (fo=58, routed)          1.747    22.448    <hidden>
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.306    22.754 r  <hidden>
                         net (fo=1, routed)           0.000    22.754    <hidden>
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.287 r  <hidden>
                         net (fo=1, routed)           0.000    23.287    <hidden>
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.404 r  <hidden>
                         net (fo=1, routed)           0.000    23.404    <hidden>
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.521 r  <hidden>
                         net (fo=1, routed)           0.000    23.521    <hidden>
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.638 r  <hidden>
                         net (fo=1, routed)           0.000    23.638    <hidden>
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.953 r  <hidden>
                         net (fo=57, routed)          2.014    25.966    <hidden>
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.307    26.273 r  <hidden>
                         net (fo=1, routed)           0.000    26.273    <hidden>
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  <hidden>
                         net (fo=1, routed)           0.000    26.823    <hidden>
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  <hidden>
                         net (fo=1, routed)           0.000    26.937    <hidden>
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.051 r  <hidden>
                         net (fo=1, routed)           0.000    27.051    <hidden>
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.165 r  <hidden>
                         net (fo=1, routed)           0.000    27.165    <hidden>
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.478 f  <hidden>
                         net (fo=56, routed)          1.489    28.967    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.306    29.273 r  <hidden>
                         net (fo=1, routed)           0.526    29.799    <hidden>
    SLICE_X34Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.394 r  <hidden>
                         net (fo=1, routed)           0.000    30.394    <hidden>
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.511 r  <hidden>
                         net (fo=1, routed)           0.000    30.511    <hidden>
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.628 r  <hidden>
                         net (fo=1, routed)           0.000    30.628    <hidden>
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.745 r  <hidden>
                         net (fo=1, routed)           0.000    30.745    <hidden>
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.060 f  <hidden>
                         net (fo=55, routed)          1.750    32.809    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.307    33.116 r  <hidden>
                         net (fo=1, routed)           0.554    33.670    <hidden>
    SLICE_X36Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.250 r  <hidden>
                         net (fo=1, routed)           0.000    34.250    <hidden>
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  <hidden>
                         net (fo=1, routed)           0.000    34.364    <hidden>
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  <hidden>
                         net (fo=1, routed)           0.000    34.478    <hidden>
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  <hidden>
                         net (fo=1, routed)           0.000    34.592    <hidden>
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.905 f  <hidden>
                         net (fo=54, routed)          0.938    35.843    <hidden>
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.306    36.149 r  <hidden>
                         net (fo=1, routed)           0.330    36.479    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.074 r  <hidden>
                         net (fo=1, routed)           0.000    37.074    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.191 r  <hidden>
                         net (fo=1, routed)           0.000    37.191    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.308 r  <hidden>
                         net (fo=1, routed)           0.000    37.308    <hidden>
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  <hidden>
                         net (fo=1, routed)           0.000    37.425    <hidden>
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.740 f  <hidden>
                         net (fo=53, routed)          1.427    39.167    <hidden>
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.307    39.474 r  <hidden>
                         net (fo=1, routed)           0.189    39.664    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.259 r  <hidden>
                         net (fo=1, routed)           0.000    40.259    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  <hidden>
                         net (fo=1, routed)           0.000    40.376    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  <hidden>
                         net (fo=1, routed)           0.000    40.493    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  <hidden>
                         net (fo=1, routed)           0.000    40.610    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.925 r  <hidden>
                         net (fo=52, routed)          1.342    42.267    <hidden>
    SLICE_X40Y81         LUT3 (Prop_lut3_I1_O)        0.307    42.574 r  <hidden>
                         net (fo=1, routed)           0.000    42.574    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.106 r  <hidden>
                         net (fo=1, routed)           0.000    43.106    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.220 r  <hidden>
                         net (fo=1, routed)           0.000    43.220    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.334 r  <hidden>
                         net (fo=1, routed)           0.000    43.334    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.448 r  <hidden>
                         net (fo=1, routed)           0.000    43.448    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.761 f  <hidden>
                         net (fo=51, routed)          1.447    45.208    <hidden>
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.306    45.514 r  <hidden>
                         net (fo=1, routed)           0.338    45.852    <hidden>
    SLICE_X41Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.432 r  <hidden>
                         net (fo=1, routed)           0.000    46.432    <hidden>
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.546 r  <hidden>
                         net (fo=1, routed)           0.000    46.546    <hidden>
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.660 r  <hidden>
                         net (fo=1, routed)           0.000    46.660    <hidden>
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.774 r  <hidden>
                         net (fo=1, routed)           0.000    46.774    <hidden>
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.087 f  <hidden>
                         net (fo=50, routed)          1.596    48.683    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    48.989 r  <hidden>
                         net (fo=1, routed)           0.189    49.178    <hidden>
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.773 r  <hidden>
                         net (fo=1, routed)           0.000    49.773    <hidden>
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  <hidden>
                         net (fo=1, routed)           0.000    49.890    <hidden>
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  <hidden>
                         net (fo=1, routed)           0.000    50.007    <hidden>
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  <hidden>
                         net (fo=1, routed)           0.000    50.124    <hidden>
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    50.439 f  <hidden>
                         net (fo=49, routed)          1.128    51.567    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.307    51.874 r  <hidden>
                         net (fo=1, routed)           0.517    52.391    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.971 r  <hidden>
                         net (fo=1, routed)           0.000    52.971    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.085 r  <hidden>
                         net (fo=1, routed)           0.000    53.085    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.199 r  <hidden>
                         net (fo=1, routed)           0.000    53.199    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.313 r  <hidden>
                         net (fo=1, routed)           0.000    53.313    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.626 f  <hidden>
                         net (fo=41, routed)          1.380    55.006    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    55.312 r  <hidden>
                         net (fo=1, routed)           0.513    55.826    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.406 r  <hidden>
                         net (fo=1, routed)           0.000    56.406    <hidden>
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.520 r  <hidden>
                         net (fo=1, routed)           0.000    56.520    <hidden>
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.634 r  <hidden>
                         net (fo=1, routed)           0.000    56.634    <hidden>
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.748 r  <hidden>
                         net (fo=1, routed)           0.000    56.748    <hidden>
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.061 r  <hidden>
                         net (fo=21, routed)          2.080    59.141    <hidden>
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.306    59.447 r  <hidden>
                         net (fo=1, routed)           0.000    59.447    <hidden>
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.848 r  <hidden>
                         net (fo=1, routed)           0.009    59.857    <hidden>
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.971 r  <hidden>
                         net (fo=1, routed)           0.000    59.971    <hidden>
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.085 r  <hidden>
                         net (fo=1, routed)           0.000    60.085    <hidden>
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.199 r  <hidden>
                         net (fo=1, routed)           0.000    60.199    <hidden>
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.512 r  <hidden>
                         net (fo=2, routed)           0.686    61.198    <hidden>
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.306    61.504 r  <hidden>
                         net (fo=21, routed)          1.411    62.914    <hidden>
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    63.038 r  <hidden>
                         net (fo=1, routed)           0.000    63.038    <hidden>
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.588 r  <hidden>
                         net (fo=1, routed)           0.009    63.597    <hidden>
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.711 r  <hidden>
                         net (fo=1, routed)           0.000    63.711    <hidden>
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  <hidden>
                         net (fo=1, routed)           0.000    63.825    <hidden>
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  <hidden>
                         net (fo=1, routed)           0.000    63.939    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.252 r  <hidden>
                         net (fo=2, routed)           0.988    65.240    <hidden>
    SLICE_X49Y76         LUT2 (Prop_lut2_I1_O)        0.306    65.546 r  <hidden>
                         net (fo=1, routed)           0.195    65.741    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.321 r  <hidden>
                         net (fo=1, routed)           0.000    66.321    <hidden>
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.435 r  <hidden>
                         net (fo=1, routed)           0.000    66.435    <hidden>
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.549 r  <hidden>
                         net (fo=1, routed)           0.000    66.549    <hidden>
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.663 r  <hidden>
                         net (fo=1, routed)           0.000    66.663    <hidden>
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.976 r  <hidden>
                         net (fo=17, routed)          1.418    68.394    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.023    72.417 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           0.911    73.328    converter_x/GRADOS_INT3_n_105
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    73.452 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.189    73.641    converter_x/i__carry_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    74.236 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.236    converter_x/_inferred__1/i__carry_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.353 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.353    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.470 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.470    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    74.689 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=89, routed)          3.954    78.644    converter_x/O[0]
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.295    78.939 r  converter_x/SEGMENTS_OBUF[7]_inst_i_265/O
                         net (fo=2, routed)           0.923    79.862    converter_x/SEGMENTS_OBUF[7]_inst_i_265_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    80.442 r  converter_x/SEGMENTS_OBUF[7]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.442    converter_x/SEGMENTS_OBUF[7]_inst_i_160_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.776 f  converter_x/SEGMENTS_OBUF[7]_inst_i_675/O[1]
                         net (fo=2, routed)           1.292    82.068    converter_x/GRADOS_INT1[6]
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.303    82.371 r  converter_x/SEGMENTS_OBUF[7]_inst_i_5061/O
                         net (fo=1, routed)           0.000    82.371    converter_x/SEGMENTS_OBUF[7]_inst_i_5061_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.921 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3867/CO[3]
                         net (fo=1, routed)           0.000    82.921    converter_x/SEGMENTS_OBUF[7]_inst_i_3867_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.035 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3160/CO[3]
                         net (fo=1, routed)           0.000    83.035    converter_x/SEGMENTS_OBUF[7]_inst_i_3160_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.369 r  converter_x/SEGMENTS_OBUF[7]_inst_i_2768/O[1]
                         net (fo=5, routed)           1.001    84.370    converter_x/split_x/centenas6[14]
    SLICE_X34Y90         LUT4 (Prop_lut4_I0_O)        0.303    84.673 r  converter_x/SEGMENTS_OBUF[7]_inst_i_1788/O
                         net (fo=92, routed)          3.644    88.316    split_x/SEGMENTS_OBUF[7]_inst_i_5100_0[13]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.153    88.469 r  split_x/SEGMENTS_OBUF[7]_inst_i_1255/O
                         net (fo=6, routed)           1.409    89.878    split_x/GRADOS_INT3_3[1]
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.331    90.209 r  split_x/SEGMENTS_OBUF[7]_inst_i_4027/O
                         net (fo=1, routed)           0.000    90.209    split_x/SEGMENTS_OBUF[7]_inst_i_4027_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.759 r  split_x/SEGMENTS_OBUF[7]_inst_i_2788/CO[3]
                         net (fo=1, routed)           0.000    90.759    split_x/SEGMENTS_OBUF[7]_inst_i_2788_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  split_x/SEGMENTS_OBUF[7]_inst_i_1429/CO[3]
                         net (fo=1, routed)           0.000    90.873    split_x/SEGMENTS_OBUF[7]_inst_i_1429_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  split_x/SEGMENTS_OBUF[7]_inst_i_2815/CO[3]
                         net (fo=1, routed)           0.000    90.987    split_x/SEGMENTS_OBUF[7]_inst_i_2815_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  split_x/SEGMENTS_OBUF[7]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000    91.101    split_x/SEGMENTS_OBUF[7]_inst_i_2816_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.215 r  split_x/SEGMENTS_OBUF[7]_inst_i_3992/CO[3]
                         net (fo=1, routed)           0.000    91.215    split_x/SEGMENTS_OBUF[7]_inst_i_3992_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.486 f  split_x/SEGMENTS_OBUF[7]_inst_i_3970/CO[0]
                         net (fo=40, routed)          1.713    93.199    split_x/SEGMENTS_OBUF[7]_inst_i_3992_0[0]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.401    93.600 r  split_x/SEGMENTS_OBUF[7]_inst_i_5131/O
                         net (fo=2, routed)           1.145    94.745    split_x/SEGMENTS_OBUF[7]_inst_i_5131_n_0
    SLICE_X47Y94         LUT4 (Prop_lut4_I3_O)        0.326    95.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_5135/O
                         net (fo=1, routed)           0.000    95.071    split_x/SEGMENTS_OBUF[7]_inst_i_5135_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.621 r  split_x/SEGMENTS_OBUF[7]_inst_i_3990/CO[3]
                         net (fo=1, routed)           0.000    95.621    split_x/SEGMENTS_OBUF[7]_inst_i_3990_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.735 r  split_x/SEGMENTS_OBUF[7]_inst_i_5100/CO[3]
                         net (fo=1, routed)           0.000    95.735    split_x/SEGMENTS_OBUF[7]_inst_i_5100_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.849 r  split_x/SEGMENTS_OBUF[7]_inst_i_3948/CO[3]
                         net (fo=1, routed)           0.000    95.849    split_x/SEGMENTS_OBUF[7]_inst_i_3948_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_2699/O[0]
                         net (fo=3, routed)           0.648    96.719    split_x/SEGMENTS_OBUF[7]_inst_i_2699_n_7
    SLICE_X49Y98         LUT3 (Prop_lut3_I0_O)        0.325    97.044 r  split_x/SEGMENTS_OBUF[7]_inst_i_3949/O
                         net (fo=2, routed)           0.977    98.021    split_x/SEGMENTS_OBUF[7]_inst_i_3949_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.354    98.375 r  split_x/SEGMENTS_OBUF[7]_inst_i_2690/O
                         net (fo=2, routed)           0.851    99.226    split_x/SEGMENTS_OBUF[7]_inst_i_2690_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.332    99.558 r  split_x/SEGMENTS_OBUF[7]_inst_i_2694/O
                         net (fo=1, routed)           0.000    99.558    split_x/SEGMENTS_OBUF[7]_inst_i_2694_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.934 r  split_x/SEGMENTS_OBUF[7]_inst_i_1374/CO[3]
                         net (fo=1, routed)           0.000    99.934    split_x/SEGMENTS_OBUF[7]_inst_i_1374_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   100.257 r  split_x/SEGMENTS_OBUF[7]_inst_i_690/O[1]
                         net (fo=7, routed)           1.199   101.456    split_x/SEGMENTS_OBUF[7]_inst_i_690_n_6
    SLICE_X51Y101        LUT2 (Prop_lut2_I0_O)        0.306   101.762 r  split_x/SEGMENTS_OBUF[7]_inst_i_1416/O
                         net (fo=1, routed)           0.000   101.762    split_x/SEGMENTS_OBUF[7]_inst_i_1416_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  split_x/SEGMENTS_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000   102.312    split_x/SEGMENTS_OBUF[7]_inst_i_721_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.646 r  split_x/SEGMENTS_OBUF[7]_inst_i_341/O[1]
                         net (fo=3, routed)           1.030   103.676    converter_x/SEGMENTS_OBUF[7]_inst_i_183[1]
    SLICE_X53Y99         LUT4 (Prop_lut4_I0_O)        0.303   103.979 r  converter_x/SEGMENTS_OBUF[7]_inst_i_709/O
                         net (fo=1, routed)           0.624   104.602    split_x/SEGMENTS_OBUF[7]_inst_i_183_0[2]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   105.000 r  split_x/SEGMENTS_OBUF[7]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.001   105.001    split_x/SEGMENTS_OBUF[7]_inst_i_335_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.272 r  split_x/SEGMENTS_OBUF[7]_inst_i_183/CO[0]
                         net (fo=66, routed)          1.754   107.026    split_x/GRADOS_INT3_13[0]
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.373   107.399 r  split_x/SEGMENTS_OBUF[7]_inst_i_332/O
                         net (fo=1, routed)           0.887   108.286    split_x/SEGMENTS_OBUF[7]_inst_i_332_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376   108.662 f  split_x/SEGMENTS_OBUF[7]_inst_i_178/O[0]
                         net (fo=3, routed)           0.443   109.106    split_x/unidades4[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.295   109.401 r  split_x/SEGMENTS_OBUF[7]_inst_i_328/O
                         net (fo=1, routed)           0.813   110.214    split_x/SEGMENTS_OBUF[7]_inst_i_328_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.870 r  split_x/SEGMENTS_OBUF[7]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000   110.870    split_x/SEGMENTS_OBUF[7]_inst_i_177_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.092 r  split_x/SEGMENTS_OBUF[7]_inst_i_4093/O[0]
                         net (fo=1, routed)           0.874   111.966    split_x/unidades5[5]
    SLICE_X56Y94         LUT6 (Prop_lut6_I0_O)        0.299   112.265 r  split_x/SEGMENTS_OBUF[7]_inst_i_2871/O
                         net (fo=38, routed)          1.976   114.242    split_x/SEGMENTS_OBUF[7]_inst_i_2871_n_0
    SLICE_X69Y98         LUT3 (Prop_lut3_I1_O)        0.152   114.394 r  split_x/SEGMENTS_OBUF[7]_inst_i_2855/O
                         net (fo=2, routed)           0.798   115.192    split_x/SEGMENTS_OBUF[7]_inst_i_2855_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758   115.950 r  split_x/SEGMENTS_OBUF[7]_inst_i_5197/CO[3]
                         net (fo=1, routed)           0.000   115.950    split_x/SEGMENTS_OBUF[7]_inst_i_5197_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.067 r  split_x/SEGMENTS_OBUF[7]_inst_i_4070/CO[3]
                         net (fo=1, routed)           0.000   116.067    split_x/SEGMENTS_OBUF[7]_inst_i_4070_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.184 r  split_x/SEGMENTS_OBUF[7]_inst_i_2830/CO[3]
                         net (fo=1, routed)           0.001   116.184    split_x/SEGMENTS_OBUF[7]_inst_i_2830_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.301 r  split_x/SEGMENTS_OBUF[7]_inst_i_1495/CO[3]
                         net (fo=1, routed)           0.000   116.301    split_x/SEGMENTS_OBUF[7]_inst_i_1495_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   116.540 r  split_x/SEGMENTS_OBUF[7]_inst_i_2874/O[2]
                         net (fo=4, routed)           0.817   117.357    split_x/SEGMENTS_OBUF[7]_inst_i_2874_n_5
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.327   117.684 r  split_x/SEGMENTS_OBUF[7]_inst_i_1511/O
                         net (fo=1, routed)           0.618   118.302    split_x/SEGMENTS_OBUF[7]_inst_i_1511_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.655   118.957 r  split_x/SEGMENTS_OBUF[7]_inst_i_762/O[3]
                         net (fo=3, routed)           0.974   119.930    split_x/SEGMENTS_OBUF[7]_inst_i_762_n_4
    SLICE_X66Y102        LUT3 (Prop_lut3_I1_O)        0.307   120.237 r  split_x/SEGMENTS_OBUF[7]_inst_i_767/O
                         net (fo=2, routed)           0.856   121.094    split_x/SEGMENTS_OBUF[7]_inst_i_767_n_0
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.153   121.247 r  split_x/SEGMENTS_OBUF[7]_inst_i_356/O
                         net (fo=2, routed)           0.550   121.797    split_x/SEGMENTS_OBUF[7]_inst_i_356_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I0_O)        0.331   122.128 r  split_x/SEGMENTS_OBUF[7]_inst_i_360/O
                         net (fo=1, routed)           0.000   122.128    split_x/SEGMENTS_OBUF[7]_inst_i_360_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   122.526 r  split_x/SEGMENTS_OBUF[7]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000   122.526    split_x/SEGMENTS_OBUF[7]_inst_i_189_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.860 r  split_x/SEGMENTS_OBUF[7]_inst_i_351/O[1]
                         net (fo=2, routed)           0.823   123.683    split_x/SEGMENTS_OBUF[7]_inst_i_351_n_6
    SLICE_X64Y105        LUT2 (Prop_lut2_I0_O)        0.303   123.986 r  split_x/SEGMENTS_OBUF[7]_inst_i_353/O
                         net (fo=1, routed)           0.000   123.986    split_x/SEGMENTS_OBUF[7]_inst_i_353_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   124.566 r  split_x/SEGMENTS_OBUF[7]_inst_i_188/O[2]
                         net (fo=1, routed)           1.110   125.676    split_x/SEGMENTS_OBUF[7]_inst_i_188_n_5
    SLICE_X58Y108        LUT2 (Prop_lut2_I1_O)        0.302   125.978 r  split_x/SEGMENTS_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000   125.978    split_x/SEGMENTS_OBUF[7]_inst_i_108_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   126.230 r  split_x/SEGMENTS_OBUF[7]_inst_i_63/O[0]
                         net (fo=3, routed)           1.574   127.804    split_x/SEGMENTS_OBUF[7]_inst_i_63_n_7
    SLICE_X37Y117        LUT6 (Prop_lut6_I4_O)        0.295   128.099 f  split_x/SEGMENTS_OBUF[7]_inst_i_31/O
                         net (fo=1, routed)           0.000   128.099    fsm_inst/unidades[1]
    SLICE_X37Y117        MUXF7 (Prop_muxf7_I0_O)      0.212   128.311 f  fsm_inst/SEGMENTS_OBUF[7]_inst_i_10/O
                         net (fo=8, routed)           1.352   129.663    fsm_inst/SEGMENTS_OBUF[7]_inst_i_10_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I0_O)        0.299   129.962 r  fsm_inst/SEGMENTS_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           1.015   130.977    fsm_inst/SEGMENTS_OBUF[7]_inst_i_3_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I1_O)        0.124   131.101 r  fsm_inst/SEGMENTS_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.488   133.589    SEGMENTS_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.539   137.128 r  SEGMENTS_OBUF[7]_inst/O
                         net (fo=0)                   0.000   137.128    SEGMENTS[7]
    H15                                                               r  SEGMENTS[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        131.556ns  (logic 55.155ns (41.925%)  route 76.401ns (58.075%))
  Logic Levels:           174  (CARRY4=125 DSP48E1=1 LUT1=10 LUT2=8 LUT3=12 LUT4=5 LUT5=3 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X15Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/Q
                         net (fo=44, routed)          2.451     8.157    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  <hidden>
                         net (fo=1, routed)           0.000     8.281    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.679 r  <hidden>
                         net (fo=1, routed)           0.000     8.679    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  <hidden>
                         net (fo=1, routed)           0.000     8.793    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  <hidden>
                         net (fo=1, routed)           0.000     8.907    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  <hidden>
                         net (fo=1, routed)           0.000     9.021    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.243 r  <hidden>
                         net (fo=57, routed)          1.302    10.544    <hidden>
    SLICE_X13Y86         LUT4 (Prop_lut4_I2_O)        0.327    10.871 r  <hidden>
                         net (fo=1, routed)           1.074    11.945    <hidden>
    SLICE_X32Y86         LUT2 (Prop_lut2_I1_O)        0.326    12.271 r  <hidden>
                         net (fo=1, routed)           0.000    12.271    <hidden>
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.672 r  <hidden>
                         net (fo=1, routed)           0.000    12.672    <hidden>
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.786 r  <hidden>
                         net (fo=1, routed)           0.000    12.786    <hidden>
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.900 r  <hidden>
                         net (fo=1, routed)           0.000    12.900    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.213 f  <hidden>
                         net (fo=51, routed)          1.885    15.099    <hidden>
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.334    15.433 r  <hidden>
                         net (fo=1, routed)           0.635    16.067    <hidden>
    SLICE_X28Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.849 r  <hidden>
                         net (fo=1, routed)           0.000    16.849    <hidden>
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  <hidden>
                         net (fo=1, routed)           0.000    16.963    <hidden>
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  <hidden>
                         net (fo=1, routed)           0.000    17.077    <hidden>
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  <hidden>
                         net (fo=1, routed)           0.000    17.191    <hidden>
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.504 r  <hidden>
                         net (fo=59, routed)          1.932    19.436    <hidden>
    SLICE_X29Y82         LUT3 (Prop_lut3_I1_O)        0.306    19.742 r  <hidden>
                         net (fo=1, routed)           0.000    19.742    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.274 r  <hidden>
                         net (fo=1, routed)           0.000    20.274    <hidden>
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.388 r  <hidden>
                         net (fo=1, routed)           0.000    20.388    <hidden>
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.701 r  <hidden>
                         net (fo=58, routed)          1.747    22.448    <hidden>
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.306    22.754 r  <hidden>
                         net (fo=1, routed)           0.000    22.754    <hidden>
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.287 r  <hidden>
                         net (fo=1, routed)           0.000    23.287    <hidden>
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.404 r  <hidden>
                         net (fo=1, routed)           0.000    23.404    <hidden>
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.521 r  <hidden>
                         net (fo=1, routed)           0.000    23.521    <hidden>
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.638 r  <hidden>
                         net (fo=1, routed)           0.000    23.638    <hidden>
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.953 r  <hidden>
                         net (fo=57, routed)          2.014    25.966    <hidden>
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.307    26.273 r  <hidden>
                         net (fo=1, routed)           0.000    26.273    <hidden>
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  <hidden>
                         net (fo=1, routed)           0.000    26.823    <hidden>
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  <hidden>
                         net (fo=1, routed)           0.000    26.937    <hidden>
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.051 r  <hidden>
                         net (fo=1, routed)           0.000    27.051    <hidden>
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.165 r  <hidden>
                         net (fo=1, routed)           0.000    27.165    <hidden>
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.478 f  <hidden>
                         net (fo=56, routed)          1.489    28.967    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.306    29.273 r  <hidden>
                         net (fo=1, routed)           0.526    29.799    <hidden>
    SLICE_X34Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.394 r  <hidden>
                         net (fo=1, routed)           0.000    30.394    <hidden>
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.511 r  <hidden>
                         net (fo=1, routed)           0.000    30.511    <hidden>
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.628 r  <hidden>
                         net (fo=1, routed)           0.000    30.628    <hidden>
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.745 r  <hidden>
                         net (fo=1, routed)           0.000    30.745    <hidden>
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.060 f  <hidden>
                         net (fo=55, routed)          1.750    32.809    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.307    33.116 r  <hidden>
                         net (fo=1, routed)           0.554    33.670    <hidden>
    SLICE_X36Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.250 r  <hidden>
                         net (fo=1, routed)           0.000    34.250    <hidden>
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  <hidden>
                         net (fo=1, routed)           0.000    34.364    <hidden>
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  <hidden>
                         net (fo=1, routed)           0.000    34.478    <hidden>
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  <hidden>
                         net (fo=1, routed)           0.000    34.592    <hidden>
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.905 f  <hidden>
                         net (fo=54, routed)          0.938    35.843    <hidden>
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.306    36.149 r  <hidden>
                         net (fo=1, routed)           0.330    36.479    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.074 r  <hidden>
                         net (fo=1, routed)           0.000    37.074    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.191 r  <hidden>
                         net (fo=1, routed)           0.000    37.191    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.308 r  <hidden>
                         net (fo=1, routed)           0.000    37.308    <hidden>
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  <hidden>
                         net (fo=1, routed)           0.000    37.425    <hidden>
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.740 f  <hidden>
                         net (fo=53, routed)          1.427    39.167    <hidden>
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.307    39.474 r  <hidden>
                         net (fo=1, routed)           0.189    39.664    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.259 r  <hidden>
                         net (fo=1, routed)           0.000    40.259    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  <hidden>
                         net (fo=1, routed)           0.000    40.376    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  <hidden>
                         net (fo=1, routed)           0.000    40.493    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  <hidden>
                         net (fo=1, routed)           0.000    40.610    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.925 r  <hidden>
                         net (fo=52, routed)          1.342    42.267    <hidden>
    SLICE_X40Y81         LUT3 (Prop_lut3_I1_O)        0.307    42.574 r  <hidden>
                         net (fo=1, routed)           0.000    42.574    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.106 r  <hidden>
                         net (fo=1, routed)           0.000    43.106    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.220 r  <hidden>
                         net (fo=1, routed)           0.000    43.220    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.334 r  <hidden>
                         net (fo=1, routed)           0.000    43.334    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.448 r  <hidden>
                         net (fo=1, routed)           0.000    43.448    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.761 f  <hidden>
                         net (fo=51, routed)          1.447    45.208    <hidden>
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.306    45.514 r  <hidden>
                         net (fo=1, routed)           0.338    45.852    <hidden>
    SLICE_X41Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.432 r  <hidden>
                         net (fo=1, routed)           0.000    46.432    <hidden>
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.546 r  <hidden>
                         net (fo=1, routed)           0.000    46.546    <hidden>
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.660 r  <hidden>
                         net (fo=1, routed)           0.000    46.660    <hidden>
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.774 r  <hidden>
                         net (fo=1, routed)           0.000    46.774    <hidden>
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.087 f  <hidden>
                         net (fo=50, routed)          1.596    48.683    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    48.989 r  <hidden>
                         net (fo=1, routed)           0.189    49.178    <hidden>
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.773 r  <hidden>
                         net (fo=1, routed)           0.000    49.773    <hidden>
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  <hidden>
                         net (fo=1, routed)           0.000    49.890    <hidden>
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  <hidden>
                         net (fo=1, routed)           0.000    50.007    <hidden>
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  <hidden>
                         net (fo=1, routed)           0.000    50.124    <hidden>
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    50.439 f  <hidden>
                         net (fo=49, routed)          1.128    51.567    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.307    51.874 r  <hidden>
                         net (fo=1, routed)           0.517    52.391    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.971 r  <hidden>
                         net (fo=1, routed)           0.000    52.971    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.085 r  <hidden>
                         net (fo=1, routed)           0.000    53.085    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.199 r  <hidden>
                         net (fo=1, routed)           0.000    53.199    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.313 r  <hidden>
                         net (fo=1, routed)           0.000    53.313    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.626 f  <hidden>
                         net (fo=41, routed)          1.380    55.006    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    55.312 r  <hidden>
                         net (fo=1, routed)           0.513    55.826    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.406 r  <hidden>
                         net (fo=1, routed)           0.000    56.406    <hidden>
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.520 r  <hidden>
                         net (fo=1, routed)           0.000    56.520    <hidden>
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.634 r  <hidden>
                         net (fo=1, routed)           0.000    56.634    <hidden>
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.748 r  <hidden>
                         net (fo=1, routed)           0.000    56.748    <hidden>
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.061 r  <hidden>
                         net (fo=21, routed)          2.080    59.141    <hidden>
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.306    59.447 r  <hidden>
                         net (fo=1, routed)           0.000    59.447    <hidden>
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.848 r  <hidden>
                         net (fo=1, routed)           0.009    59.857    <hidden>
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.971 r  <hidden>
                         net (fo=1, routed)           0.000    59.971    <hidden>
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.085 r  <hidden>
                         net (fo=1, routed)           0.000    60.085    <hidden>
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.199 r  <hidden>
                         net (fo=1, routed)           0.000    60.199    <hidden>
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.512 r  <hidden>
                         net (fo=2, routed)           0.686    61.198    <hidden>
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.306    61.504 r  <hidden>
                         net (fo=21, routed)          1.411    62.914    <hidden>
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    63.038 r  <hidden>
                         net (fo=1, routed)           0.000    63.038    <hidden>
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.588 r  <hidden>
                         net (fo=1, routed)           0.009    63.597    <hidden>
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.711 r  <hidden>
                         net (fo=1, routed)           0.000    63.711    <hidden>
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  <hidden>
                         net (fo=1, routed)           0.000    63.825    <hidden>
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  <hidden>
                         net (fo=1, routed)           0.000    63.939    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.252 r  <hidden>
                         net (fo=2, routed)           0.988    65.240    <hidden>
    SLICE_X49Y76         LUT2 (Prop_lut2_I1_O)        0.306    65.546 r  <hidden>
                         net (fo=1, routed)           0.195    65.741    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.321 r  <hidden>
                         net (fo=1, routed)           0.000    66.321    <hidden>
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.435 r  <hidden>
                         net (fo=1, routed)           0.000    66.435    <hidden>
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.549 r  <hidden>
                         net (fo=1, routed)           0.000    66.549    <hidden>
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.663 r  <hidden>
                         net (fo=1, routed)           0.000    66.663    <hidden>
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.976 r  <hidden>
                         net (fo=17, routed)          1.418    68.394    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.023    72.417 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           0.911    73.328    converter_x/GRADOS_INT3_n_105
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    73.452 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.189    73.641    converter_x/i__carry_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    74.236 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.236    converter_x/_inferred__1/i__carry_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.353 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.353    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.470 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.470    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    74.689 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=89, routed)          3.954    78.644    converter_x/O[0]
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.295    78.939 r  converter_x/SEGMENTS_OBUF[7]_inst_i_265/O
                         net (fo=2, routed)           0.923    79.862    converter_x/SEGMENTS_OBUF[7]_inst_i_265_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    80.442 r  converter_x/SEGMENTS_OBUF[7]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.442    converter_x/SEGMENTS_OBUF[7]_inst_i_160_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.776 f  converter_x/SEGMENTS_OBUF[7]_inst_i_675/O[1]
                         net (fo=2, routed)           1.292    82.068    converter_x/GRADOS_INT1[6]
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.303    82.371 r  converter_x/SEGMENTS_OBUF[7]_inst_i_5061/O
                         net (fo=1, routed)           0.000    82.371    converter_x/SEGMENTS_OBUF[7]_inst_i_5061_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.921 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3867/CO[3]
                         net (fo=1, routed)           0.000    82.921    converter_x/SEGMENTS_OBUF[7]_inst_i_3867_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.035 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3160/CO[3]
                         net (fo=1, routed)           0.000    83.035    converter_x/SEGMENTS_OBUF[7]_inst_i_3160_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.369 r  converter_x/SEGMENTS_OBUF[7]_inst_i_2768/O[1]
                         net (fo=5, routed)           1.001    84.370    converter_x/split_x/centenas6[14]
    SLICE_X34Y90         LUT4 (Prop_lut4_I0_O)        0.303    84.673 r  converter_x/SEGMENTS_OBUF[7]_inst_i_1788/O
                         net (fo=92, routed)          3.644    88.316    split_x/SEGMENTS_OBUF[7]_inst_i_5100_0[13]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.153    88.469 r  split_x/SEGMENTS_OBUF[7]_inst_i_1255/O
                         net (fo=6, routed)           1.409    89.878    split_x/GRADOS_INT3_3[1]
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.331    90.209 r  split_x/SEGMENTS_OBUF[7]_inst_i_4027/O
                         net (fo=1, routed)           0.000    90.209    split_x/SEGMENTS_OBUF[7]_inst_i_4027_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.759 r  split_x/SEGMENTS_OBUF[7]_inst_i_2788/CO[3]
                         net (fo=1, routed)           0.000    90.759    split_x/SEGMENTS_OBUF[7]_inst_i_2788_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  split_x/SEGMENTS_OBUF[7]_inst_i_1429/CO[3]
                         net (fo=1, routed)           0.000    90.873    split_x/SEGMENTS_OBUF[7]_inst_i_1429_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  split_x/SEGMENTS_OBUF[7]_inst_i_2815/CO[3]
                         net (fo=1, routed)           0.000    90.987    split_x/SEGMENTS_OBUF[7]_inst_i_2815_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  split_x/SEGMENTS_OBUF[7]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000    91.101    split_x/SEGMENTS_OBUF[7]_inst_i_2816_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.215 r  split_x/SEGMENTS_OBUF[7]_inst_i_3992/CO[3]
                         net (fo=1, routed)           0.000    91.215    split_x/SEGMENTS_OBUF[7]_inst_i_3992_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.486 f  split_x/SEGMENTS_OBUF[7]_inst_i_3970/CO[0]
                         net (fo=40, routed)          1.713    93.199    split_x/SEGMENTS_OBUF[7]_inst_i_3992_0[0]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.401    93.600 r  split_x/SEGMENTS_OBUF[7]_inst_i_5131/O
                         net (fo=2, routed)           1.145    94.745    split_x/SEGMENTS_OBUF[7]_inst_i_5131_n_0
    SLICE_X47Y94         LUT4 (Prop_lut4_I3_O)        0.326    95.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_5135/O
                         net (fo=1, routed)           0.000    95.071    split_x/SEGMENTS_OBUF[7]_inst_i_5135_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.621 r  split_x/SEGMENTS_OBUF[7]_inst_i_3990/CO[3]
                         net (fo=1, routed)           0.000    95.621    split_x/SEGMENTS_OBUF[7]_inst_i_3990_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.735 r  split_x/SEGMENTS_OBUF[7]_inst_i_5100/CO[3]
                         net (fo=1, routed)           0.000    95.735    split_x/SEGMENTS_OBUF[7]_inst_i_5100_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.849 r  split_x/SEGMENTS_OBUF[7]_inst_i_3948/CO[3]
                         net (fo=1, routed)           0.000    95.849    split_x/SEGMENTS_OBUF[7]_inst_i_3948_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_2699/O[0]
                         net (fo=3, routed)           0.648    96.719    split_x/SEGMENTS_OBUF[7]_inst_i_2699_n_7
    SLICE_X49Y98         LUT3 (Prop_lut3_I0_O)        0.325    97.044 r  split_x/SEGMENTS_OBUF[7]_inst_i_3949/O
                         net (fo=2, routed)           0.977    98.021    split_x/SEGMENTS_OBUF[7]_inst_i_3949_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.354    98.375 r  split_x/SEGMENTS_OBUF[7]_inst_i_2690/O
                         net (fo=2, routed)           0.851    99.226    split_x/SEGMENTS_OBUF[7]_inst_i_2690_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.332    99.558 r  split_x/SEGMENTS_OBUF[7]_inst_i_2694/O
                         net (fo=1, routed)           0.000    99.558    split_x/SEGMENTS_OBUF[7]_inst_i_2694_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.934 r  split_x/SEGMENTS_OBUF[7]_inst_i_1374/CO[3]
                         net (fo=1, routed)           0.000    99.934    split_x/SEGMENTS_OBUF[7]_inst_i_1374_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   100.257 r  split_x/SEGMENTS_OBUF[7]_inst_i_690/O[1]
                         net (fo=7, routed)           1.199   101.456    split_x/SEGMENTS_OBUF[7]_inst_i_690_n_6
    SLICE_X51Y101        LUT2 (Prop_lut2_I0_O)        0.306   101.762 r  split_x/SEGMENTS_OBUF[7]_inst_i_1416/O
                         net (fo=1, routed)           0.000   101.762    split_x/SEGMENTS_OBUF[7]_inst_i_1416_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  split_x/SEGMENTS_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000   102.312    split_x/SEGMENTS_OBUF[7]_inst_i_721_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.646 r  split_x/SEGMENTS_OBUF[7]_inst_i_341/O[1]
                         net (fo=3, routed)           1.030   103.676    converter_x/SEGMENTS_OBUF[7]_inst_i_183[1]
    SLICE_X53Y99         LUT4 (Prop_lut4_I0_O)        0.303   103.979 r  converter_x/SEGMENTS_OBUF[7]_inst_i_709/O
                         net (fo=1, routed)           0.624   104.602    split_x/SEGMENTS_OBUF[7]_inst_i_183_0[2]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   105.000 r  split_x/SEGMENTS_OBUF[7]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.001   105.001    split_x/SEGMENTS_OBUF[7]_inst_i_335_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.272 r  split_x/SEGMENTS_OBUF[7]_inst_i_183/CO[0]
                         net (fo=66, routed)          1.754   107.026    split_x/GRADOS_INT3_13[0]
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.373   107.399 r  split_x/SEGMENTS_OBUF[7]_inst_i_332/O
                         net (fo=1, routed)           0.887   108.286    split_x/SEGMENTS_OBUF[7]_inst_i_332_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376   108.662 f  split_x/SEGMENTS_OBUF[7]_inst_i_178/O[0]
                         net (fo=3, routed)           0.443   109.106    split_x/unidades4[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.295   109.401 r  split_x/SEGMENTS_OBUF[7]_inst_i_328/O
                         net (fo=1, routed)           0.813   110.214    split_x/SEGMENTS_OBUF[7]_inst_i_328_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.870 r  split_x/SEGMENTS_OBUF[7]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000   110.870    split_x/SEGMENTS_OBUF[7]_inst_i_177_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.092 r  split_x/SEGMENTS_OBUF[7]_inst_i_4093/O[0]
                         net (fo=1, routed)           0.874   111.966    split_x/unidades5[5]
    SLICE_X56Y94         LUT6 (Prop_lut6_I0_O)        0.299   112.265 r  split_x/SEGMENTS_OBUF[7]_inst_i_2871/O
                         net (fo=38, routed)          1.976   114.242    split_x/SEGMENTS_OBUF[7]_inst_i_2871_n_0
    SLICE_X69Y98         LUT3 (Prop_lut3_I1_O)        0.152   114.394 r  split_x/SEGMENTS_OBUF[7]_inst_i_2855/O
                         net (fo=2, routed)           0.798   115.192    split_x/SEGMENTS_OBUF[7]_inst_i_2855_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758   115.950 r  split_x/SEGMENTS_OBUF[7]_inst_i_5197/CO[3]
                         net (fo=1, routed)           0.000   115.950    split_x/SEGMENTS_OBUF[7]_inst_i_5197_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.067 r  split_x/SEGMENTS_OBUF[7]_inst_i_4070/CO[3]
                         net (fo=1, routed)           0.000   116.067    split_x/SEGMENTS_OBUF[7]_inst_i_4070_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.184 r  split_x/SEGMENTS_OBUF[7]_inst_i_2830/CO[3]
                         net (fo=1, routed)           0.001   116.184    split_x/SEGMENTS_OBUF[7]_inst_i_2830_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.301 r  split_x/SEGMENTS_OBUF[7]_inst_i_1495/CO[3]
                         net (fo=1, routed)           0.000   116.301    split_x/SEGMENTS_OBUF[7]_inst_i_1495_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   116.540 r  split_x/SEGMENTS_OBUF[7]_inst_i_2874/O[2]
                         net (fo=4, routed)           0.817   117.357    split_x/SEGMENTS_OBUF[7]_inst_i_2874_n_5
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.327   117.684 r  split_x/SEGMENTS_OBUF[7]_inst_i_1511/O
                         net (fo=1, routed)           0.618   118.302    split_x/SEGMENTS_OBUF[7]_inst_i_1511_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.655   118.957 r  split_x/SEGMENTS_OBUF[7]_inst_i_762/O[3]
                         net (fo=3, routed)           0.974   119.930    split_x/SEGMENTS_OBUF[7]_inst_i_762_n_4
    SLICE_X66Y102        LUT3 (Prop_lut3_I1_O)        0.307   120.237 r  split_x/SEGMENTS_OBUF[7]_inst_i_767/O
                         net (fo=2, routed)           0.856   121.094    split_x/SEGMENTS_OBUF[7]_inst_i_767_n_0
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.153   121.247 r  split_x/SEGMENTS_OBUF[7]_inst_i_356/O
                         net (fo=2, routed)           0.550   121.797    split_x/SEGMENTS_OBUF[7]_inst_i_356_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I0_O)        0.331   122.128 r  split_x/SEGMENTS_OBUF[7]_inst_i_360/O
                         net (fo=1, routed)           0.000   122.128    split_x/SEGMENTS_OBUF[7]_inst_i_360_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   122.526 r  split_x/SEGMENTS_OBUF[7]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000   122.526    split_x/SEGMENTS_OBUF[7]_inst_i_189_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.860 r  split_x/SEGMENTS_OBUF[7]_inst_i_351/O[1]
                         net (fo=2, routed)           0.823   123.683    split_x/SEGMENTS_OBUF[7]_inst_i_351_n_6
    SLICE_X64Y105        LUT2 (Prop_lut2_I0_O)        0.303   123.986 r  split_x/SEGMENTS_OBUF[7]_inst_i_353/O
                         net (fo=1, routed)           0.000   123.986    split_x/SEGMENTS_OBUF[7]_inst_i_353_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   124.566 r  split_x/SEGMENTS_OBUF[7]_inst_i_188/O[2]
                         net (fo=1, routed)           1.110   125.676    split_x/SEGMENTS_OBUF[7]_inst_i_188_n_5
    SLICE_X58Y108        LUT2 (Prop_lut2_I1_O)        0.302   125.978 r  split_x/SEGMENTS_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000   125.978    split_x/SEGMENTS_OBUF[7]_inst_i_108_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   126.230 r  split_x/SEGMENTS_OBUF[7]_inst_i_63/O[0]
                         net (fo=3, routed)           1.574   127.804    split_x/SEGMENTS_OBUF[7]_inst_i_63_n_7
    SLICE_X37Y117        LUT6 (Prop_lut6_I4_O)        0.295   128.099 r  split_x/SEGMENTS_OBUF[7]_inst_i_31/O
                         net (fo=1, routed)           0.000   128.099    fsm_inst/unidades[1]
    SLICE_X37Y117        MUXF7 (Prop_muxf7_I0_O)      0.212   128.311 r  fsm_inst/SEGMENTS_OBUF[7]_inst_i_10/O
                         net (fo=8, routed)           1.351   129.662    fsm_inst/SEGMENTS_OBUF[7]_inst_i_10_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I5_O)        0.299   129.961 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.304   130.265    fsm_inst/SEGMENTS_OBUF[6]_inst_i_3_n_0
    SLICE_X30Y114        LUT6 (Prop_lut6_I1_O)        0.124   130.389 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.879   133.268    SEGMENTS_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537   136.806 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000   136.806    SEGMENTS[6]
    L18                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        131.054ns  (logic 55.111ns (42.052%)  route 75.943ns (57.948%))
  Logic Levels:           174  (CARRY4=125 DSP48E1=1 LUT1=10 LUT2=8 LUT3=12 LUT4=5 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X15Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/Q
                         net (fo=44, routed)          2.451     8.157    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  <hidden>
                         net (fo=1, routed)           0.000     8.281    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.679 r  <hidden>
                         net (fo=1, routed)           0.000     8.679    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  <hidden>
                         net (fo=1, routed)           0.000     8.793    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  <hidden>
                         net (fo=1, routed)           0.000     8.907    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  <hidden>
                         net (fo=1, routed)           0.000     9.021    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.243 r  <hidden>
                         net (fo=57, routed)          1.302    10.544    <hidden>
    SLICE_X13Y86         LUT4 (Prop_lut4_I2_O)        0.327    10.871 r  <hidden>
                         net (fo=1, routed)           1.074    11.945    <hidden>
    SLICE_X32Y86         LUT2 (Prop_lut2_I1_O)        0.326    12.271 r  <hidden>
                         net (fo=1, routed)           0.000    12.271    <hidden>
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.672 r  <hidden>
                         net (fo=1, routed)           0.000    12.672    <hidden>
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.786 r  <hidden>
                         net (fo=1, routed)           0.000    12.786    <hidden>
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.900 r  <hidden>
                         net (fo=1, routed)           0.000    12.900    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.213 f  <hidden>
                         net (fo=51, routed)          1.885    15.099    <hidden>
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.334    15.433 r  <hidden>
                         net (fo=1, routed)           0.635    16.067    <hidden>
    SLICE_X28Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.849 r  <hidden>
                         net (fo=1, routed)           0.000    16.849    <hidden>
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  <hidden>
                         net (fo=1, routed)           0.000    16.963    <hidden>
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  <hidden>
                         net (fo=1, routed)           0.000    17.077    <hidden>
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  <hidden>
                         net (fo=1, routed)           0.000    17.191    <hidden>
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.504 r  <hidden>
                         net (fo=59, routed)          1.932    19.436    <hidden>
    SLICE_X29Y82         LUT3 (Prop_lut3_I1_O)        0.306    19.742 r  <hidden>
                         net (fo=1, routed)           0.000    19.742    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.274 r  <hidden>
                         net (fo=1, routed)           0.000    20.274    <hidden>
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.388 r  <hidden>
                         net (fo=1, routed)           0.000    20.388    <hidden>
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.701 r  <hidden>
                         net (fo=58, routed)          1.747    22.448    <hidden>
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.306    22.754 r  <hidden>
                         net (fo=1, routed)           0.000    22.754    <hidden>
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.287 r  <hidden>
                         net (fo=1, routed)           0.000    23.287    <hidden>
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.404 r  <hidden>
                         net (fo=1, routed)           0.000    23.404    <hidden>
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.521 r  <hidden>
                         net (fo=1, routed)           0.000    23.521    <hidden>
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.638 r  <hidden>
                         net (fo=1, routed)           0.000    23.638    <hidden>
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.953 r  <hidden>
                         net (fo=57, routed)          2.014    25.966    <hidden>
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.307    26.273 r  <hidden>
                         net (fo=1, routed)           0.000    26.273    <hidden>
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  <hidden>
                         net (fo=1, routed)           0.000    26.823    <hidden>
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  <hidden>
                         net (fo=1, routed)           0.000    26.937    <hidden>
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.051 r  <hidden>
                         net (fo=1, routed)           0.000    27.051    <hidden>
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.165 r  <hidden>
                         net (fo=1, routed)           0.000    27.165    <hidden>
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.478 f  <hidden>
                         net (fo=56, routed)          1.489    28.967    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.306    29.273 r  <hidden>
                         net (fo=1, routed)           0.526    29.799    <hidden>
    SLICE_X34Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.394 r  <hidden>
                         net (fo=1, routed)           0.000    30.394    <hidden>
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.511 r  <hidden>
                         net (fo=1, routed)           0.000    30.511    <hidden>
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.628 r  <hidden>
                         net (fo=1, routed)           0.000    30.628    <hidden>
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.745 r  <hidden>
                         net (fo=1, routed)           0.000    30.745    <hidden>
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.060 f  <hidden>
                         net (fo=55, routed)          1.750    32.809    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.307    33.116 r  <hidden>
                         net (fo=1, routed)           0.554    33.670    <hidden>
    SLICE_X36Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.250 r  <hidden>
                         net (fo=1, routed)           0.000    34.250    <hidden>
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  <hidden>
                         net (fo=1, routed)           0.000    34.364    <hidden>
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  <hidden>
                         net (fo=1, routed)           0.000    34.478    <hidden>
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  <hidden>
                         net (fo=1, routed)           0.000    34.592    <hidden>
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.905 f  <hidden>
                         net (fo=54, routed)          0.938    35.843    <hidden>
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.306    36.149 r  <hidden>
                         net (fo=1, routed)           0.330    36.479    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.074 r  <hidden>
                         net (fo=1, routed)           0.000    37.074    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.191 r  <hidden>
                         net (fo=1, routed)           0.000    37.191    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.308 r  <hidden>
                         net (fo=1, routed)           0.000    37.308    <hidden>
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  <hidden>
                         net (fo=1, routed)           0.000    37.425    <hidden>
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.740 f  <hidden>
                         net (fo=53, routed)          1.427    39.167    <hidden>
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.307    39.474 r  <hidden>
                         net (fo=1, routed)           0.189    39.664    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.259 r  <hidden>
                         net (fo=1, routed)           0.000    40.259    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  <hidden>
                         net (fo=1, routed)           0.000    40.376    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  <hidden>
                         net (fo=1, routed)           0.000    40.493    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  <hidden>
                         net (fo=1, routed)           0.000    40.610    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.925 r  <hidden>
                         net (fo=52, routed)          1.342    42.267    <hidden>
    SLICE_X40Y81         LUT3 (Prop_lut3_I1_O)        0.307    42.574 r  <hidden>
                         net (fo=1, routed)           0.000    42.574    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.106 r  <hidden>
                         net (fo=1, routed)           0.000    43.106    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.220 r  <hidden>
                         net (fo=1, routed)           0.000    43.220    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.334 r  <hidden>
                         net (fo=1, routed)           0.000    43.334    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.448 r  <hidden>
                         net (fo=1, routed)           0.000    43.448    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.761 f  <hidden>
                         net (fo=51, routed)          1.447    45.208    <hidden>
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.306    45.514 r  <hidden>
                         net (fo=1, routed)           0.338    45.852    <hidden>
    SLICE_X41Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.432 r  <hidden>
                         net (fo=1, routed)           0.000    46.432    <hidden>
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.546 r  <hidden>
                         net (fo=1, routed)           0.000    46.546    <hidden>
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.660 r  <hidden>
                         net (fo=1, routed)           0.000    46.660    <hidden>
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.774 r  <hidden>
                         net (fo=1, routed)           0.000    46.774    <hidden>
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.087 f  <hidden>
                         net (fo=50, routed)          1.596    48.683    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    48.989 r  <hidden>
                         net (fo=1, routed)           0.189    49.178    <hidden>
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.773 r  <hidden>
                         net (fo=1, routed)           0.000    49.773    <hidden>
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  <hidden>
                         net (fo=1, routed)           0.000    49.890    <hidden>
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  <hidden>
                         net (fo=1, routed)           0.000    50.007    <hidden>
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  <hidden>
                         net (fo=1, routed)           0.000    50.124    <hidden>
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    50.439 f  <hidden>
                         net (fo=49, routed)          1.128    51.567    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.307    51.874 r  <hidden>
                         net (fo=1, routed)           0.517    52.391    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.971 r  <hidden>
                         net (fo=1, routed)           0.000    52.971    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.085 r  <hidden>
                         net (fo=1, routed)           0.000    53.085    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.199 r  <hidden>
                         net (fo=1, routed)           0.000    53.199    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.313 r  <hidden>
                         net (fo=1, routed)           0.000    53.313    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.626 f  <hidden>
                         net (fo=41, routed)          1.380    55.006    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    55.312 r  <hidden>
                         net (fo=1, routed)           0.513    55.826    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.406 r  <hidden>
                         net (fo=1, routed)           0.000    56.406    <hidden>
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.520 r  <hidden>
                         net (fo=1, routed)           0.000    56.520    <hidden>
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.634 r  <hidden>
                         net (fo=1, routed)           0.000    56.634    <hidden>
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.748 r  <hidden>
                         net (fo=1, routed)           0.000    56.748    <hidden>
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.061 r  <hidden>
                         net (fo=21, routed)          2.080    59.141    <hidden>
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.306    59.447 r  <hidden>
                         net (fo=1, routed)           0.000    59.447    <hidden>
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.848 r  <hidden>
                         net (fo=1, routed)           0.009    59.857    <hidden>
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.971 r  <hidden>
                         net (fo=1, routed)           0.000    59.971    <hidden>
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.085 r  <hidden>
                         net (fo=1, routed)           0.000    60.085    <hidden>
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.199 r  <hidden>
                         net (fo=1, routed)           0.000    60.199    <hidden>
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.512 r  <hidden>
                         net (fo=2, routed)           0.686    61.198    <hidden>
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.306    61.504 r  <hidden>
                         net (fo=21, routed)          1.411    62.914    <hidden>
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    63.038 r  <hidden>
                         net (fo=1, routed)           0.000    63.038    <hidden>
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.588 r  <hidden>
                         net (fo=1, routed)           0.009    63.597    <hidden>
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.711 r  <hidden>
                         net (fo=1, routed)           0.000    63.711    <hidden>
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  <hidden>
                         net (fo=1, routed)           0.000    63.825    <hidden>
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  <hidden>
                         net (fo=1, routed)           0.000    63.939    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.252 r  <hidden>
                         net (fo=2, routed)           0.988    65.240    <hidden>
    SLICE_X49Y76         LUT2 (Prop_lut2_I1_O)        0.306    65.546 r  <hidden>
                         net (fo=1, routed)           0.195    65.741    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.321 r  <hidden>
                         net (fo=1, routed)           0.000    66.321    <hidden>
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.435 r  <hidden>
                         net (fo=1, routed)           0.000    66.435    <hidden>
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.549 r  <hidden>
                         net (fo=1, routed)           0.000    66.549    <hidden>
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.663 r  <hidden>
                         net (fo=1, routed)           0.000    66.663    <hidden>
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.976 r  <hidden>
                         net (fo=17, routed)          1.418    68.394    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.023    72.417 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           0.911    73.328    converter_x/GRADOS_INT3_n_105
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    73.452 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.189    73.641    converter_x/i__carry_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    74.236 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.236    converter_x/_inferred__1/i__carry_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.353 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.353    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.470 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.470    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    74.689 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=89, routed)          3.954    78.644    converter_x/O[0]
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.295    78.939 r  converter_x/SEGMENTS_OBUF[7]_inst_i_265/O
                         net (fo=2, routed)           0.923    79.862    converter_x/SEGMENTS_OBUF[7]_inst_i_265_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    80.442 r  converter_x/SEGMENTS_OBUF[7]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.442    converter_x/SEGMENTS_OBUF[7]_inst_i_160_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.776 f  converter_x/SEGMENTS_OBUF[7]_inst_i_675/O[1]
                         net (fo=2, routed)           1.292    82.068    converter_x/GRADOS_INT1[6]
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.303    82.371 r  converter_x/SEGMENTS_OBUF[7]_inst_i_5061/O
                         net (fo=1, routed)           0.000    82.371    converter_x/SEGMENTS_OBUF[7]_inst_i_5061_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.921 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3867/CO[3]
                         net (fo=1, routed)           0.000    82.921    converter_x/SEGMENTS_OBUF[7]_inst_i_3867_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.035 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3160/CO[3]
                         net (fo=1, routed)           0.000    83.035    converter_x/SEGMENTS_OBUF[7]_inst_i_3160_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.369 r  converter_x/SEGMENTS_OBUF[7]_inst_i_2768/O[1]
                         net (fo=5, routed)           1.001    84.370    converter_x/split_x/centenas6[14]
    SLICE_X34Y90         LUT4 (Prop_lut4_I0_O)        0.303    84.673 r  converter_x/SEGMENTS_OBUF[7]_inst_i_1788/O
                         net (fo=92, routed)          3.644    88.316    split_x/SEGMENTS_OBUF[7]_inst_i_5100_0[13]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.153    88.469 r  split_x/SEGMENTS_OBUF[7]_inst_i_1255/O
                         net (fo=6, routed)           1.409    89.878    split_x/GRADOS_INT3_3[1]
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.331    90.209 r  split_x/SEGMENTS_OBUF[7]_inst_i_4027/O
                         net (fo=1, routed)           0.000    90.209    split_x/SEGMENTS_OBUF[7]_inst_i_4027_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.759 r  split_x/SEGMENTS_OBUF[7]_inst_i_2788/CO[3]
                         net (fo=1, routed)           0.000    90.759    split_x/SEGMENTS_OBUF[7]_inst_i_2788_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  split_x/SEGMENTS_OBUF[7]_inst_i_1429/CO[3]
                         net (fo=1, routed)           0.000    90.873    split_x/SEGMENTS_OBUF[7]_inst_i_1429_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  split_x/SEGMENTS_OBUF[7]_inst_i_2815/CO[3]
                         net (fo=1, routed)           0.000    90.987    split_x/SEGMENTS_OBUF[7]_inst_i_2815_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  split_x/SEGMENTS_OBUF[7]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000    91.101    split_x/SEGMENTS_OBUF[7]_inst_i_2816_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.215 r  split_x/SEGMENTS_OBUF[7]_inst_i_3992/CO[3]
                         net (fo=1, routed)           0.000    91.215    split_x/SEGMENTS_OBUF[7]_inst_i_3992_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.486 f  split_x/SEGMENTS_OBUF[7]_inst_i_3970/CO[0]
                         net (fo=40, routed)          1.713    93.199    split_x/SEGMENTS_OBUF[7]_inst_i_3992_0[0]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.401    93.600 r  split_x/SEGMENTS_OBUF[7]_inst_i_5131/O
                         net (fo=2, routed)           1.145    94.745    split_x/SEGMENTS_OBUF[7]_inst_i_5131_n_0
    SLICE_X47Y94         LUT4 (Prop_lut4_I3_O)        0.326    95.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_5135/O
                         net (fo=1, routed)           0.000    95.071    split_x/SEGMENTS_OBUF[7]_inst_i_5135_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.621 r  split_x/SEGMENTS_OBUF[7]_inst_i_3990/CO[3]
                         net (fo=1, routed)           0.000    95.621    split_x/SEGMENTS_OBUF[7]_inst_i_3990_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.735 r  split_x/SEGMENTS_OBUF[7]_inst_i_5100/CO[3]
                         net (fo=1, routed)           0.000    95.735    split_x/SEGMENTS_OBUF[7]_inst_i_5100_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.849 r  split_x/SEGMENTS_OBUF[7]_inst_i_3948/CO[3]
                         net (fo=1, routed)           0.000    95.849    split_x/SEGMENTS_OBUF[7]_inst_i_3948_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_2699/O[0]
                         net (fo=3, routed)           0.648    96.719    split_x/SEGMENTS_OBUF[7]_inst_i_2699_n_7
    SLICE_X49Y98         LUT3 (Prop_lut3_I0_O)        0.325    97.044 r  split_x/SEGMENTS_OBUF[7]_inst_i_3949/O
                         net (fo=2, routed)           0.977    98.021    split_x/SEGMENTS_OBUF[7]_inst_i_3949_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.354    98.375 r  split_x/SEGMENTS_OBUF[7]_inst_i_2690/O
                         net (fo=2, routed)           0.851    99.226    split_x/SEGMENTS_OBUF[7]_inst_i_2690_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.332    99.558 r  split_x/SEGMENTS_OBUF[7]_inst_i_2694/O
                         net (fo=1, routed)           0.000    99.558    split_x/SEGMENTS_OBUF[7]_inst_i_2694_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.934 r  split_x/SEGMENTS_OBUF[7]_inst_i_1374/CO[3]
                         net (fo=1, routed)           0.000    99.934    split_x/SEGMENTS_OBUF[7]_inst_i_1374_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   100.257 r  split_x/SEGMENTS_OBUF[7]_inst_i_690/O[1]
                         net (fo=7, routed)           1.199   101.456    split_x/SEGMENTS_OBUF[7]_inst_i_690_n_6
    SLICE_X51Y101        LUT2 (Prop_lut2_I0_O)        0.306   101.762 r  split_x/SEGMENTS_OBUF[7]_inst_i_1416/O
                         net (fo=1, routed)           0.000   101.762    split_x/SEGMENTS_OBUF[7]_inst_i_1416_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  split_x/SEGMENTS_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000   102.312    split_x/SEGMENTS_OBUF[7]_inst_i_721_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.646 r  split_x/SEGMENTS_OBUF[7]_inst_i_341/O[1]
                         net (fo=3, routed)           1.030   103.676    converter_x/SEGMENTS_OBUF[7]_inst_i_183[1]
    SLICE_X53Y99         LUT4 (Prop_lut4_I0_O)        0.303   103.979 r  converter_x/SEGMENTS_OBUF[7]_inst_i_709/O
                         net (fo=1, routed)           0.624   104.602    split_x/SEGMENTS_OBUF[7]_inst_i_183_0[2]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   105.000 r  split_x/SEGMENTS_OBUF[7]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.001   105.001    split_x/SEGMENTS_OBUF[7]_inst_i_335_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.272 r  split_x/SEGMENTS_OBUF[7]_inst_i_183/CO[0]
                         net (fo=66, routed)          1.754   107.026    split_x/GRADOS_INT3_13[0]
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.373   107.399 r  split_x/SEGMENTS_OBUF[7]_inst_i_332/O
                         net (fo=1, routed)           0.887   108.286    split_x/SEGMENTS_OBUF[7]_inst_i_332_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376   108.662 f  split_x/SEGMENTS_OBUF[7]_inst_i_178/O[0]
                         net (fo=3, routed)           0.443   109.106    split_x/unidades4[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.295   109.401 r  split_x/SEGMENTS_OBUF[7]_inst_i_328/O
                         net (fo=1, routed)           0.813   110.214    split_x/SEGMENTS_OBUF[7]_inst_i_328_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.870 r  split_x/SEGMENTS_OBUF[7]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000   110.870    split_x/SEGMENTS_OBUF[7]_inst_i_177_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.092 r  split_x/SEGMENTS_OBUF[7]_inst_i_4093/O[0]
                         net (fo=1, routed)           0.874   111.966    split_x/unidades5[5]
    SLICE_X56Y94         LUT6 (Prop_lut6_I0_O)        0.299   112.265 r  split_x/SEGMENTS_OBUF[7]_inst_i_2871/O
                         net (fo=38, routed)          1.976   114.242    split_x/SEGMENTS_OBUF[7]_inst_i_2871_n_0
    SLICE_X69Y98         LUT3 (Prop_lut3_I1_O)        0.152   114.394 r  split_x/SEGMENTS_OBUF[7]_inst_i_2855/O
                         net (fo=2, routed)           0.798   115.192    split_x/SEGMENTS_OBUF[7]_inst_i_2855_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758   115.950 r  split_x/SEGMENTS_OBUF[7]_inst_i_5197/CO[3]
                         net (fo=1, routed)           0.000   115.950    split_x/SEGMENTS_OBUF[7]_inst_i_5197_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.067 r  split_x/SEGMENTS_OBUF[7]_inst_i_4070/CO[3]
                         net (fo=1, routed)           0.000   116.067    split_x/SEGMENTS_OBUF[7]_inst_i_4070_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.184 r  split_x/SEGMENTS_OBUF[7]_inst_i_2830/CO[3]
                         net (fo=1, routed)           0.001   116.184    split_x/SEGMENTS_OBUF[7]_inst_i_2830_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.301 r  split_x/SEGMENTS_OBUF[7]_inst_i_1495/CO[3]
                         net (fo=1, routed)           0.000   116.301    split_x/SEGMENTS_OBUF[7]_inst_i_1495_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   116.540 r  split_x/SEGMENTS_OBUF[7]_inst_i_2874/O[2]
                         net (fo=4, routed)           0.817   117.357    split_x/SEGMENTS_OBUF[7]_inst_i_2874_n_5
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.327   117.684 r  split_x/SEGMENTS_OBUF[7]_inst_i_1511/O
                         net (fo=1, routed)           0.618   118.302    split_x/SEGMENTS_OBUF[7]_inst_i_1511_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.655   118.957 r  split_x/SEGMENTS_OBUF[7]_inst_i_762/O[3]
                         net (fo=3, routed)           0.974   119.930    split_x/SEGMENTS_OBUF[7]_inst_i_762_n_4
    SLICE_X66Y102        LUT3 (Prop_lut3_I1_O)        0.307   120.237 r  split_x/SEGMENTS_OBUF[7]_inst_i_767/O
                         net (fo=2, routed)           0.856   121.094    split_x/SEGMENTS_OBUF[7]_inst_i_767_n_0
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.153   121.247 r  split_x/SEGMENTS_OBUF[7]_inst_i_356/O
                         net (fo=2, routed)           0.550   121.797    split_x/SEGMENTS_OBUF[7]_inst_i_356_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I0_O)        0.331   122.128 r  split_x/SEGMENTS_OBUF[7]_inst_i_360/O
                         net (fo=1, routed)           0.000   122.128    split_x/SEGMENTS_OBUF[7]_inst_i_360_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   122.526 r  split_x/SEGMENTS_OBUF[7]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000   122.526    split_x/SEGMENTS_OBUF[7]_inst_i_189_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.860 r  split_x/SEGMENTS_OBUF[7]_inst_i_351/O[1]
                         net (fo=2, routed)           0.823   123.683    split_x/SEGMENTS_OBUF[7]_inst_i_351_n_6
    SLICE_X64Y105        LUT2 (Prop_lut2_I0_O)        0.303   123.986 r  split_x/SEGMENTS_OBUF[7]_inst_i_353/O
                         net (fo=1, routed)           0.000   123.986    split_x/SEGMENTS_OBUF[7]_inst_i_353_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   124.566 r  split_x/SEGMENTS_OBUF[7]_inst_i_188/O[2]
                         net (fo=1, routed)           1.110   125.676    split_x/SEGMENTS_OBUF[7]_inst_i_188_n_5
    SLICE_X58Y108        LUT2 (Prop_lut2_I1_O)        0.302   125.978 r  split_x/SEGMENTS_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000   125.978    split_x/SEGMENTS_OBUF[7]_inst_i_108_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   126.230 r  split_x/SEGMENTS_OBUF[7]_inst_i_63/O[0]
                         net (fo=3, routed)           1.574   127.804    split_x/SEGMENTS_OBUF[7]_inst_i_63_n_7
    SLICE_X37Y117        LUT6 (Prop_lut6_I4_O)        0.295   128.099 r  split_x/SEGMENTS_OBUF[7]_inst_i_31/O
                         net (fo=1, routed)           0.000   128.099    fsm_inst/unidades[1]
    SLICE_X37Y117        MUXF7 (Prop_muxf7_I0_O)      0.212   128.311 r  fsm_inst/SEGMENTS_OBUF[7]_inst_i_10/O
                         net (fo=8, routed)           0.770   129.081    fsm_inst/SEGMENTS_OBUF[7]_inst_i_10_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I1_O)        0.299   129.380 r  fsm_inst/SEGMENTS_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.563   129.943    fsm_inst/SEGMENTS_OBUF[2]_inst_i_5_n_0
    SLICE_X31Y116        LUT5 (Prop_lut5_I4_O)        0.124   130.067 r  fsm_inst/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.743   132.810    SEGMENTS_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493   136.303 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000   136.303    SEGMENTS[2]
    K16                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        131.012ns  (logic 55.168ns (42.109%)  route 75.844ns (57.891%))
  Logic Levels:           174  (CARRY4=125 DSP48E1=1 LUT1=10 LUT2=8 LUT3=12 LUT4=5 LUT5=4 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.647     5.250    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X15Y97         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[11]/Q
                         net (fo=44, routed)          2.451     8.157    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  <hidden>
                         net (fo=1, routed)           0.000     8.281    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.679 r  <hidden>
                         net (fo=1, routed)           0.000     8.679    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  <hidden>
                         net (fo=1, routed)           0.000     8.793    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  <hidden>
                         net (fo=1, routed)           0.000     8.907    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  <hidden>
                         net (fo=1, routed)           0.000     9.021    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.243 r  <hidden>
                         net (fo=57, routed)          1.302    10.544    <hidden>
    SLICE_X13Y86         LUT4 (Prop_lut4_I2_O)        0.327    10.871 r  <hidden>
                         net (fo=1, routed)           1.074    11.945    <hidden>
    SLICE_X32Y86         LUT2 (Prop_lut2_I1_O)        0.326    12.271 r  <hidden>
                         net (fo=1, routed)           0.000    12.271    <hidden>
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.672 r  <hidden>
                         net (fo=1, routed)           0.000    12.672    <hidden>
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.786 r  <hidden>
                         net (fo=1, routed)           0.000    12.786    <hidden>
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.900 r  <hidden>
                         net (fo=1, routed)           0.000    12.900    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.213 f  <hidden>
                         net (fo=51, routed)          1.885    15.099    <hidden>
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.334    15.433 r  <hidden>
                         net (fo=1, routed)           0.635    16.067    <hidden>
    SLICE_X28Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.849 r  <hidden>
                         net (fo=1, routed)           0.000    16.849    <hidden>
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  <hidden>
                         net (fo=1, routed)           0.000    16.963    <hidden>
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  <hidden>
                         net (fo=1, routed)           0.000    17.077    <hidden>
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  <hidden>
                         net (fo=1, routed)           0.000    17.191    <hidden>
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.504 r  <hidden>
                         net (fo=59, routed)          1.932    19.436    <hidden>
    SLICE_X29Y82         LUT3 (Prop_lut3_I1_O)        0.306    19.742 r  <hidden>
                         net (fo=1, routed)           0.000    19.742    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.274 r  <hidden>
                         net (fo=1, routed)           0.000    20.274    <hidden>
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.388 r  <hidden>
                         net (fo=1, routed)           0.000    20.388    <hidden>
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.701 r  <hidden>
                         net (fo=58, routed)          1.747    22.448    <hidden>
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.306    22.754 r  <hidden>
                         net (fo=1, routed)           0.000    22.754    <hidden>
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.287 r  <hidden>
                         net (fo=1, routed)           0.000    23.287    <hidden>
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.404 r  <hidden>
                         net (fo=1, routed)           0.000    23.404    <hidden>
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.521 r  <hidden>
                         net (fo=1, routed)           0.000    23.521    <hidden>
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.638 r  <hidden>
                         net (fo=1, routed)           0.000    23.638    <hidden>
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.953 r  <hidden>
                         net (fo=57, routed)          2.014    25.966    <hidden>
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.307    26.273 r  <hidden>
                         net (fo=1, routed)           0.000    26.273    <hidden>
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  <hidden>
                         net (fo=1, routed)           0.000    26.823    <hidden>
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  <hidden>
                         net (fo=1, routed)           0.000    26.937    <hidden>
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.051 r  <hidden>
                         net (fo=1, routed)           0.000    27.051    <hidden>
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.165 r  <hidden>
                         net (fo=1, routed)           0.000    27.165    <hidden>
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.478 f  <hidden>
                         net (fo=56, routed)          1.489    28.967    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.306    29.273 r  <hidden>
                         net (fo=1, routed)           0.526    29.799    <hidden>
    SLICE_X34Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.394 r  <hidden>
                         net (fo=1, routed)           0.000    30.394    <hidden>
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.511 r  <hidden>
                         net (fo=1, routed)           0.000    30.511    <hidden>
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.628 r  <hidden>
                         net (fo=1, routed)           0.000    30.628    <hidden>
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.745 r  <hidden>
                         net (fo=1, routed)           0.000    30.745    <hidden>
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    31.060 f  <hidden>
                         net (fo=55, routed)          1.750    32.809    <hidden>
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.307    33.116 r  <hidden>
                         net (fo=1, routed)           0.554    33.670    <hidden>
    SLICE_X36Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.250 r  <hidden>
                         net (fo=1, routed)           0.000    34.250    <hidden>
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  <hidden>
                         net (fo=1, routed)           0.000    34.364    <hidden>
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  <hidden>
                         net (fo=1, routed)           0.000    34.478    <hidden>
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.592 r  <hidden>
                         net (fo=1, routed)           0.000    34.592    <hidden>
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.905 f  <hidden>
                         net (fo=54, routed)          0.938    35.843    <hidden>
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.306    36.149 r  <hidden>
                         net (fo=1, routed)           0.330    36.479    <hidden>
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    37.074 r  <hidden>
                         net (fo=1, routed)           0.000    37.074    <hidden>
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.191 r  <hidden>
                         net (fo=1, routed)           0.000    37.191    <hidden>
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.308 r  <hidden>
                         net (fo=1, routed)           0.000    37.308    <hidden>
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  <hidden>
                         net (fo=1, routed)           0.000    37.425    <hidden>
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.740 f  <hidden>
                         net (fo=53, routed)          1.427    39.167    <hidden>
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.307    39.474 r  <hidden>
                         net (fo=1, routed)           0.189    39.664    <hidden>
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.259 r  <hidden>
                         net (fo=1, routed)           0.000    40.259    <hidden>
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.376 r  <hidden>
                         net (fo=1, routed)           0.000    40.376    <hidden>
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.493 r  <hidden>
                         net (fo=1, routed)           0.000    40.493    <hidden>
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.610 r  <hidden>
                         net (fo=1, routed)           0.000    40.610    <hidden>
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.925 r  <hidden>
                         net (fo=52, routed)          1.342    42.267    <hidden>
    SLICE_X40Y81         LUT3 (Prop_lut3_I1_O)        0.307    42.574 r  <hidden>
                         net (fo=1, routed)           0.000    42.574    <hidden>
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.106 r  <hidden>
                         net (fo=1, routed)           0.000    43.106    <hidden>
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.220 r  <hidden>
                         net (fo=1, routed)           0.000    43.220    <hidden>
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.334 r  <hidden>
                         net (fo=1, routed)           0.000    43.334    <hidden>
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.448 r  <hidden>
                         net (fo=1, routed)           0.000    43.448    <hidden>
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.761 f  <hidden>
                         net (fo=51, routed)          1.447    45.208    <hidden>
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.306    45.514 r  <hidden>
                         net (fo=1, routed)           0.338    45.852    <hidden>
    SLICE_X41Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.432 r  <hidden>
                         net (fo=1, routed)           0.000    46.432    <hidden>
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.546 r  <hidden>
                         net (fo=1, routed)           0.000    46.546    <hidden>
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.660 r  <hidden>
                         net (fo=1, routed)           0.000    46.660    <hidden>
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.774 r  <hidden>
                         net (fo=1, routed)           0.000    46.774    <hidden>
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.087 f  <hidden>
                         net (fo=50, routed)          1.596    48.683    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    48.989 r  <hidden>
                         net (fo=1, routed)           0.189    49.178    <hidden>
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.773 r  <hidden>
                         net (fo=1, routed)           0.000    49.773    <hidden>
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.890 r  <hidden>
                         net (fo=1, routed)           0.000    49.890    <hidden>
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.007 r  <hidden>
                         net (fo=1, routed)           0.000    50.007    <hidden>
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.124 r  <hidden>
                         net (fo=1, routed)           0.000    50.124    <hidden>
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    50.439 f  <hidden>
                         net (fo=49, routed)          1.128    51.567    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.307    51.874 r  <hidden>
                         net (fo=1, routed)           0.517    52.391    <hidden>
    SLICE_X48Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.971 r  <hidden>
                         net (fo=1, routed)           0.000    52.971    <hidden>
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.085 r  <hidden>
                         net (fo=1, routed)           0.000    53.085    <hidden>
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.199 r  <hidden>
                         net (fo=1, routed)           0.000    53.199    <hidden>
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.313 r  <hidden>
                         net (fo=1, routed)           0.000    53.313    <hidden>
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.626 f  <hidden>
                         net (fo=41, routed)          1.380    55.006    <hidden>
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.306    55.312 r  <hidden>
                         net (fo=1, routed)           0.513    55.826    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.406 r  <hidden>
                         net (fo=1, routed)           0.000    56.406    <hidden>
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.520 r  <hidden>
                         net (fo=1, routed)           0.000    56.520    <hidden>
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.634 r  <hidden>
                         net (fo=1, routed)           0.000    56.634    <hidden>
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.748 r  <hidden>
                         net (fo=1, routed)           0.000    56.748    <hidden>
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.061 r  <hidden>
                         net (fo=21, routed)          2.080    59.141    <hidden>
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.306    59.447 r  <hidden>
                         net (fo=1, routed)           0.000    59.447    <hidden>
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.848 r  <hidden>
                         net (fo=1, routed)           0.009    59.857    <hidden>
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.971 r  <hidden>
                         net (fo=1, routed)           0.000    59.971    <hidden>
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.085 r  <hidden>
                         net (fo=1, routed)           0.000    60.085    <hidden>
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.199 r  <hidden>
                         net (fo=1, routed)           0.000    60.199    <hidden>
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.512 r  <hidden>
                         net (fo=2, routed)           0.686    61.198    <hidden>
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.306    61.504 r  <hidden>
                         net (fo=21, routed)          1.411    62.914    <hidden>
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    63.038 r  <hidden>
                         net (fo=1, routed)           0.000    63.038    <hidden>
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.588 r  <hidden>
                         net (fo=1, routed)           0.009    63.597    <hidden>
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.711 r  <hidden>
                         net (fo=1, routed)           0.000    63.711    <hidden>
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  <hidden>
                         net (fo=1, routed)           0.000    63.825    <hidden>
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  <hidden>
                         net (fo=1, routed)           0.000    63.939    <hidden>
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.252 r  <hidden>
                         net (fo=2, routed)           0.988    65.240    <hidden>
    SLICE_X49Y76         LUT2 (Prop_lut2_I1_O)        0.306    65.546 r  <hidden>
                         net (fo=1, routed)           0.195    65.741    <hidden>
    SLICE_X48Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.321 r  <hidden>
                         net (fo=1, routed)           0.000    66.321    <hidden>
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.435 r  <hidden>
                         net (fo=1, routed)           0.000    66.435    <hidden>
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.549 r  <hidden>
                         net (fo=1, routed)           0.000    66.549    <hidden>
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.663 r  <hidden>
                         net (fo=1, routed)           0.000    66.663    <hidden>
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.976 r  <hidden>
                         net (fo=17, routed)          1.418    68.394    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.023    72.417 f  converter_x/GRADOS_INT3/P[0]
                         net (fo=1, routed)           0.911    73.328    converter_x/GRADOS_INT3_n_105
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    73.452 r  converter_x/i__carry_i_1/O
                         net (fo=1, routed)           0.189    73.641    converter_x/i__carry_i_1_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    74.236 r  converter_x/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    74.236    converter_x/_inferred__1/i__carry_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.353 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.353    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.470 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.470    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    74.689 f  converter_x/_inferred__1/i__carry__2/O[0]
                         net (fo=89, routed)          3.954    78.644    converter_x/O[0]
    SLICE_X45Y93         LUT3 (Prop_lut3_I1_O)        0.295    78.939 r  converter_x/SEGMENTS_OBUF[7]_inst_i_265/O
                         net (fo=2, routed)           0.923    79.862    converter_x/SEGMENTS_OBUF[7]_inst_i_265_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    80.442 r  converter_x/SEGMENTS_OBUF[7]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.442    converter_x/SEGMENTS_OBUF[7]_inst_i_160_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.776 f  converter_x/SEGMENTS_OBUF[7]_inst_i_675/O[1]
                         net (fo=2, routed)           1.292    82.068    converter_x/GRADOS_INT1[6]
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.303    82.371 r  converter_x/SEGMENTS_OBUF[7]_inst_i_5061/O
                         net (fo=1, routed)           0.000    82.371    converter_x/SEGMENTS_OBUF[7]_inst_i_5061_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.921 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3867/CO[3]
                         net (fo=1, routed)           0.000    82.921    converter_x/SEGMENTS_OBUF[7]_inst_i_3867_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.035 r  converter_x/SEGMENTS_OBUF[7]_inst_i_3160/CO[3]
                         net (fo=1, routed)           0.000    83.035    converter_x/SEGMENTS_OBUF[7]_inst_i_3160_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.369 r  converter_x/SEGMENTS_OBUF[7]_inst_i_2768/O[1]
                         net (fo=5, routed)           1.001    84.370    converter_x/split_x/centenas6[14]
    SLICE_X34Y90         LUT4 (Prop_lut4_I0_O)        0.303    84.673 r  converter_x/SEGMENTS_OBUF[7]_inst_i_1788/O
                         net (fo=92, routed)          3.644    88.316    split_x/SEGMENTS_OBUF[7]_inst_i_5100_0[13]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.153    88.469 r  split_x/SEGMENTS_OBUF[7]_inst_i_1255/O
                         net (fo=6, routed)           1.409    89.878    split_x/GRADOS_INT3_3[1]
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.331    90.209 r  split_x/SEGMENTS_OBUF[7]_inst_i_4027/O
                         net (fo=1, routed)           0.000    90.209    split_x/SEGMENTS_OBUF[7]_inst_i_4027_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.759 r  split_x/SEGMENTS_OBUF[7]_inst_i_2788/CO[3]
                         net (fo=1, routed)           0.000    90.759    split_x/SEGMENTS_OBUF[7]_inst_i_2788_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  split_x/SEGMENTS_OBUF[7]_inst_i_1429/CO[3]
                         net (fo=1, routed)           0.000    90.873    split_x/SEGMENTS_OBUF[7]_inst_i_1429_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  split_x/SEGMENTS_OBUF[7]_inst_i_2815/CO[3]
                         net (fo=1, routed)           0.000    90.987    split_x/SEGMENTS_OBUF[7]_inst_i_2815_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  split_x/SEGMENTS_OBUF[7]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000    91.101    split_x/SEGMENTS_OBUF[7]_inst_i_2816_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.215 r  split_x/SEGMENTS_OBUF[7]_inst_i_3992/CO[3]
                         net (fo=1, routed)           0.000    91.215    split_x/SEGMENTS_OBUF[7]_inst_i_3992_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    91.486 f  split_x/SEGMENTS_OBUF[7]_inst_i_3970/CO[0]
                         net (fo=40, routed)          1.713    93.199    split_x/SEGMENTS_OBUF[7]_inst_i_3992_0[0]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.401    93.600 r  split_x/SEGMENTS_OBUF[7]_inst_i_5131/O
                         net (fo=2, routed)           1.145    94.745    split_x/SEGMENTS_OBUF[7]_inst_i_5131_n_0
    SLICE_X47Y94         LUT4 (Prop_lut4_I3_O)        0.326    95.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_5135/O
                         net (fo=1, routed)           0.000    95.071    split_x/SEGMENTS_OBUF[7]_inst_i_5135_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.621 r  split_x/SEGMENTS_OBUF[7]_inst_i_3990/CO[3]
                         net (fo=1, routed)           0.000    95.621    split_x/SEGMENTS_OBUF[7]_inst_i_3990_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.735 r  split_x/SEGMENTS_OBUF[7]_inst_i_5100/CO[3]
                         net (fo=1, routed)           0.000    95.735    split_x/SEGMENTS_OBUF[7]_inst_i_5100_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.849 r  split_x/SEGMENTS_OBUF[7]_inst_i_3948/CO[3]
                         net (fo=1, routed)           0.000    95.849    split_x/SEGMENTS_OBUF[7]_inst_i_3948_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    96.071 r  split_x/SEGMENTS_OBUF[7]_inst_i_2699/O[0]
                         net (fo=3, routed)           0.648    96.719    split_x/SEGMENTS_OBUF[7]_inst_i_2699_n_7
    SLICE_X49Y98         LUT3 (Prop_lut3_I0_O)        0.325    97.044 r  split_x/SEGMENTS_OBUF[7]_inst_i_3949/O
                         net (fo=2, routed)           0.977    98.021    split_x/SEGMENTS_OBUF[7]_inst_i_3949_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.354    98.375 r  split_x/SEGMENTS_OBUF[7]_inst_i_2690/O
                         net (fo=2, routed)           0.851    99.226    split_x/SEGMENTS_OBUF[7]_inst_i_2690_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.332    99.558 r  split_x/SEGMENTS_OBUF[7]_inst_i_2694/O
                         net (fo=1, routed)           0.000    99.558    split_x/SEGMENTS_OBUF[7]_inst_i_2694_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    99.934 r  split_x/SEGMENTS_OBUF[7]_inst_i_1374/CO[3]
                         net (fo=1, routed)           0.000    99.934    split_x/SEGMENTS_OBUF[7]_inst_i_1374_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   100.257 r  split_x/SEGMENTS_OBUF[7]_inst_i_690/O[1]
                         net (fo=7, routed)           1.199   101.456    split_x/SEGMENTS_OBUF[7]_inst_i_690_n_6
    SLICE_X51Y101        LUT2 (Prop_lut2_I0_O)        0.306   101.762 r  split_x/SEGMENTS_OBUF[7]_inst_i_1416/O
                         net (fo=1, routed)           0.000   101.762    split_x/SEGMENTS_OBUF[7]_inst_i_1416_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.312 r  split_x/SEGMENTS_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000   102.312    split_x/SEGMENTS_OBUF[7]_inst_i_721_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.646 r  split_x/SEGMENTS_OBUF[7]_inst_i_341/O[1]
                         net (fo=3, routed)           1.030   103.676    converter_x/SEGMENTS_OBUF[7]_inst_i_183[1]
    SLICE_X53Y99         LUT4 (Prop_lut4_I0_O)        0.303   103.979 r  converter_x/SEGMENTS_OBUF[7]_inst_i_709/O
                         net (fo=1, routed)           0.624   104.602    split_x/SEGMENTS_OBUF[7]_inst_i_183_0[2]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   105.000 r  split_x/SEGMENTS_OBUF[7]_inst_i_335/CO[3]
                         net (fo=1, routed)           0.001   105.001    split_x/SEGMENTS_OBUF[7]_inst_i_335_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.272 r  split_x/SEGMENTS_OBUF[7]_inst_i_183/CO[0]
                         net (fo=66, routed)          1.754   107.026    split_x/GRADOS_INT3_13[0]
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.373   107.399 r  split_x/SEGMENTS_OBUF[7]_inst_i_332/O
                         net (fo=1, routed)           0.887   108.286    split_x/SEGMENTS_OBUF[7]_inst_i_332_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376   108.662 f  split_x/SEGMENTS_OBUF[7]_inst_i_178/O[0]
                         net (fo=3, routed)           0.443   109.106    split_x/unidades4[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.295   109.401 r  split_x/SEGMENTS_OBUF[7]_inst_i_328/O
                         net (fo=1, routed)           0.813   110.214    split_x/SEGMENTS_OBUF[7]_inst_i_328_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.870 r  split_x/SEGMENTS_OBUF[7]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000   110.870    split_x/SEGMENTS_OBUF[7]_inst_i_177_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.092 r  split_x/SEGMENTS_OBUF[7]_inst_i_4093/O[0]
                         net (fo=1, routed)           0.874   111.966    split_x/unidades5[5]
    SLICE_X56Y94         LUT6 (Prop_lut6_I0_O)        0.299   112.265 r  split_x/SEGMENTS_OBUF[7]_inst_i_2871/O
                         net (fo=38, routed)          1.976   114.242    split_x/SEGMENTS_OBUF[7]_inst_i_2871_n_0
    SLICE_X69Y98         LUT3 (Prop_lut3_I1_O)        0.152   114.394 r  split_x/SEGMENTS_OBUF[7]_inst_i_2855/O
                         net (fo=2, routed)           0.798   115.192    split_x/SEGMENTS_OBUF[7]_inst_i_2855_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758   115.950 r  split_x/SEGMENTS_OBUF[7]_inst_i_5197/CO[3]
                         net (fo=1, routed)           0.000   115.950    split_x/SEGMENTS_OBUF[7]_inst_i_5197_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.067 r  split_x/SEGMENTS_OBUF[7]_inst_i_4070/CO[3]
                         net (fo=1, routed)           0.000   116.067    split_x/SEGMENTS_OBUF[7]_inst_i_4070_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.184 r  split_x/SEGMENTS_OBUF[7]_inst_i_2830/CO[3]
                         net (fo=1, routed)           0.001   116.184    split_x/SEGMENTS_OBUF[7]_inst_i_2830_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   116.301 r  split_x/SEGMENTS_OBUF[7]_inst_i_1495/CO[3]
                         net (fo=1, routed)           0.000   116.301    split_x/SEGMENTS_OBUF[7]_inst_i_1495_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   116.540 r  split_x/SEGMENTS_OBUF[7]_inst_i_2874/O[2]
                         net (fo=4, routed)           0.817   117.357    split_x/SEGMENTS_OBUF[7]_inst_i_2874_n_5
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.327   117.684 r  split_x/SEGMENTS_OBUF[7]_inst_i_1511/O
                         net (fo=1, routed)           0.618   118.302    split_x/SEGMENTS_OBUF[7]_inst_i_1511_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.655   118.957 r  split_x/SEGMENTS_OBUF[7]_inst_i_762/O[3]
                         net (fo=3, routed)           0.974   119.930    split_x/SEGMENTS_OBUF[7]_inst_i_762_n_4
    SLICE_X66Y102        LUT3 (Prop_lut3_I1_O)        0.307   120.237 r  split_x/SEGMENTS_OBUF[7]_inst_i_767/O
                         net (fo=2, routed)           0.856   121.094    split_x/SEGMENTS_OBUF[7]_inst_i_767_n_0
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.153   121.247 r  split_x/SEGMENTS_OBUF[7]_inst_i_356/O
                         net (fo=2, routed)           0.550   121.797    split_x/SEGMENTS_OBUF[7]_inst_i_356_n_0
    SLICE_X65Y102        LUT6 (Prop_lut6_I0_O)        0.331   122.128 r  split_x/SEGMENTS_OBUF[7]_inst_i_360/O
                         net (fo=1, routed)           0.000   122.128    split_x/SEGMENTS_OBUF[7]_inst_i_360_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   122.526 r  split_x/SEGMENTS_OBUF[7]_inst_i_189/CO[3]
                         net (fo=1, routed)           0.000   122.526    split_x/SEGMENTS_OBUF[7]_inst_i_189_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.860 r  split_x/SEGMENTS_OBUF[7]_inst_i_351/O[1]
                         net (fo=2, routed)           0.823   123.683    split_x/SEGMENTS_OBUF[7]_inst_i_351_n_6
    SLICE_X64Y105        LUT2 (Prop_lut2_I0_O)        0.303   123.986 r  split_x/SEGMENTS_OBUF[7]_inst_i_353/O
                         net (fo=1, routed)           0.000   123.986    split_x/SEGMENTS_OBUF[7]_inst_i_353_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   124.566 r  split_x/SEGMENTS_OBUF[7]_inst_i_188/O[2]
                         net (fo=1, routed)           1.110   125.676    split_x/SEGMENTS_OBUF[7]_inst_i_188_n_5
    SLICE_X58Y108        LUT2 (Prop_lut2_I1_O)        0.302   125.978 r  split_x/SEGMENTS_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000   125.978    split_x/SEGMENTS_OBUF[7]_inst_i_108_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   126.230 r  split_x/SEGMENTS_OBUF[7]_inst_i_63/O[0]
                         net (fo=3, routed)           1.574   127.804    split_x/SEGMENTS_OBUF[7]_inst_i_63_n_7
    SLICE_X37Y117        LUT6 (Prop_lut6_I4_O)        0.295   128.099 f  split_x/SEGMENTS_OBUF[7]_inst_i_31/O
                         net (fo=1, routed)           0.000   128.099    fsm_inst/unidades[1]
    SLICE_X37Y117        MUXF7 (Prop_muxf7_I0_O)      0.212   128.311 f  fsm_inst/SEGMENTS_OBUF[7]_inst_i_10/O
                         net (fo=8, routed)           0.807   129.118    fsm_inst/SEGMENTS_OBUF[7]_inst_i_10_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.299   129.417 r  fsm_inst/SEGMENTS_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.848   130.265    fsm_inst/SEGMENTS_OBUF[3]_inst_i_4_n_0
    SLICE_X32Y117        LUT6 (Prop_lut6_I2_O)        0.124   130.389 r  fsm_inst/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.322   132.711    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550   136.261 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000   136.261    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/current_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.090ns  (logic 4.542ns (45.013%)  route 5.548ns (54.987%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.618     5.220    display/SYSCLK_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  display/current_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.419     5.639 f  display/current_display_reg[2]/Q
                         net (fo=12, routed)          1.160     6.800    display/current_display_reg[2]_1
    SLICE_X30Y113        LUT3 (Prop_lut3_I2_O)        0.322     7.122 r  display/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.388    11.510    SEGMENTS_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.801    15.311 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.311    SEGMENTS[0]
    T10                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/current_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.776ns  (logic 4.268ns (43.662%)  route 5.508ns (56.338%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.618     5.220    display/SYSCLK_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  display/current_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  display/current_display_reg[2]/Q
                         net (fo=12, routed)          1.160     6.800    display/current_display_reg[2]_1
    SLICE_X30Y113        LUT3 (Prop_lut3_I0_O)        0.296     7.096 r  display/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.347    11.443    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    14.996 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.996    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/current_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.368ns  (logic 4.461ns (47.616%)  route 4.907ns (52.384%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.618     5.220    display/SYSCLK_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  display/current_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.419     5.639 r  display/current_display_reg[2]/Q
                         net (fo=12, routed)          1.134     6.774    display/current_display_reg[2]_1
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.322     7.096 r  display/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.773    10.869    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    14.588 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.588    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/current_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.439ns (58.217%)  route 1.033ns (41.783%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.561     1.480    display/SYSCLK_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  display/current_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  display/current_display_reg[1]/Q
                         net (fo=36, routed)          0.372     1.993    display/current_display_reg[1]_1
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.045     2.038 r  display/AN_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.661     2.699    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.952 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.952    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.466ns (59.555%)  route 0.996ns (40.445%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.599     1.518    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 f  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/Q
                         net (fo=22, routed)          0.229     1.875    Accelerometer/ADXL_Control/SPI_Interface/StC[1]
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.099     1.974 r  Accelerometer/ADXL_Control/SPI_Interface/SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.767     2.741    SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.980 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000     3.980    SS
    D15                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/current_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.426ns (56.283%)  route 1.107ns (43.717%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.561     1.480    display/SYSCLK_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  display/current_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  display/current_display_reg[1]/Q
                         net (fo=36, routed)          0.390     2.011    fsm_inst/SEGMENTS[6]
    SLICE_X31Y114        LUT6 (Prop_lut6_I4_O)        0.045     2.056 r  fsm_inst/SEGMENTS_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.774    SEGMENTS_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.240     4.013 r  SEGMENTS_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.013    SEGMENTS[7]
    H15                                                               r  SEGMENTS[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/current_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.425ns (56.048%)  route 1.118ns (43.952%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.561     1.480    display/SYSCLK_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  display/current_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  display/current_display_reg[1]/Q
                         net (fo=36, routed)          0.184     1.806    fsm_inst/SEGMENTS[6]
    SLICE_X33Y116        LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  fsm_inst/SEGMENTS_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.093     1.944    fsm_inst/SEGMENTS_OBUF[2]_inst_i_3_n_0
    SLICE_X31Y116        LUT5 (Prop_lut5_I2_O)        0.045     1.989 r  fsm_inst/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.840     2.829    SEGMENTS_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.023 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.023    SEGMENTS[2]
    K16                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/current_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.482ns (57.856%)  route 1.080ns (42.144%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.561     1.480    display/SYSCLK_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  display/current_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  display/current_display_reg[0]/Q
                         net (fo=35, routed)          0.339     1.960    display/current_display_reg[0]_0
    SLICE_X32Y117        LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  display/SEGMENTS_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.097     2.102    fsm_inst/SEGMENTS[3]
    SLICE_X32Y117        LUT6 (Prop_lut6_I0_O)        0.045     2.147 r  fsm_inst/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.791    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.042 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.042    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.424ns (56.138%)  route 1.113ns (43.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.599     1.518    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           1.113     2.759    MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.296     4.055 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     4.055    MOSI
    F14                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.480ns (54.865%)  route 1.217ns (45.135%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.599     1.518    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]/Q
                         net (fo=15, routed)          0.415     2.074    Accelerometer/ADXL_Control/SPI_Interface/StC[0]
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.044     2.118 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.803     2.921    SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.295     4.215 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.215    SCLK
    F15                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/current_display_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.424ns (51.866%)  route 1.322ns (48.134%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.561     1.480    display/SYSCLK_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  display/current_display_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  display/current_display_reg[1]/Q
                         net (fo=36, routed)          0.444     2.065    fsm_inst/SEGMENTS[6]
    SLICE_X30Y114        LUT6 (Prop_lut6_I5_O)        0.045     2.110 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.878     2.988    SEGMENTS_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.226 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.226    SEGMENTS[6]
    L18                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/current_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.822ns  (logic 1.437ns (50.917%)  route 1.385ns (49.083%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.561     1.480    display/SYSCLK_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  display/current_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  display/current_display_reg[0]/Q
                         net (fo=35, routed)          0.279     1.901    display/current_display_reg[0]_0
    SLICE_X32Y115        LUT3 (Prop_lut3_I1_O)        0.045     1.946 r  display/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.106     3.051    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.302 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.302    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/current_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.070ns  (logic 1.438ns (46.855%)  route 1.631ns (53.145%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.561     1.480    display/SYSCLK_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  display/current_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  display/current_display_reg[0]/Q
                         net (fo=35, routed)          0.398     2.020    display/current_display_reg[0]_0
    SLICE_X30Y113        LUT3 (Prop_lut3_I1_O)        0.045     2.065 r  display/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.233     3.298    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     4.550 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.550    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.206ns  (logic 1.631ns (26.282%)  route 4.575ns (73.718%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.889     5.396    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.520 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.686     6.206    Accelerometer/RESET0_out
    SLICE_X12Y84         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.518     4.941    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.206ns  (logic 1.631ns (26.282%)  route 4.575ns (73.718%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.889     5.396    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.520 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.686     6.206    Accelerometer/RESET0_out
    SLICE_X12Y84         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.518     4.941    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.015ns  (logic 1.631ns (27.115%)  route 4.384ns (72.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.889     5.396    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.520 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.495     6.015    Accelerometer/RESET0_out
    SLICE_X14Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.517     4.940    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X14Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.015ns  (logic 1.631ns (27.115%)  route 4.384ns (72.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.889     5.396    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.520 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.495     6.015    Accelerometer/RESET0_out
    SLICE_X14Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.517     4.940    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X14Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.015ns  (logic 1.631ns (27.115%)  route 4.384ns (72.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.889     5.396    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.520 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.495     6.015    Accelerometer/RESET0_out
    SLICE_X14Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.517     4.940    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X14Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/RESET_INT_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 1.631ns (27.645%)  route 4.269ns (72.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.889     5.396    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.520 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.380     5.900    Accelerometer/RESET0_out
    SLICE_X13Y83         FDSE                                         r  Accelerometer/RESET_INT_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.517     4.940    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X13Y83         FDSE                                         r  Accelerometer/RESET_INT_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 1.631ns (27.645%)  route 4.269ns (72.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.889     5.396    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.520 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.380     5.900    Accelerometer/RESET0_out
    SLICE_X13Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.517     4.940    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 1.631ns (27.645%)  route 4.269ns (72.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.889     5.396    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.520 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.380     5.900    Accelerometer/RESET0_out
    SLICE_X13Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.517     4.940    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 1.631ns (27.645%)  route 4.269ns (72.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.889     5.396    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.520 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.380     5.900    Accelerometer/RESET0_out
    SLICE_X12Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.517     4.940    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 1.631ns (27.645%)  route 4.269ns (72.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           3.889     5.396    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.520 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.380     5.900    Accelerometer/RESET0_out
    SLICE_X12Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.517     4.940    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.247ns (23.065%)  route 0.826ns (76.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           0.826     1.073    Accelerometer/ADXL_Control/SPI_Interface/D[0]
    SLICE_X3Y101         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.872     2.037    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fsm_inst/current_state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.275ns (19.279%)  route 1.150ns (80.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.150     1.424    fsm_inst/RESET_IBUF
    SLICE_X28Y111        FDCE                                         f  fsm_inst/current_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.834     1.999    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X28Y111        FDCE                                         r  fsm_inst/current_state_reg/C

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            fsm_inst/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.289ns (18.982%)  route 1.235ns (81.018%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_IBUF_inst/O
                         net (fo=1, routed)           1.235     1.480    fsm_inst/BTN_IBUF
    SLICE_X28Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.525 r  fsm_inst/current_state_i_1/O
                         net (fo=1, routed)           0.000     1.525    fsm_inst/current_state_i_1_n_0
    SLICE_X28Y111        FDCE                                         r  fsm_inst/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.834     1.999    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X28Y111        FDCE                                         r  fsm_inst/current_state_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/RESET_INT_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.320ns (14.903%)  route 1.825ns (85.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.677     1.952    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.148     2.144    Accelerometer/RESET0_out
    SLICE_X13Y83         FDSE                                         r  Accelerometer/RESET_INT_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.839     2.004    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X13Y83         FDSE                                         r  Accelerometer/RESET_INT_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.320ns (14.903%)  route 1.825ns (85.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.677     1.952    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.148     2.144    Accelerometer/RESET0_out
    SLICE_X13Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.839     2.004    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.320ns (14.903%)  route 1.825ns (85.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.677     1.952    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.148     2.144    Accelerometer/RESET0_out
    SLICE_X13Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.839     2.004    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.320ns (14.903%)  route 1.825ns (85.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.677     1.952    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.148     2.144    Accelerometer/RESET0_out
    SLICE_X12Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.839     2.004    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.320ns (14.903%)  route 1.825ns (85.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.677     1.952    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.148     2.144    Accelerometer/RESET0_out
    SLICE_X12Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.839     2.004    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.320ns (14.903%)  route 1.825ns (85.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.677     1.952    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.148     2.144    Accelerometer/RESET0_out
    SLICE_X12Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.839     2.004    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.320ns (14.903%)  route 1.825ns (85.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.677     1.952    Accelerometer/RESET_IBUF
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.148     2.144    Accelerometer/RESET0_out
    SLICE_X13Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.839     2.004    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[7]/C





