$date
	Sat Oct 22 23:59:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#742385
b11110 !
1"
#742386
b11110 &
b11110 %
1$
#742387
0"
#742390
b1111 &
b1111 %
#742394
b101110 &
b101110 %
#742398
b10111 &
b10111 %
#742402
b1000110 &
b1000110 %
#742406
b100011 &
b100011 %
#742410
b1101010 &
b1101010 %
#742414
b110101 &
b110101 %
#742418
b10100000 &
b10100000 %
#742422
b1010000 &
b1010000 %
#742426
b101000 &
b101000 %
#742430
b10100 &
b10100 %
#742434
b1010 &
b1010 %
#742438
b101 &
b101 %
#742442
b10000 &
b10000 %
#742446
b1000 &
b1000 %
#742450
b100 &
b100 %
#742454
b10 &
b10 %
#742458
b1 &
b1 %
1#
#742462
b0 &
0#
b0 %
0$
#1703279
b110 !
1"
#1703282
b110 &
b110 %
1$
#1703283
0"
#1703286
b11 &
b11 %
#1703290
b1010 &
b1010 %
#1703294
b101 &
b101 %
#1703298
b10000 &
b10000 %
#1703302
b1000 &
b1000 %
#1703306
b100 &
b100 %
#1703310
b10 &
b10 %
#1703314
b1 &
b1 %
1#
#1703318
b0 &
0#
b0 %
0$
#2732079
b1 !
1"
#2732082
b1 &
b1 %
1$
#2732083
0"
#2732086
1#
#2732090
b0 &
b0 %
0#
0$
#4500012
