<profile>

<section name = "Vitis HLS Report for 'delta_encoding_Pipeline_INIT_LOOP'" level="0">
<item name = "Date">Sat Jan 24 12:39:31 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">snn_delta_encoding</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.715 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">786, 786, 7.860 us, 7.860 us, 785, 785, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- INIT_LOOP">784, 784, 1, 1, 1, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 27, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln131_fu_192_p2">+, 0, 0, 13, 10, 1</column>
<column name="icmp_ln131_fu_186_p2">icmp, 0, 0, 13, 10, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 10, 20</column>
<column name="i_fu_62">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_62">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, delta_encoding_Pipeline_INIT_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, delta_encoding_Pipeline_INIT_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, delta_encoding_Pipeline_INIT_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, delta_encoding_Pipeline_INIT_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, delta_encoding_Pipeline_INIT_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, delta_encoding_Pipeline_INIT_LOOP, return value</column>
<column name="integrator_7_address0">out, 7, ap_memory, integrator_7, array</column>
<column name="integrator_7_ce0">out, 1, ap_memory, integrator_7, array</column>
<column name="integrator_7_we0">out, 1, ap_memory, integrator_7, array</column>
<column name="integrator_7_d0">out, 32, ap_memory, integrator_7, array</column>
<column name="integrator_6_address0">out, 7, ap_memory, integrator_6, array</column>
<column name="integrator_6_ce0">out, 1, ap_memory, integrator_6, array</column>
<column name="integrator_6_we0">out, 1, ap_memory, integrator_6, array</column>
<column name="integrator_6_d0">out, 32, ap_memory, integrator_6, array</column>
<column name="integrator_5_address0">out, 7, ap_memory, integrator_5, array</column>
<column name="integrator_5_ce0">out, 1, ap_memory, integrator_5, array</column>
<column name="integrator_5_we0">out, 1, ap_memory, integrator_5, array</column>
<column name="integrator_5_d0">out, 32, ap_memory, integrator_5, array</column>
<column name="integrator_4_address0">out, 7, ap_memory, integrator_4, array</column>
<column name="integrator_4_ce0">out, 1, ap_memory, integrator_4, array</column>
<column name="integrator_4_we0">out, 1, ap_memory, integrator_4, array</column>
<column name="integrator_4_d0">out, 32, ap_memory, integrator_4, array</column>
<column name="integrator_3_address0">out, 7, ap_memory, integrator_3, array</column>
<column name="integrator_3_ce0">out, 1, ap_memory, integrator_3, array</column>
<column name="integrator_3_we0">out, 1, ap_memory, integrator_3, array</column>
<column name="integrator_3_d0">out, 32, ap_memory, integrator_3, array</column>
<column name="integrator_2_address0">out, 7, ap_memory, integrator_2, array</column>
<column name="integrator_2_ce0">out, 1, ap_memory, integrator_2, array</column>
<column name="integrator_2_we0">out, 1, ap_memory, integrator_2, array</column>
<column name="integrator_2_d0">out, 32, ap_memory, integrator_2, array</column>
<column name="integrator_1_address0">out, 7, ap_memory, integrator_1, array</column>
<column name="integrator_1_ce0">out, 1, ap_memory, integrator_1, array</column>
<column name="integrator_1_we0">out, 1, ap_memory, integrator_1, array</column>
<column name="integrator_1_d0">out, 32, ap_memory, integrator_1, array</column>
<column name="integrator_address0">out, 7, ap_memory, integrator, array</column>
<column name="integrator_ce0">out, 1, ap_memory, integrator, array</column>
<column name="integrator_we0">out, 1, ap_memory, integrator, array</column>
<column name="integrator_d0">out, 32, ap_memory, integrator, array</column>
</table>
</item>
</section>
</profile>
