

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_j_back3'
================================================================
* Date:           Sat Sep  2 22:24:38 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j_back3  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      27|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      27|     79|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln231_fu_83_p2   |         +|   0|  0|  13|          10|           1|
    |add_ln234_fu_98_p2   |         +|   0|  0|  17|          14|          14|
    |icmp_ln231_fu_77_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  43|          35|          27|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_back3_1  |   9|          2|   10|         20|
    |j_back3_fu_32               |   9|          2|   10|         20|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  36|          8|   22|         44|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln234_reg_123        |  14|   0|   14|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_back3_fu_32            |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j_back3|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j_back3|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j_back3|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j_back3|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j_back3|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j_back3|  return value|
|empty          |   in|   14|     ap_none|                          empty|        scalar|
|v242_address0  |  out|   14|   ap_memory|                           v242|         array|
|v242_ce0       |  out|    1|   ap_memory|                           v242|         array|
|v242_we0       |  out|    1|   ap_memory|                           v242|         array|
|v242_d0        |  out|   32|   ap_memory|                           v242|         array|
|v101_address0  |  out|   10|   ap_memory|                           v101|         array|
|v101_ce0       |  out|    1|   ap_memory|                           v101|         array|
|v101_q0        |   in|   32|   ap_memory|                           v101|         array|
+---------------+-----+-----+------------+-------------------------------+--------------+

