Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Thu May 15 17:59:34 2014
| Host         : tflop2 running 64-bit Ubuntu 12.04.2 LTS
| Command      : report_utilization -file wideBRAM_wrapper_utilization_synth.rpt -pb wideBRAM_wrapper_utilization_synth.pb
| Design       : wideBRAM_wrapper
| Device       : xc7z045
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Loced | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 5678 |     0 |    218600 |  2.59 |
|   LUT as Logic             | 5322 |     0 |    218600 |  2.43 |
|   LUT as Memory            |  356 |     0 |     70400 |  0.50 |
|     LUT as Distributed RAM |   70 |     0 |           |       |
|     LUT as Shift Register  |  286 |     0 |           |       |
| Slice Registers            | 7534 |     0 |    437200 |  1.72 |
|   Register as Flip Flop    | 7534 |     0 |    437200 |  1.72 |
|   Register as Latch        |    0 |     0 |    437200 |  0.00 |
| F7 Muxes                   |    2 |     0 |    109300 | <0.01 |
| F8 Muxes                   |    0 |     0 |     54650 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |       545 |  1.28 |
|   RAMB36/FIFO*    |    7 |     0 |       545 |  1.28 |
|     RAMB36E1 only |    7 |       |           |       |
|   RAMB18          |    1 |     0 |      1090 |  0.09 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       900 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       362 |  0.00 |
| Bonded IPADs                |    0 |     0 |        50 |  0.00 |
| Bonded OPADs                |    0 |     0 |        32 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |        16 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         4 |  0.00 |
| IBUFGDS                     |    0 |     0 |       348 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         8 |  0.00 |
| ILOGIC                      |    0 |     0 |       362 |  0.00 |
| OLOGIC                      |    0 |     0 |       362 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.12 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       168 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+
| Ref Name | Used |
+----------+------+
| FDRE     | 7200 |
| LUT6     | 1852 |
| LUT3     | 1768 |
| LUT5     | 1432 |
| LUT4     |  865 |
| LUT2     |  365 |
| LUT1     |  237 |
| SRL16E   |  163 |
| FDCE     |  154 |
| BIBUF    |  130 |
| SRLC32E  |  123 |
| RAMD32   |  104 |
| FDSE     |  103 |
| CARRY4   |   97 |
| FDPE     |   77 |
| RAMS32   |   34 |
| RAMB36E1 |    7 |
| MUXF7    |    2 |
| RAMB18E1 |    1 |
| PS7      |    1 |
| BUFG     |    1 |
+----------+------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


