// Seed: 2020934229
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri1  id_0,
    output logic id_1
);
  tri0 id_4, id_5, id_6;
  module_0(
      id_5, id_5, id_6, id_5
  );
  uwire id_7, id_8 = 1, id_9;
  assign id_4 = id_4;
  tri1 id_10 = {1'b0, id_8 + id_5};
  assign id_4 = 1'b0;
  wire id_11;
  assign id_8 = id_6;
  assign id_4 = 1'b0;
  always id_1 <= 1;
endmodule
