Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Nov 23 13:49:13 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   RP_SPI_CE1N_IBUF
   SYS_SCL_IBUF
   SYS_SDA_IBUF


