

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Mon May 16 17:28:44 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        democode
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+-------+---------+---------+----------+---------+------+----------+------+----+----------+----------+-----+
    |       Modules       | Issue|       | Latency | Latency | Iteration|         | Trip |          |      |    |          |          |     |
    |       & Loops       | Type | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +---------------------+------+-------+---------+---------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ fir                |     -|  -0.15|       94|  752.000|         -|       95|     -|        no|     -|   -|  610 (1%)|  251 (1%)|    -|
    | o shift_accum_loop  |     -|  -5.84|       90|  720.000|         6|        -|    15|        no|     -|   -|         -|         -|    -|
    +---------------------+------+-------+---------+---------+----------+---------+------+----------+------+----+----------+----------+-----+

