Information: Updating design information... (UID-85)
Warning: Design 'CPU' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU
Version: F-2011.09-SP3
Date   : Thu Oct 27 17:16:45 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: U_CU/execute_sig_d2_reg[IMM_SEL]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CU/execute_sig_d2_reg[IMM_SEL]/CK (SDFFR_X1)          0.00 #     0.00 r
  U_CU/execute_sig_d2_reg[IMM_SEL]/Q (SDFFR_X1)           0.08       0.08 f
  U_CU/CTRL_WORD[IMM_SEL] (CU)                            0.00       0.08 f
  U_DATAPATH/CTRL_WORD[IMM_SEL] (DATAPATH)                0.00       0.08 f
  U_DATAPATH/U21/Z (CLKBUF_X3)                            0.07       0.15 f
  U_DATAPATH/U214/Z (MUX2_X1)                             0.10       0.25 r
  U_DATAPATH/U_ALU/B[7] (ALU_DATA_W32)                    0.00       0.25 r
  U_DATAPATH/U_ALU/sub_128/B[7] (ALU_DATA_W32_DW01_sub_2)
                                                          0.00       0.25 r
  U_DATAPATH/U_ALU/sub_128/U348/ZN (INV_X1)               0.03       0.28 f
  U_DATAPATH/U_ALU/sub_128/U187/ZN (OR2_X1)               0.06       0.34 f
  U_DATAPATH/U_ALU/sub_128/U156/ZN (AOI21_X1)             0.04       0.39 r
  U_DATAPATH/U_ALU/sub_128/U155/ZN (NAND2_X1)             0.03       0.42 f
  U_DATAPATH/U_ALU/sub_128/U95/ZN (AOI22_X1)              0.06       0.48 r
  U_DATAPATH/U_ALU/sub_128/U120/ZN (AND2_X1)              0.05       0.53 r
  U_DATAPATH/U_ALU/sub_128/U98/ZN (NAND3_X1)              0.04       0.56 f
  U_DATAPATH/U_ALU/sub_128/U100/ZN (NAND3_X1)             0.03       0.59 r
  U_DATAPATH/U_ALU/sub_128/U106/ZN (NAND2_X1)             0.03       0.62 f
  U_DATAPATH/U_ALU/sub_128/U62/ZN (NAND2_X1)              0.03       0.65 r
  U_DATAPATH/U_ALU/sub_128/U61/ZN (NAND2_X1)              0.03       0.68 f
  U_DATAPATH/U_ALU/sub_128/U85/ZN (AOI21_X1)              0.04       0.73 r
  U_DATAPATH/U_ALU/sub_128/U141/ZN (OAI21_X1)             0.04       0.77 f
  U_DATAPATH/U_ALU/sub_128/U140/ZN (AOI21_X1)             0.05       0.81 r
  U_DATAPATH/U_ALU/sub_128/U138/ZN (XNOR2_X1)             0.06       0.88 r
  U_DATAPATH/U_ALU/sub_128/DIFF[31] (ALU_DATA_W32_DW01_sub_2)
                                                          0.00       0.88 r
  U_DATAPATH/U_ALU/U326/ZN (NAND2_X1)                     0.03       0.90 f
  U_DATAPATH/U_ALU/U319/ZN (AND3_X1)                      0.04       0.95 f
  U_DATAPATH/U_ALU/U39/ZN (NAND2_X1)                      0.03       0.98 r
  U_DATAPATH/U_ALU/RES[31] (ALU_DATA_W32)                 0.00       0.98 r
  U_DATAPATH/U_ALU_OUT_REG_EM/DIN[31] (REG_PIPO_32_00000000_00000000_5)
                                                          0.00       0.98 r
  U_DATAPATH/U_ALU_OUT_REG_EM/U18/ZN (NAND2_X1)           0.03       1.00 f
  U_DATAPATH/U_ALU_OUT_REG_EM/U16/ZN (NAND2_X1)           0.03       1.04 r
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[31]/D (DFFR_X2)
                                                          0.01       1.05 r
  data arrival time                                                  1.05

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[31]/CK (DFFR_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.03       0.97
  data required time                                                 0.97
  --------------------------------------------------------------------------
  data required time                                                 0.97
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


1
