|project
CLOCK_50_I => CLOCK_50_I.IN5
PUSH_BUTTON_I[0] => PUSH_BUTTON_I[0].IN1
PUSH_BUTTON_I[1] => PUSH_BUTTON_I[1].IN1
PUSH_BUTTON_I[2] => PUSH_BUTTON_I[2].IN1
PUSH_BUTTON_I[3] => PUSH_BUTTON_I[3].IN1
SWITCH_I[0] => SWITCH_I[0].IN1
SWITCH_I[1] => ~NO_FANOUT~
SWITCH_I[2] => ~NO_FANOUT~
SWITCH_I[3] => ~NO_FANOUT~
SWITCH_I[4] => ~NO_FANOUT~
SWITCH_I[5] => ~NO_FANOUT~
SWITCH_I[6] => ~NO_FANOUT~
SWITCH_I[7] => ~NO_FANOUT~
SWITCH_I[8] => ~NO_FANOUT~
SWITCH_I[9] => ~NO_FANOUT~
SWITCH_I[10] => ~NO_FANOUT~
SWITCH_I[11] => ~NO_FANOUT~
SWITCH_I[12] => ~NO_FANOUT~
SWITCH_I[13] => ~NO_FANOUT~
SWITCH_I[14] => ~NO_FANOUT~
SWITCH_I[15] => ~NO_FANOUT~
SWITCH_I[16] => ~NO_FANOUT~
SWITCH_I[17] => resetn.IN1
SWITCH_I[17] => _.IN1
SWITCH_I[17] => _.IN1
SEVEN_SEGMENT_N_O[0][0] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][1] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][2] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][3] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][4] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][5] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][6] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[1][0] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][1] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][2] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][3] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][4] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][5] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][6] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[2][0] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][1] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][2] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][3] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][4] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][5] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][6] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[3][0] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][1] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][2] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][3] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][4] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][5] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][6] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[4][0] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][1] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][2] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][3] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][4] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][5] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][6] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[5][0] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][1] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][2] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][3] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][4] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][5] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][6] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[6][0] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][1] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][2] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][3] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][4] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][5] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][6] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[7][0] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][1] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][2] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][3] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][4] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][5] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][6] <= convert_hex_to_seven_segment:unit7.converted_value
LED_GREEN_O[0] <= top_state[0].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[1] <= top_state[1].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[2] <= top_state[2].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[3] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[4] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[5] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[6] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[7] <= SRAM_we_n.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[8] <= VGA_enable.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLOCK_O <= VGA_SRAM_interface:VGA_unit.VGA_CLOCK_O
VGA_HSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_HSYNC_O
VGA_VSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_VSYNC_O
VGA_BLANK_O <= VGA_SRAM_interface:VGA_unit.VGA_BLANK_O
VGA_SYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_SYNC_O
VGA_RED_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_GREEN_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_BLUE_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
SRAM_DATA_IO[0] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[1] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[2] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[3] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[4] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[5] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[6] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[7] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[8] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[9] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[10] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[11] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[12] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[13] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[14] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[15] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_ADDRESS_O[0] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[1] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[2] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[3] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[4] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[5] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[6] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[7] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[8] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[9] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[10] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[11] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[12] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[13] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[14] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[15] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[16] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[17] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_UB_N_O <= SRAM_Controller:SRAM_unit.SRAM_UB_N_O
SRAM_LB_N_O <= SRAM_Controller:SRAM_unit.SRAM_LB_N_O
SRAM_WE_N_O <= SRAM_Controller:SRAM_unit.SRAM_WE_N_O
SRAM_CE_N_O <= SRAM_Controller:SRAM_unit.SRAM_CE_N_O
SRAM_OE_N_O <= SRAM_Controller:SRAM_unit.SRAM_OE_N_O
UART_RX_I => UART_RX_I.IN1
UART_TX_O <= <VCC>


|project|PB_Controller:PB_unit
Clock_50 => push_button_status_buf[0].CLK
Clock_50 => push_button_status_buf[1].CLK
Clock_50 => push_button_status_buf[2].CLK
Clock_50 => push_button_status_buf[3].CLK
Clock_50 => push_button_status[0].CLK
Clock_50 => push_button_status[1].CLK
Clock_50 => push_button_status[2].CLK
Clock_50 => push_button_status[3].CLK
Clock_50 => debounce_shift_reg[0][0].CLK
Clock_50 => debounce_shift_reg[0][1].CLK
Clock_50 => debounce_shift_reg[0][2].CLK
Clock_50 => debounce_shift_reg[0][3].CLK
Clock_50 => debounce_shift_reg[0][4].CLK
Clock_50 => debounce_shift_reg[0][5].CLK
Clock_50 => debounce_shift_reg[0][6].CLK
Clock_50 => debounce_shift_reg[0][7].CLK
Clock_50 => debounce_shift_reg[0][8].CLK
Clock_50 => debounce_shift_reg[0][9].CLK
Clock_50 => debounce_shift_reg[1][0].CLK
Clock_50 => debounce_shift_reg[1][1].CLK
Clock_50 => debounce_shift_reg[1][2].CLK
Clock_50 => debounce_shift_reg[1][3].CLK
Clock_50 => debounce_shift_reg[1][4].CLK
Clock_50 => debounce_shift_reg[1][5].CLK
Clock_50 => debounce_shift_reg[1][6].CLK
Clock_50 => debounce_shift_reg[1][7].CLK
Clock_50 => debounce_shift_reg[1][8].CLK
Clock_50 => debounce_shift_reg[1][9].CLK
Clock_50 => debounce_shift_reg[2][0].CLK
Clock_50 => debounce_shift_reg[2][1].CLK
Clock_50 => debounce_shift_reg[2][2].CLK
Clock_50 => debounce_shift_reg[2][3].CLK
Clock_50 => debounce_shift_reg[2][4].CLK
Clock_50 => debounce_shift_reg[2][5].CLK
Clock_50 => debounce_shift_reg[2][6].CLK
Clock_50 => debounce_shift_reg[2][7].CLK
Clock_50 => debounce_shift_reg[2][8].CLK
Clock_50 => debounce_shift_reg[2][9].CLK
Clock_50 => debounce_shift_reg[3][0].CLK
Clock_50 => debounce_shift_reg[3][1].CLK
Clock_50 => debounce_shift_reg[3][2].CLK
Clock_50 => debounce_shift_reg[3][3].CLK
Clock_50 => debounce_shift_reg[3][4].CLK
Clock_50 => debounce_shift_reg[3][5].CLK
Clock_50 => debounce_shift_reg[3][6].CLK
Clock_50 => debounce_shift_reg[3][7].CLK
Clock_50 => debounce_shift_reg[3][8].CLK
Clock_50 => debounce_shift_reg[3][9].CLK
Clock_50 => clock_1kHz_buf.CLK
Clock_50 => clock_1kHz.CLK
Clock_50 => clock_1kHz_div_count[0].CLK
Clock_50 => clock_1kHz_div_count[1].CLK
Clock_50 => clock_1kHz_div_count[2].CLK
Clock_50 => clock_1kHz_div_count[3].CLK
Clock_50 => clock_1kHz_div_count[4].CLK
Clock_50 => clock_1kHz_div_count[5].CLK
Clock_50 => clock_1kHz_div_count[6].CLK
Clock_50 => clock_1kHz_div_count[7].CLK
Clock_50 => clock_1kHz_div_count[8].CLK
Clock_50 => clock_1kHz_div_count[9].CLK
Clock_50 => clock_1kHz_div_count[10].CLK
Clock_50 => clock_1kHz_div_count[11].CLK
Clock_50 => clock_1kHz_div_count[12].CLK
Clock_50 => clock_1kHz_div_count[13].CLK
Clock_50 => clock_1kHz_div_count[14].CLK
Clock_50 => clock_1kHz_div_count[15].CLK
Resetn => debounce_shift_reg[0][0].ACLR
Resetn => debounce_shift_reg[0][1].ACLR
Resetn => debounce_shift_reg[0][2].ACLR
Resetn => debounce_shift_reg[0][3].ACLR
Resetn => debounce_shift_reg[0][4].ACLR
Resetn => debounce_shift_reg[0][5].ACLR
Resetn => debounce_shift_reg[0][6].ACLR
Resetn => debounce_shift_reg[0][7].ACLR
Resetn => debounce_shift_reg[0][8].ACLR
Resetn => debounce_shift_reg[0][9].ACLR
Resetn => debounce_shift_reg[1][0].ACLR
Resetn => debounce_shift_reg[1][1].ACLR
Resetn => debounce_shift_reg[1][2].ACLR
Resetn => debounce_shift_reg[1][3].ACLR
Resetn => debounce_shift_reg[1][4].ACLR
Resetn => debounce_shift_reg[1][5].ACLR
Resetn => debounce_shift_reg[1][6].ACLR
Resetn => debounce_shift_reg[1][7].ACLR
Resetn => debounce_shift_reg[1][8].ACLR
Resetn => debounce_shift_reg[1][9].ACLR
Resetn => debounce_shift_reg[2][0].ACLR
Resetn => debounce_shift_reg[2][1].ACLR
Resetn => debounce_shift_reg[2][2].ACLR
Resetn => debounce_shift_reg[2][3].ACLR
Resetn => debounce_shift_reg[2][4].ACLR
Resetn => debounce_shift_reg[2][5].ACLR
Resetn => debounce_shift_reg[2][6].ACLR
Resetn => debounce_shift_reg[2][7].ACLR
Resetn => debounce_shift_reg[2][8].ACLR
Resetn => debounce_shift_reg[2][9].ACLR
Resetn => debounce_shift_reg[3][0].ACLR
Resetn => debounce_shift_reg[3][1].ACLR
Resetn => debounce_shift_reg[3][2].ACLR
Resetn => debounce_shift_reg[3][3].ACLR
Resetn => debounce_shift_reg[3][4].ACLR
Resetn => debounce_shift_reg[3][5].ACLR
Resetn => debounce_shift_reg[3][6].ACLR
Resetn => debounce_shift_reg[3][7].ACLR
Resetn => debounce_shift_reg[3][8].ACLR
Resetn => debounce_shift_reg[3][9].ACLR
Resetn => clock_1kHz_div_count[0].ACLR
Resetn => clock_1kHz_div_count[1].ACLR
Resetn => clock_1kHz_div_count[2].ACLR
Resetn => clock_1kHz_div_count[3].ACLR
Resetn => clock_1kHz_div_count[4].ACLR
Resetn => clock_1kHz_div_count[5].ACLR
Resetn => clock_1kHz_div_count[6].ACLR
Resetn => clock_1kHz_div_count[7].ACLR
Resetn => clock_1kHz_div_count[8].ACLR
Resetn => clock_1kHz_div_count[9].ACLR
Resetn => clock_1kHz_div_count[10].ACLR
Resetn => clock_1kHz_div_count[11].ACLR
Resetn => clock_1kHz_div_count[12].ACLR
Resetn => clock_1kHz_div_count[13].ACLR
Resetn => clock_1kHz_div_count[14].ACLR
Resetn => clock_1kHz_div_count[15].ACLR
Resetn => clock_1kHz.PRESET
Resetn => push_button_status_buf[0].ACLR
Resetn => push_button_status_buf[1].ACLR
Resetn => push_button_status_buf[2].ACLR
Resetn => push_button_status_buf[3].ACLR
Resetn => push_button_status[0].ACLR
Resetn => push_button_status[1].ACLR
Resetn => push_button_status[2].ACLR
Resetn => push_button_status[3].ACLR
Resetn => clock_1kHz_buf.PRESET
PB_signal[0] => debounce_shift_reg[0][0].DATAIN
PB_signal[1] => debounce_shift_reg[1][0].DATAIN
PB_signal[2] => debounce_shift_reg[2][0].DATAIN
PB_signal[3] => debounce_shift_reg[3][0].DATAIN
PB_pushed[0] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[1] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[2] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[3] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE


|project|VGA_SRAM_interface:VGA_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_sram_data[0][0].ENA
VGA_enable => SRAM_address[17]~reg0.ENA
VGA_enable => SRAM_address[16]~reg0.ENA
VGA_enable => SRAM_address[15]~reg0.ENA
VGA_enable => SRAM_address[14]~reg0.ENA
VGA_enable => SRAM_address[13]~reg0.ENA
VGA_enable => SRAM_address[12]~reg0.ENA
VGA_enable => SRAM_address[11]~reg0.ENA
VGA_enable => SRAM_address[10]~reg0.ENA
VGA_enable => SRAM_address[9]~reg0.ENA
VGA_enable => SRAM_address[8]~reg0.ENA
VGA_enable => SRAM_address[7]~reg0.ENA
VGA_enable => SRAM_address[6]~reg0.ENA
VGA_enable => SRAM_address[5]~reg0.ENA
VGA_enable => SRAM_address[4]~reg0.ENA
VGA_enable => SRAM_address[3]~reg0.ENA
VGA_enable => SRAM_address[2]~reg0.ENA
VGA_enable => SRAM_address[1]~reg0.ENA
VGA_enable => SRAM_address[0]~reg0.ENA
VGA_enable => VGA_sram_data[2][15].ENA
VGA_enable => VGA_sram_data[2][14].ENA
VGA_enable => VGA_sram_data[2][13].ENA
VGA_enable => VGA_sram_data[2][12].ENA
VGA_enable => VGA_sram_data[2][11].ENA
VGA_enable => VGA_sram_data[2][10].ENA
VGA_enable => VGA_sram_data[2][9].ENA
VGA_enable => VGA_sram_data[2][8].ENA
VGA_enable => VGA_sram_data[2][7].ENA
VGA_enable => VGA_sram_data[2][6].ENA
VGA_enable => VGA_sram_data[2][5].ENA
VGA_enable => VGA_sram_data[2][4].ENA
VGA_enable => VGA_sram_data[2][3].ENA
VGA_enable => VGA_sram_data[2][2].ENA
VGA_enable => VGA_sram_data[2][1].ENA
VGA_enable => VGA_sram_data[2][0].ENA
VGA_enable => VGA_sram_data[1][15].ENA
VGA_enable => VGA_sram_data[1][14].ENA
VGA_enable => VGA_sram_data[1][13].ENA
VGA_enable => VGA_sram_data[1][12].ENA
VGA_enable => VGA_sram_data[1][11].ENA
VGA_enable => VGA_sram_data[1][10].ENA
VGA_enable => VGA_sram_data[1][9].ENA
VGA_enable => VGA_sram_data[1][8].ENA
VGA_enable => VGA_sram_data[1][7].ENA
VGA_enable => VGA_sram_data[1][6].ENA
VGA_enable => VGA_sram_data[1][5].ENA
VGA_enable => VGA_sram_data[1][4].ENA
VGA_enable => VGA_sram_data[1][3].ENA
VGA_enable => VGA_sram_data[1][2].ENA
VGA_enable => VGA_sram_data[1][1].ENA
VGA_enable => VGA_sram_data[1][0].ENA
VGA_enable => VGA_sram_data[0][15].ENA
VGA_enable => VGA_sram_data[0][14].ENA
VGA_enable => VGA_sram_data[0][13].ENA
VGA_enable => VGA_sram_data[0][12].ENA
VGA_enable => VGA_sram_data[0][11].ENA
VGA_enable => VGA_sram_data[0][10].ENA
VGA_enable => VGA_sram_data[0][9].ENA
VGA_enable => VGA_sram_data[0][8].ENA
VGA_enable => VGA_sram_data[0][7].ENA
VGA_enable => VGA_sram_data[0][6].ENA
VGA_enable => VGA_sram_data[0][5].ENA
VGA_enable => VGA_sram_data[0][4].ENA
VGA_enable => VGA_sram_data[0][3].ENA
VGA_enable => VGA_sram_data[0][2].ENA
VGA_enable => VGA_sram_data[0][1].ENA
VGA_adjust => always0.IN1
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
SRAM_base_address[0] => SRAM_address.DATAB
SRAM_base_address[1] => SRAM_address.DATAB
SRAM_base_address[2] => SRAM_address.DATAB
SRAM_base_address[3] => SRAM_address.DATAB
SRAM_base_address[4] => SRAM_address.DATAB
SRAM_base_address[5] => SRAM_address.DATAB
SRAM_base_address[6] => SRAM_address.DATAB
SRAM_base_address[7] => SRAM_address.DATAB
SRAM_base_address[8] => SRAM_address.DATAB
SRAM_base_address[9] => SRAM_address.DATAB
SRAM_base_address[10] => SRAM_address.DATAB
SRAM_base_address[11] => SRAM_address.DATAB
SRAM_base_address[12] => SRAM_address.DATAB
SRAM_base_address[13] => SRAM_address.DATAB
SRAM_base_address[14] => SRAM_address.DATAB
SRAM_base_address[15] => SRAM_address.DATAB
SRAM_base_address[16] => SRAM_address.DATAB
SRAM_base_address[17] => SRAM_address.DATAB
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
VGA_CLOCK_O <= VGA_Controller:VGA_unit.oVGA_CLOCK
VGA_HSYNC_O <= VGA_Controller:VGA_unit.oVGA_H_SYNC
VGA_VSYNC_O <= VGA_Controller:VGA_unit.oVGA_V_SYNC
VGA_BLANK_O <= VGA_Controller:VGA_unit.oVGA_BLANK
VGA_SYNC_O <= VGA_Controller:VGA_unit.oVGA_SYNC
VGA_RED_O[0] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[1] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[2] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[3] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[4] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[5] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[6] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[7] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[8] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[9] <= VGA_Controller:VGA_unit.oVGA_R
VGA_GREEN_O[0] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[1] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[2] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[3] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[4] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[5] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[6] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[7] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[8] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[9] <= VGA_Controller:VGA_unit.oVGA_G
VGA_BLUE_O[0] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[1] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[2] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[3] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[4] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[5] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[6] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[7] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[8] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[9] <= VGA_Controller:VGA_unit.oVGA_B


|project|VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit
Clock => oVGA_B[0]~reg0.CLK
Clock => oVGA_B[1]~reg0.CLK
Clock => oVGA_B[2]~reg0.CLK
Clock => oVGA_B[3]~reg0.CLK
Clock => oVGA_B[4]~reg0.CLK
Clock => oVGA_B[5]~reg0.CLK
Clock => oVGA_B[6]~reg0.CLK
Clock => oVGA_B[7]~reg0.CLK
Clock => oVGA_B[8]~reg0.CLK
Clock => oVGA_B[9]~reg0.CLK
Clock => oVGA_G[0]~reg0.CLK
Clock => oVGA_G[1]~reg0.CLK
Clock => oVGA_G[2]~reg0.CLK
Clock => oVGA_G[3]~reg0.CLK
Clock => oVGA_G[4]~reg0.CLK
Clock => oVGA_G[5]~reg0.CLK
Clock => oVGA_G[6]~reg0.CLK
Clock => oVGA_G[7]~reg0.CLK
Clock => oVGA_G[8]~reg0.CLK
Clock => oVGA_G[9]~reg0.CLK
Clock => oVGA_R[0]~reg0.CLK
Clock => oVGA_R[1]~reg0.CLK
Clock => oVGA_R[2]~reg0.CLK
Clock => oVGA_R[3]~reg0.CLK
Clock => oVGA_R[4]~reg0.CLK
Clock => oVGA_R[5]~reg0.CLK
Clock => oVGA_R[6]~reg0.CLK
Clock => oVGA_R[7]~reg0.CLK
Clock => oVGA_R[8]~reg0.CLK
Clock => oVGA_R[9]~reg0.CLK
Clock => oVGA_V_SYNC~reg0.CLK
Clock => V_Cont[0].CLK
Clock => V_Cont[1].CLK
Clock => V_Cont[2].CLK
Clock => V_Cont[3].CLK
Clock => V_Cont[4].CLK
Clock => V_Cont[5].CLK
Clock => V_Cont[6].CLK
Clock => V_Cont[7].CLK
Clock => V_Cont[8].CLK
Clock => V_Cont[9].CLK
Clock => oVGA_H_SYNC~reg0.CLK
Clock => H_Cont[0].CLK
Clock => H_Cont[1].CLK
Clock => H_Cont[2].CLK
Clock => H_Cont[3].CLK
Clock => H_Cont[4].CLK
Clock => H_Cont[5].CLK
Clock => H_Cont[6].CLK
Clock => H_Cont[7].CLK
Clock => H_Cont[8].CLK
Clock => H_Cont[9].CLK
Clock => counter_enable.CLK
Clock => oVGA_CLOCK.DATAIN
Resetn => oVGA_B[0]~reg0.ACLR
Resetn => oVGA_B[1]~reg0.ACLR
Resetn => oVGA_B[2]~reg0.ACLR
Resetn => oVGA_B[3]~reg0.ACLR
Resetn => oVGA_B[4]~reg0.ACLR
Resetn => oVGA_B[5]~reg0.ACLR
Resetn => oVGA_B[6]~reg0.ACLR
Resetn => oVGA_B[7]~reg0.ACLR
Resetn => oVGA_B[8]~reg0.ACLR
Resetn => oVGA_B[9]~reg0.ACLR
Resetn => oVGA_G[0]~reg0.ACLR
Resetn => oVGA_G[1]~reg0.ACLR
Resetn => oVGA_G[2]~reg0.ACLR
Resetn => oVGA_G[3]~reg0.ACLR
Resetn => oVGA_G[4]~reg0.ACLR
Resetn => oVGA_G[5]~reg0.ACLR
Resetn => oVGA_G[6]~reg0.ACLR
Resetn => oVGA_G[7]~reg0.ACLR
Resetn => oVGA_G[8]~reg0.ACLR
Resetn => oVGA_G[9]~reg0.ACLR
Resetn => oVGA_R[0]~reg0.ACLR
Resetn => oVGA_R[1]~reg0.ACLR
Resetn => oVGA_R[2]~reg0.ACLR
Resetn => oVGA_R[3]~reg0.ACLR
Resetn => oVGA_R[4]~reg0.ACLR
Resetn => oVGA_R[5]~reg0.ACLR
Resetn => oVGA_R[6]~reg0.ACLR
Resetn => oVGA_R[7]~reg0.ACLR
Resetn => oVGA_R[8]~reg0.ACLR
Resetn => oVGA_R[9]~reg0.ACLR
Resetn => oVGA_H_SYNC~reg0.ACLR
Resetn => H_Cont[0].ACLR
Resetn => H_Cont[1].ACLR
Resetn => H_Cont[2].ACLR
Resetn => H_Cont[3].ACLR
Resetn => H_Cont[4].ACLR
Resetn => H_Cont[5].ACLR
Resetn => H_Cont[6].ACLR
Resetn => H_Cont[7].ACLR
Resetn => H_Cont[8].ACLR
Resetn => H_Cont[9].ACLR
Resetn => oVGA_V_SYNC~reg0.ACLR
Resetn => V_Cont[0].ACLR
Resetn => V_Cont[1].ACLR
Resetn => V_Cont[2].ACLR
Resetn => V_Cont[3].ACLR
Resetn => V_Cont[4].ACLR
Resetn => V_Cont[5].ACLR
Resetn => V_Cont[6].ACLR
Resetn => V_Cont[7].ACLR
Resetn => V_Cont[8].ACLR
Resetn => V_Cont[9].ACLR
Resetn => counter_enable.ACLR
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iRed[8] => oVGA_R.DATAB
iRed[9] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iGreen[8] => oVGA_G.DATAB
iGreen[9] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
iBlue[8] => oVGA_B.DATAB
iBlue[9] => oVGA_B.DATAB
oCoord_X[0] <= H_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= H_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= H_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= H_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= Clock.DB_MAX_OUTPUT_PORT_TYPE


|project|UART_SRAM_interface:UART_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
UART_RX_I => UART_RX_I.IN1
Initialize => UART_rx_enable.OUTPUTSELECT
Initialize => UART_rx_unload_data.OUTPUTSELECT
Initialize => SRAM_we_n.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_rx_enable.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[0] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[1] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[2] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[3] <= UART_Receive_Controller:UART_RX.Frame_error


|project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX
Clock_50 => RX_data_in.CLK
Clock_50 => Empty~reg0.CLK
Clock_50 => Overrun~reg0.CLK
Clock_50 => Frame_error[0]~reg0.CLK
Clock_50 => Frame_error[1]~reg0.CLK
Clock_50 => Frame_error[2]~reg0.CLK
Clock_50 => Frame_error[3]~reg0.CLK
Clock_50 => data_count[0].CLK
Clock_50 => data_count[1].CLK
Clock_50 => data_count[2].CLK
Clock_50 => clock_count[0].CLK
Clock_50 => clock_count[1].CLK
Clock_50 => clock_count[2].CLK
Clock_50 => clock_count[3].CLK
Clock_50 => clock_count[4].CLK
Clock_50 => clock_count[5].CLK
Clock_50 => clock_count[6].CLK
Clock_50 => clock_count[7].CLK
Clock_50 => clock_count[8].CLK
Clock_50 => clock_count[9].CLK
Clock_50 => RX_data[0]~reg0.CLK
Clock_50 => RX_data[1]~reg0.CLK
Clock_50 => RX_data[2]~reg0.CLK
Clock_50 => RX_data[3]~reg0.CLK
Clock_50 => RX_data[4]~reg0.CLK
Clock_50 => RX_data[5]~reg0.CLK
Clock_50 => RX_data[6]~reg0.CLK
Clock_50 => RX_data[7]~reg0.CLK
Clock_50 => data_buffer[0].CLK
Clock_50 => data_buffer[1].CLK
Clock_50 => data_buffer[2].CLK
Clock_50 => data_buffer[3].CLK
Clock_50 => data_buffer[4].CLK
Clock_50 => data_buffer[5].CLK
Clock_50 => data_buffer[6].CLK
Clock_50 => data_buffer[7].CLK
Clock_50 => RXC_state~5.DATAIN
Resetn => RX_data_in.ACLR
Resetn => Empty~reg0.PRESET
Resetn => Overrun~reg0.ACLR
Resetn => Frame_error[0]~reg0.ACLR
Resetn => Frame_error[1]~reg0.ACLR
Resetn => Frame_error[2]~reg0.ACLR
Resetn => Frame_error[3]~reg0.ACLR
Resetn => data_count[0].ACLR
Resetn => data_count[1].ACLR
Resetn => data_count[2].ACLR
Resetn => clock_count[0].ACLR
Resetn => clock_count[1].ACLR
Resetn => clock_count[2].ACLR
Resetn => clock_count[3].ACLR
Resetn => clock_count[4].ACLR
Resetn => clock_count[5].ACLR
Resetn => clock_count[6].ACLR
Resetn => clock_count[7].ACLR
Resetn => clock_count[8].ACLR
Resetn => clock_count[9].ACLR
Resetn => RX_data[0]~reg0.ACLR
Resetn => RX_data[1]~reg0.ACLR
Resetn => RX_data[2]~reg0.ACLR
Resetn => RX_data[3]~reg0.ACLR
Resetn => RX_data[4]~reg0.ACLR
Resetn => RX_data[5]~reg0.ACLR
Resetn => RX_data[6]~reg0.ACLR
Resetn => RX_data[7]~reg0.ACLR
Resetn => data_buffer[0].ACLR
Resetn => data_buffer[1].ACLR
Resetn => data_buffer[2].ACLR
Resetn => data_buffer[3].ACLR
Resetn => data_buffer[4].ACLR
Resetn => data_buffer[5].ACLR
Resetn => data_buffer[6].ACLR
Resetn => data_buffer[7].ACLR
Resetn => RXC_state~7.DATAIN
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Overrun.OUTPUTSELECT
Unload_data => Empty.OUTPUTSELECT
RX_data[0] <= RX_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[1] <= RX_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[2] <= RX_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[3] <= RX_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[4] <= RX_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[5] <= RX_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[6] <= RX_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[7] <= RX_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Empty <= Empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
Overrun <= Overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[0] <= Frame_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[1] <= Frame_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[2] <= Frame_error[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[3] <= Frame_error[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_I => RX_data_in.DATAIN


|project|SRAM_Controller:SRAM_unit
Clock_50 => Clock_50.IN1
Resetn => SRAM_ready.IN1
Resetn => _.IN1
Resetn => SRAM_write_data_buf[0].ACLR
Resetn => SRAM_write_data_buf[1].ACLR
Resetn => SRAM_write_data_buf[2].ACLR
Resetn => SRAM_write_data_buf[3].ACLR
Resetn => SRAM_write_data_buf[4].ACLR
Resetn => SRAM_write_data_buf[5].ACLR
Resetn => SRAM_write_data_buf[6].ACLR
Resetn => SRAM_write_data_buf[7].ACLR
Resetn => SRAM_write_data_buf[8].ACLR
Resetn => SRAM_write_data_buf[9].ACLR
Resetn => SRAM_write_data_buf[10].ACLR
Resetn => SRAM_write_data_buf[11].ACLR
Resetn => SRAM_write_data_buf[12].ACLR
Resetn => SRAM_write_data_buf[13].ACLR
Resetn => SRAM_write_data_buf[14].ACLR
Resetn => SRAM_write_data_buf[15].ACLR
Resetn => SRAM_WE_N_O~reg0.PRESET
Resetn => SRAM_read_data[0]~reg0.ACLR
Resetn => SRAM_read_data[1]~reg0.ACLR
Resetn => SRAM_read_data[2]~reg0.ACLR
Resetn => SRAM_read_data[3]~reg0.ACLR
Resetn => SRAM_read_data[4]~reg0.ACLR
Resetn => SRAM_read_data[5]~reg0.ACLR
Resetn => SRAM_read_data[6]~reg0.ACLR
Resetn => SRAM_read_data[7]~reg0.ACLR
Resetn => SRAM_read_data[8]~reg0.ACLR
Resetn => SRAM_read_data[9]~reg0.ACLR
Resetn => SRAM_read_data[10]~reg0.ACLR
Resetn => SRAM_read_data[11]~reg0.ACLR
Resetn => SRAM_read_data[12]~reg0.ACLR
Resetn => SRAM_read_data[13]~reg0.ACLR
Resetn => SRAM_read_data[14]~reg0.ACLR
Resetn => SRAM_read_data[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[0]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[1]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[2]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[3]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[4]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[5]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[6]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[7]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[8]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[9]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[10]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[11]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[12]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[13]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[14]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[16]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[17]~reg0.ACLR
Resetn => SRAM_CE_N_O~reg0.PRESET
Resetn => SRAM_UB_N_O~reg0.ACLR
SRAM_address[0] => SRAM_ADDRESS_O[0]~reg0.DATAIN
SRAM_address[1] => SRAM_ADDRESS_O[1]~reg0.DATAIN
SRAM_address[2] => SRAM_ADDRESS_O[2]~reg0.DATAIN
SRAM_address[3] => SRAM_ADDRESS_O[3]~reg0.DATAIN
SRAM_address[4] => SRAM_ADDRESS_O[4]~reg0.DATAIN
SRAM_address[5] => SRAM_ADDRESS_O[5]~reg0.DATAIN
SRAM_address[6] => SRAM_ADDRESS_O[6]~reg0.DATAIN
SRAM_address[7] => SRAM_ADDRESS_O[7]~reg0.DATAIN
SRAM_address[8] => SRAM_ADDRESS_O[8]~reg0.DATAIN
SRAM_address[9] => SRAM_ADDRESS_O[9]~reg0.DATAIN
SRAM_address[10] => SRAM_ADDRESS_O[10]~reg0.DATAIN
SRAM_address[11] => SRAM_ADDRESS_O[11]~reg0.DATAIN
SRAM_address[12] => SRAM_ADDRESS_O[12]~reg0.DATAIN
SRAM_address[13] => SRAM_ADDRESS_O[13]~reg0.DATAIN
SRAM_address[14] => SRAM_ADDRESS_O[14]~reg0.DATAIN
SRAM_address[15] => SRAM_ADDRESS_O[15]~reg0.DATAIN
SRAM_address[16] => SRAM_ADDRESS_O[16]~reg0.DATAIN
SRAM_address[17] => SRAM_ADDRESS_O[17]~reg0.DATAIN
SRAM_write_data[0] => SRAM_write_data_buf[0].DATAIN
SRAM_write_data[1] => SRAM_write_data_buf[1].DATAIN
SRAM_write_data[2] => SRAM_write_data_buf[2].DATAIN
SRAM_write_data[3] => SRAM_write_data_buf[3].DATAIN
SRAM_write_data[4] => SRAM_write_data_buf[4].DATAIN
SRAM_write_data[5] => SRAM_write_data_buf[5].DATAIN
SRAM_write_data[6] => SRAM_write_data_buf[6].DATAIN
SRAM_write_data[7] => SRAM_write_data_buf[7].DATAIN
SRAM_write_data[8] => SRAM_write_data_buf[8].DATAIN
SRAM_write_data[9] => SRAM_write_data_buf[9].DATAIN
SRAM_write_data[10] => SRAM_write_data_buf[10].DATAIN
SRAM_write_data[11] => SRAM_write_data_buf[11].DATAIN
SRAM_write_data[12] => SRAM_write_data_buf[12].DATAIN
SRAM_write_data[13] => SRAM_write_data_buf[13].DATAIN
SRAM_write_data[14] => SRAM_write_data_buf[14].DATAIN
SRAM_write_data[15] => SRAM_write_data_buf[15].DATAIN
SRAM_we_n => SRAM_WE_N_O~reg0.DATAIN
SRAM_read_data[0] <= SRAM_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[1] <= SRAM_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[2] <= SRAM_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[3] <= SRAM_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[4] <= SRAM_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[5] <= SRAM_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[6] <= SRAM_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[7] <= SRAM_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[8] <= SRAM_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[9] <= SRAM_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[10] <= SRAM_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[11] <= SRAM_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[12] <= SRAM_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[13] <= SRAM_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[14] <= SRAM_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[15] <= SRAM_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ready <= SRAM_ready.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DATA_IO[0] <> SRAM_DATA_IO[0]
SRAM_DATA_IO[1] <> SRAM_DATA_IO[1]
SRAM_DATA_IO[2] <> SRAM_DATA_IO[2]
SRAM_DATA_IO[3] <> SRAM_DATA_IO[3]
SRAM_DATA_IO[4] <> SRAM_DATA_IO[4]
SRAM_DATA_IO[5] <> SRAM_DATA_IO[5]
SRAM_DATA_IO[6] <> SRAM_DATA_IO[6]
SRAM_DATA_IO[7] <> SRAM_DATA_IO[7]
SRAM_DATA_IO[8] <> SRAM_DATA_IO[8]
SRAM_DATA_IO[9] <> SRAM_DATA_IO[9]
SRAM_DATA_IO[10] <> SRAM_DATA_IO[10]
SRAM_DATA_IO[11] <> SRAM_DATA_IO[11]
SRAM_DATA_IO[12] <> SRAM_DATA_IO[12]
SRAM_DATA_IO[13] <> SRAM_DATA_IO[13]
SRAM_DATA_IO[14] <> SRAM_DATA_IO[14]
SRAM_DATA_IO[15] <> SRAM_DATA_IO[15]
SRAM_ADDRESS_O[0] <= SRAM_ADDRESS_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[1] <= SRAM_ADDRESS_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[2] <= SRAM_ADDRESS_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[3] <= SRAM_ADDRESS_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[4] <= SRAM_ADDRESS_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[5] <= SRAM_ADDRESS_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[6] <= SRAM_ADDRESS_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[7] <= SRAM_ADDRESS_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[8] <= SRAM_ADDRESS_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[9] <= SRAM_ADDRESS_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[10] <= SRAM_ADDRESS_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[11] <= SRAM_ADDRESS_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[12] <= SRAM_ADDRESS_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[13] <= SRAM_ADDRESS_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[14] <= SRAM_ADDRESS_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[15] <= SRAM_ADDRESS_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[16] <= SRAM_ADDRESS_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[17] <= SRAM_ADDRESS_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N_O <= SRAM_WE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|project|milestone1:Milestone1_unit
milestone1_enable => always0.IN1
milestone1_done <= milestone1_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock_50_I => RegY[0][0].CLK
Clock_50_I => RegY[0][1].CLK
Clock_50_I => RegY[0][2].CLK
Clock_50_I => RegY[0][3].CLK
Clock_50_I => RegY[0][4].CLK
Clock_50_I => RegY[0][5].CLK
Clock_50_I => RegY[0][6].CLK
Clock_50_I => RegY[0][7].CLK
Clock_50_I => RegY[0][8].CLK
Clock_50_I => RegY[0][9].CLK
Clock_50_I => RegY[0][10].CLK
Clock_50_I => RegY[0][11].CLK
Clock_50_I => RegY[0][12].CLK
Clock_50_I => RegY[0][13].CLK
Clock_50_I => RegY[0][14].CLK
Clock_50_I => RegY[0][15].CLK
Clock_50_I => RegY[0][16].CLK
Clock_50_I => RegY[0][17].CLK
Clock_50_I => RegY[0][18].CLK
Clock_50_I => RegY[0][19].CLK
Clock_50_I => RegY[0][20].CLK
Clock_50_I => RegY[0][21].CLK
Clock_50_I => RegY[0][22].CLK
Clock_50_I => RegY[0][23].CLK
Clock_50_I => RegY[0][24].CLK
Clock_50_I => RegY[0][25].CLK
Clock_50_I => RegY[0][26].CLK
Clock_50_I => RegY[0][27].CLK
Clock_50_I => RegY[0][28].CLK
Clock_50_I => RegY[0][29].CLK
Clock_50_I => RegY[0][30].CLK
Clock_50_I => RegY[0][31].CLK
Clock_50_I => RegY[1][0].CLK
Clock_50_I => RegY[1][1].CLK
Clock_50_I => RegY[1][2].CLK
Clock_50_I => RegY[1][3].CLK
Clock_50_I => RegY[1][4].CLK
Clock_50_I => RegY[1][5].CLK
Clock_50_I => RegY[1][6].CLK
Clock_50_I => RegY[1][7].CLK
Clock_50_I => RegY[1][8].CLK
Clock_50_I => RegY[1][9].CLK
Clock_50_I => RegY[1][10].CLK
Clock_50_I => RegY[1][11].CLK
Clock_50_I => RegY[1][12].CLK
Clock_50_I => RegY[1][13].CLK
Clock_50_I => RegY[1][14].CLK
Clock_50_I => RegY[1][15].CLK
Clock_50_I => RegY[1][16].CLK
Clock_50_I => RegY[1][17].CLK
Clock_50_I => RegY[1][18].CLK
Clock_50_I => RegY[1][19].CLK
Clock_50_I => RegY[1][20].CLK
Clock_50_I => RegY[1][21].CLK
Clock_50_I => RegY[1][22].CLK
Clock_50_I => RegY[1][23].CLK
Clock_50_I => RegY[1][24].CLK
Clock_50_I => RegY[1][25].CLK
Clock_50_I => RegY[1][26].CLK
Clock_50_I => RegY[1][27].CLK
Clock_50_I => RegY[1][28].CLK
Clock_50_I => RegY[1][29].CLK
Clock_50_I => RegY[1][30].CLK
Clock_50_I => RegY[1][31].CLK
Clock_50_I => endrepeat[0].CLK
Clock_50_I => endrepeat[1].CLK
Clock_50_I => SRAM_address[0]~reg0.CLK
Clock_50_I => SRAM_address[1]~reg0.CLK
Clock_50_I => SRAM_address[2]~reg0.CLK
Clock_50_I => SRAM_address[3]~reg0.CLK
Clock_50_I => SRAM_address[4]~reg0.CLK
Clock_50_I => SRAM_address[5]~reg0.CLK
Clock_50_I => SRAM_address[6]~reg0.CLK
Clock_50_I => SRAM_address[7]~reg0.CLK
Clock_50_I => SRAM_address[8]~reg0.CLK
Clock_50_I => SRAM_address[9]~reg0.CLK
Clock_50_I => SRAM_address[10]~reg0.CLK
Clock_50_I => SRAM_address[11]~reg0.CLK
Clock_50_I => SRAM_address[12]~reg0.CLK
Clock_50_I => SRAM_address[13]~reg0.CLK
Clock_50_I => SRAM_address[14]~reg0.CLK
Clock_50_I => SRAM_address[15]~reg0.CLK
Clock_50_I => SRAM_address[16]~reg0.CLK
Clock_50_I => SRAM_address[17]~reg0.CLK
Clock_50_I => SRAM_write_data[0]~reg0.CLK
Clock_50_I => SRAM_write_data[1]~reg0.CLK
Clock_50_I => SRAM_write_data[2]~reg0.CLK
Clock_50_I => SRAM_write_data[3]~reg0.CLK
Clock_50_I => SRAM_write_data[4]~reg0.CLK
Clock_50_I => SRAM_write_data[5]~reg0.CLK
Clock_50_I => SRAM_write_data[6]~reg0.CLK
Clock_50_I => SRAM_write_data[7]~reg0.CLK
Clock_50_I => SRAM_write_data[8]~reg0.CLK
Clock_50_I => SRAM_write_data[9]~reg0.CLK
Clock_50_I => SRAM_write_data[10]~reg0.CLK
Clock_50_I => SRAM_write_data[11]~reg0.CLK
Clock_50_I => SRAM_write_data[12]~reg0.CLK
Clock_50_I => SRAM_write_data[13]~reg0.CLK
Clock_50_I => SRAM_write_data[14]~reg0.CLK
Clock_50_I => SRAM_write_data[15]~reg0.CLK
Clock_50_I => SRAM_we_n~reg0.CLK
Clock_50_I => RGB_count[0].CLK
Clock_50_I => RGB_count[1].CLK
Clock_50_I => RGB_count[2].CLK
Clock_50_I => RGB_count[3].CLK
Clock_50_I => RGB_count[4].CLK
Clock_50_I => RGB_count[5].CLK
Clock_50_I => RGB_count[6].CLK
Clock_50_I => RGB_count[7].CLK
Clock_50_I => RGB_count[8].CLK
Clock_50_I => RGB_count[9].CLK
Clock_50_I => RGB_count[10].CLK
Clock_50_I => RGB_count[11].CLK
Clock_50_I => RGB_count[12].CLK
Clock_50_I => RGB_count[13].CLK
Clock_50_I => RGB_count[14].CLK
Clock_50_I => RGB_count[15].CLK
Clock_50_I => RGB_count[16].CLK
Clock_50_I => RGB_count[17].CLK
Clock_50_I => U_count[0].CLK
Clock_50_I => U_count[1].CLK
Clock_50_I => U_count[2].CLK
Clock_50_I => U_count[3].CLK
Clock_50_I => U_count[4].CLK
Clock_50_I => U_count[5].CLK
Clock_50_I => U_count[6].CLK
Clock_50_I => U_count[7].CLK
Clock_50_I => U_count[8].CLK
Clock_50_I => U_count[9].CLK
Clock_50_I => U_count[10].CLK
Clock_50_I => U_count[11].CLK
Clock_50_I => U_count[12].CLK
Clock_50_I => U_count[13].CLK
Clock_50_I => U_count[14].CLK
Clock_50_I => U_count[15].CLK
Clock_50_I => U_count[16].CLK
Clock_50_I => U_count[17].CLK
Clock_50_I => col_count[0].CLK
Clock_50_I => col_count[1].CLK
Clock_50_I => col_count[2].CLK
Clock_50_I => col_count[3].CLK
Clock_50_I => col_count[4].CLK
Clock_50_I => col_count[5].CLK
Clock_50_I => col_count[6].CLK
Clock_50_I => col_count[7].CLK
Clock_50_I => col_count[8].CLK
Clock_50_I => col_count[9].CLK
Clock_50_I => col_count[10].CLK
Clock_50_I => col_count[11].CLK
Clock_50_I => col_count[12].CLK
Clock_50_I => col_count[13].CLK
Clock_50_I => col_count[14].CLK
Clock_50_I => col_count[15].CLK
Clock_50_I => col_count[16].CLK
Clock_50_I => col_count[17].CLK
Clock_50_I => milestone1_done~reg0.CLK
Clock_50_I => RegV[0][0].CLK
Clock_50_I => RegV[0][1].CLK
Clock_50_I => RegV[0][2].CLK
Clock_50_I => RegV[0][3].CLK
Clock_50_I => RegV[0][4].CLK
Clock_50_I => RegV[0][5].CLK
Clock_50_I => RegV[0][6].CLK
Clock_50_I => RegV[0][7].CLK
Clock_50_I => RegV[0][8].CLK
Clock_50_I => RegV[0][9].CLK
Clock_50_I => RegV[0][10].CLK
Clock_50_I => RegV[0][11].CLK
Clock_50_I => RegV[0][12].CLK
Clock_50_I => RegV[0][13].CLK
Clock_50_I => RegV[0][14].CLK
Clock_50_I => RegV[0][15].CLK
Clock_50_I => RegV[0][16].CLK
Clock_50_I => RegV[0][17].CLK
Clock_50_I => RegV[0][18].CLK
Clock_50_I => RegV[0][19].CLK
Clock_50_I => RegV[0][20].CLK
Clock_50_I => RegV[0][21].CLK
Clock_50_I => RegV[0][22].CLK
Clock_50_I => RegV[0][23].CLK
Clock_50_I => RegV[0][24].CLK
Clock_50_I => RegV[0][25].CLK
Clock_50_I => RegV[0][26].CLK
Clock_50_I => RegV[0][27].CLK
Clock_50_I => RegV[0][28].CLK
Clock_50_I => RegV[0][29].CLK
Clock_50_I => RegV[0][30].CLK
Clock_50_I => RegV[0][31].CLK
Clock_50_I => RegV[1][0].CLK
Clock_50_I => RegV[1][1].CLK
Clock_50_I => RegV[1][2].CLK
Clock_50_I => RegV[1][3].CLK
Clock_50_I => RegV[1][4].CLK
Clock_50_I => RegV[1][5].CLK
Clock_50_I => RegV[1][6].CLK
Clock_50_I => RegV[1][7].CLK
Clock_50_I => RegV[1][8].CLK
Clock_50_I => RegV[1][9].CLK
Clock_50_I => RegV[1][10].CLK
Clock_50_I => RegV[1][11].CLK
Clock_50_I => RegV[1][12].CLK
Clock_50_I => RegV[1][13].CLK
Clock_50_I => RegV[1][14].CLK
Clock_50_I => RegV[1][15].CLK
Clock_50_I => RegV[1][16].CLK
Clock_50_I => RegV[1][17].CLK
Clock_50_I => RegV[1][18].CLK
Clock_50_I => RegV[1][19].CLK
Clock_50_I => RegV[1][20].CLK
Clock_50_I => RegV[1][21].CLK
Clock_50_I => RegV[1][22].CLK
Clock_50_I => RegV[1][23].CLK
Clock_50_I => RegV[1][24].CLK
Clock_50_I => RegV[1][25].CLK
Clock_50_I => RegV[1][26].CLK
Clock_50_I => RegV[1][27].CLK
Clock_50_I => RegV[1][28].CLK
Clock_50_I => RegV[1][29].CLK
Clock_50_I => RegV[1][30].CLK
Clock_50_I => RegV[1][31].CLK
Clock_50_I => RegV[2][0].CLK
Clock_50_I => RegV[2][1].CLK
Clock_50_I => RegV[2][2].CLK
Clock_50_I => RegV[2][3].CLK
Clock_50_I => RegV[2][4].CLK
Clock_50_I => RegV[2][5].CLK
Clock_50_I => RegV[2][6].CLK
Clock_50_I => RegV[2][7].CLK
Clock_50_I => RegV[2][8].CLK
Clock_50_I => RegV[2][9].CLK
Clock_50_I => RegV[2][10].CLK
Clock_50_I => RegV[2][11].CLK
Clock_50_I => RegV[2][12].CLK
Clock_50_I => RegV[2][13].CLK
Clock_50_I => RegV[2][14].CLK
Clock_50_I => RegV[2][15].CLK
Clock_50_I => RegV[2][16].CLK
Clock_50_I => RegV[2][17].CLK
Clock_50_I => RegV[2][18].CLK
Clock_50_I => RegV[2][19].CLK
Clock_50_I => RegV[2][20].CLK
Clock_50_I => RegV[2][21].CLK
Clock_50_I => RegV[2][22].CLK
Clock_50_I => RegV[2][23].CLK
Clock_50_I => RegV[2][24].CLK
Clock_50_I => RegV[2][25].CLK
Clock_50_I => RegV[2][26].CLK
Clock_50_I => RegV[2][27].CLK
Clock_50_I => RegV[2][28].CLK
Clock_50_I => RegV[2][29].CLK
Clock_50_I => RegV[2][30].CLK
Clock_50_I => RegV[2][31].CLK
Clock_50_I => RegV[3][0].CLK
Clock_50_I => RegV[3][1].CLK
Clock_50_I => RegV[3][2].CLK
Clock_50_I => RegV[3][3].CLK
Clock_50_I => RegV[3][4].CLK
Clock_50_I => RegV[3][5].CLK
Clock_50_I => RegV[3][6].CLK
Clock_50_I => RegV[3][7].CLK
Clock_50_I => RegV[3][8].CLK
Clock_50_I => RegV[3][9].CLK
Clock_50_I => RegV[3][10].CLK
Clock_50_I => RegV[3][11].CLK
Clock_50_I => RegV[3][12].CLK
Clock_50_I => RegV[3][13].CLK
Clock_50_I => RegV[3][14].CLK
Clock_50_I => RegV[3][15].CLK
Clock_50_I => RegV[3][16].CLK
Clock_50_I => RegV[3][17].CLK
Clock_50_I => RegV[3][18].CLK
Clock_50_I => RegV[3][19].CLK
Clock_50_I => RegV[3][20].CLK
Clock_50_I => RegV[3][21].CLK
Clock_50_I => RegV[3][22].CLK
Clock_50_I => RegV[3][23].CLK
Clock_50_I => RegV[3][24].CLK
Clock_50_I => RegV[3][25].CLK
Clock_50_I => RegV[3][26].CLK
Clock_50_I => RegV[3][27].CLK
Clock_50_I => RegV[3][28].CLK
Clock_50_I => RegV[3][29].CLK
Clock_50_I => RegV[3][30].CLK
Clock_50_I => RegV[3][31].CLK
Clock_50_I => RegV[4][0].CLK
Clock_50_I => RegV[4][1].CLK
Clock_50_I => RegV[4][2].CLK
Clock_50_I => RegV[4][3].CLK
Clock_50_I => RegV[4][4].CLK
Clock_50_I => RegV[4][5].CLK
Clock_50_I => RegV[4][6].CLK
Clock_50_I => RegV[4][7].CLK
Clock_50_I => RegV[4][8].CLK
Clock_50_I => RegV[4][9].CLK
Clock_50_I => RegV[4][10].CLK
Clock_50_I => RegV[4][11].CLK
Clock_50_I => RegV[4][12].CLK
Clock_50_I => RegV[4][13].CLK
Clock_50_I => RegV[4][14].CLK
Clock_50_I => RegV[4][15].CLK
Clock_50_I => RegV[4][16].CLK
Clock_50_I => RegV[4][17].CLK
Clock_50_I => RegV[4][18].CLK
Clock_50_I => RegV[4][19].CLK
Clock_50_I => RegV[4][20].CLK
Clock_50_I => RegV[4][21].CLK
Clock_50_I => RegV[4][22].CLK
Clock_50_I => RegV[4][23].CLK
Clock_50_I => RegV[4][24].CLK
Clock_50_I => RegV[4][25].CLK
Clock_50_I => RegV[4][26].CLK
Clock_50_I => RegV[4][27].CLK
Clock_50_I => RegV[4][28].CLK
Clock_50_I => RegV[4][29].CLK
Clock_50_I => RegV[4][30].CLK
Clock_50_I => RegV[4][31].CLK
Clock_50_I => RegV[5][0].CLK
Clock_50_I => RegV[5][1].CLK
Clock_50_I => RegV[5][2].CLK
Clock_50_I => RegV[5][3].CLK
Clock_50_I => RegV[5][4].CLK
Clock_50_I => RegV[5][5].CLK
Clock_50_I => RegV[5][6].CLK
Clock_50_I => RegV[5][7].CLK
Clock_50_I => RegV[5][8].CLK
Clock_50_I => RegV[5][9].CLK
Clock_50_I => RegV[5][10].CLK
Clock_50_I => RegV[5][11].CLK
Clock_50_I => RegV[5][12].CLK
Clock_50_I => RegV[5][13].CLK
Clock_50_I => RegV[5][14].CLK
Clock_50_I => RegV[5][15].CLK
Clock_50_I => RegV[5][16].CLK
Clock_50_I => RegV[5][17].CLK
Clock_50_I => RegV[5][18].CLK
Clock_50_I => RegV[5][19].CLK
Clock_50_I => RegV[5][20].CLK
Clock_50_I => RegV[5][21].CLK
Clock_50_I => RegV[5][22].CLK
Clock_50_I => RegV[5][23].CLK
Clock_50_I => RegV[5][24].CLK
Clock_50_I => RegV[5][25].CLK
Clock_50_I => RegV[5][26].CLK
Clock_50_I => RegV[5][27].CLK
Clock_50_I => RegV[5][28].CLK
Clock_50_I => RegV[5][29].CLK
Clock_50_I => RegV[5][30].CLK
Clock_50_I => RegV[5][31].CLK
Clock_50_I => RegU[0][0].CLK
Clock_50_I => RegU[0][1].CLK
Clock_50_I => RegU[0][2].CLK
Clock_50_I => RegU[0][3].CLK
Clock_50_I => RegU[0][4].CLK
Clock_50_I => RegU[0][5].CLK
Clock_50_I => RegU[0][6].CLK
Clock_50_I => RegU[0][7].CLK
Clock_50_I => RegU[0][8].CLK
Clock_50_I => RegU[0][9].CLK
Clock_50_I => RegU[0][10].CLK
Clock_50_I => RegU[0][11].CLK
Clock_50_I => RegU[0][12].CLK
Clock_50_I => RegU[0][13].CLK
Clock_50_I => RegU[0][14].CLK
Clock_50_I => RegU[0][15].CLK
Clock_50_I => RegU[0][16].CLK
Clock_50_I => RegU[0][17].CLK
Clock_50_I => RegU[0][18].CLK
Clock_50_I => RegU[0][19].CLK
Clock_50_I => RegU[0][20].CLK
Clock_50_I => RegU[0][21].CLK
Clock_50_I => RegU[0][22].CLK
Clock_50_I => RegU[0][23].CLK
Clock_50_I => RegU[0][24].CLK
Clock_50_I => RegU[0][25].CLK
Clock_50_I => RegU[0][26].CLK
Clock_50_I => RegU[0][27].CLK
Clock_50_I => RegU[0][28].CLK
Clock_50_I => RegU[0][29].CLK
Clock_50_I => RegU[0][30].CLK
Clock_50_I => RegU[0][31].CLK
Clock_50_I => RegU[1][0].CLK
Clock_50_I => RegU[1][1].CLK
Clock_50_I => RegU[1][2].CLK
Clock_50_I => RegU[1][3].CLK
Clock_50_I => RegU[1][4].CLK
Clock_50_I => RegU[1][5].CLK
Clock_50_I => RegU[1][6].CLK
Clock_50_I => RegU[1][7].CLK
Clock_50_I => RegU[1][8].CLK
Clock_50_I => RegU[1][9].CLK
Clock_50_I => RegU[1][10].CLK
Clock_50_I => RegU[1][11].CLK
Clock_50_I => RegU[1][12].CLK
Clock_50_I => RegU[1][13].CLK
Clock_50_I => RegU[1][14].CLK
Clock_50_I => RegU[1][15].CLK
Clock_50_I => RegU[1][16].CLK
Clock_50_I => RegU[1][17].CLK
Clock_50_I => RegU[1][18].CLK
Clock_50_I => RegU[1][19].CLK
Clock_50_I => RegU[1][20].CLK
Clock_50_I => RegU[1][21].CLK
Clock_50_I => RegU[1][22].CLK
Clock_50_I => RegU[1][23].CLK
Clock_50_I => RegU[1][24].CLK
Clock_50_I => RegU[1][25].CLK
Clock_50_I => RegU[1][26].CLK
Clock_50_I => RegU[1][27].CLK
Clock_50_I => RegU[1][28].CLK
Clock_50_I => RegU[1][29].CLK
Clock_50_I => RegU[1][30].CLK
Clock_50_I => RegU[1][31].CLK
Clock_50_I => RegU[2][0].CLK
Clock_50_I => RegU[2][1].CLK
Clock_50_I => RegU[2][2].CLK
Clock_50_I => RegU[2][3].CLK
Clock_50_I => RegU[2][4].CLK
Clock_50_I => RegU[2][5].CLK
Clock_50_I => RegU[2][6].CLK
Clock_50_I => RegU[2][7].CLK
Clock_50_I => RegU[2][8].CLK
Clock_50_I => RegU[2][9].CLK
Clock_50_I => RegU[2][10].CLK
Clock_50_I => RegU[2][11].CLK
Clock_50_I => RegU[2][12].CLK
Clock_50_I => RegU[2][13].CLK
Clock_50_I => RegU[2][14].CLK
Clock_50_I => RegU[2][15].CLK
Clock_50_I => RegU[2][16].CLK
Clock_50_I => RegU[2][17].CLK
Clock_50_I => RegU[2][18].CLK
Clock_50_I => RegU[2][19].CLK
Clock_50_I => RegU[2][20].CLK
Clock_50_I => RegU[2][21].CLK
Clock_50_I => RegU[2][22].CLK
Clock_50_I => RegU[2][23].CLK
Clock_50_I => RegU[2][24].CLK
Clock_50_I => RegU[2][25].CLK
Clock_50_I => RegU[2][26].CLK
Clock_50_I => RegU[2][27].CLK
Clock_50_I => RegU[2][28].CLK
Clock_50_I => RegU[2][29].CLK
Clock_50_I => RegU[2][30].CLK
Clock_50_I => RegU[2][31].CLK
Clock_50_I => RegU[3][0].CLK
Clock_50_I => RegU[3][1].CLK
Clock_50_I => RegU[3][2].CLK
Clock_50_I => RegU[3][3].CLK
Clock_50_I => RegU[3][4].CLK
Clock_50_I => RegU[3][5].CLK
Clock_50_I => RegU[3][6].CLK
Clock_50_I => RegU[3][7].CLK
Clock_50_I => RegU[3][8].CLK
Clock_50_I => RegU[3][9].CLK
Clock_50_I => RegU[3][10].CLK
Clock_50_I => RegU[3][11].CLK
Clock_50_I => RegU[3][12].CLK
Clock_50_I => RegU[3][13].CLK
Clock_50_I => RegU[3][14].CLK
Clock_50_I => RegU[3][15].CLK
Clock_50_I => RegU[3][16].CLK
Clock_50_I => RegU[3][17].CLK
Clock_50_I => RegU[3][18].CLK
Clock_50_I => RegU[3][19].CLK
Clock_50_I => RegU[3][20].CLK
Clock_50_I => RegU[3][21].CLK
Clock_50_I => RegU[3][22].CLK
Clock_50_I => RegU[3][23].CLK
Clock_50_I => RegU[3][24].CLK
Clock_50_I => RegU[3][25].CLK
Clock_50_I => RegU[3][26].CLK
Clock_50_I => RegU[3][27].CLK
Clock_50_I => RegU[3][28].CLK
Clock_50_I => RegU[3][29].CLK
Clock_50_I => RegU[3][30].CLK
Clock_50_I => RegU[3][31].CLK
Clock_50_I => RegU[4][0].CLK
Clock_50_I => RegU[4][1].CLK
Clock_50_I => RegU[4][2].CLK
Clock_50_I => RegU[4][3].CLK
Clock_50_I => RegU[4][4].CLK
Clock_50_I => RegU[4][5].CLK
Clock_50_I => RegU[4][6].CLK
Clock_50_I => RegU[4][7].CLK
Clock_50_I => RegU[4][8].CLK
Clock_50_I => RegU[4][9].CLK
Clock_50_I => RegU[4][10].CLK
Clock_50_I => RegU[4][11].CLK
Clock_50_I => RegU[4][12].CLK
Clock_50_I => RegU[4][13].CLK
Clock_50_I => RegU[4][14].CLK
Clock_50_I => RegU[4][15].CLK
Clock_50_I => RegU[4][16].CLK
Clock_50_I => RegU[4][17].CLK
Clock_50_I => RegU[4][18].CLK
Clock_50_I => RegU[4][19].CLK
Clock_50_I => RegU[4][20].CLK
Clock_50_I => RegU[4][21].CLK
Clock_50_I => RegU[4][22].CLK
Clock_50_I => RegU[4][23].CLK
Clock_50_I => RegU[4][24].CLK
Clock_50_I => RegU[4][25].CLK
Clock_50_I => RegU[4][26].CLK
Clock_50_I => RegU[4][27].CLK
Clock_50_I => RegU[4][28].CLK
Clock_50_I => RegU[4][29].CLK
Clock_50_I => RegU[4][30].CLK
Clock_50_I => RegU[4][31].CLK
Clock_50_I => RegU[5][0].CLK
Clock_50_I => RegU[5][1].CLK
Clock_50_I => RegU[5][2].CLK
Clock_50_I => RegU[5][3].CLK
Clock_50_I => RegU[5][4].CLK
Clock_50_I => RegU[5][5].CLK
Clock_50_I => RegU[5][6].CLK
Clock_50_I => RegU[5][7].CLK
Clock_50_I => RegU[5][8].CLK
Clock_50_I => RegU[5][9].CLK
Clock_50_I => RegU[5][10].CLK
Clock_50_I => RegU[5][11].CLK
Clock_50_I => RegU[5][12].CLK
Clock_50_I => RegU[5][13].CLK
Clock_50_I => RegU[5][14].CLK
Clock_50_I => RegU[5][15].CLK
Clock_50_I => RegU[5][16].CLK
Clock_50_I => RegU[5][17].CLK
Clock_50_I => RegU[5][18].CLK
Clock_50_I => RegU[5][19].CLK
Clock_50_I => RegU[5][20].CLK
Clock_50_I => RegU[5][21].CLK
Clock_50_I => RegU[5][22].CLK
Clock_50_I => RegU[5][23].CLK
Clock_50_I => RegU[5][24].CLK
Clock_50_I => RegU[5][25].CLK
Clock_50_I => RegU[5][26].CLK
Clock_50_I => RegU[5][27].CLK
Clock_50_I => RegU[5][28].CLK
Clock_50_I => RegU[5][29].CLK
Clock_50_I => RegU[5][30].CLK
Clock_50_I => RegU[5][31].CLK
Clock_50_I => Vodd[0].CLK
Clock_50_I => Vodd[1].CLK
Clock_50_I => Vodd[2].CLK
Clock_50_I => Vodd[3].CLK
Clock_50_I => Vodd[4].CLK
Clock_50_I => Vodd[5].CLK
Clock_50_I => Vodd[6].CLK
Clock_50_I => Vodd[7].CLK
Clock_50_I => Vodd[8].CLK
Clock_50_I => Vodd[9].CLK
Clock_50_I => Vodd[10].CLK
Clock_50_I => Vodd[11].CLK
Clock_50_I => Vodd[12].CLK
Clock_50_I => Vodd[13].CLK
Clock_50_I => Vodd[14].CLK
Clock_50_I => Vodd[15].CLK
Clock_50_I => Vodd[16].CLK
Clock_50_I => Vodd[17].CLK
Clock_50_I => Vodd[18].CLK
Clock_50_I => Vodd[19].CLK
Clock_50_I => Vodd[20].CLK
Clock_50_I => Vodd[21].CLK
Clock_50_I => Vodd[22].CLK
Clock_50_I => Vodd[23].CLK
Clock_50_I => Vodd[24].CLK
Clock_50_I => Vodd[25].CLK
Clock_50_I => Vodd[26].CLK
Clock_50_I => Vodd[27].CLK
Clock_50_I => Vodd[28].CLK
Clock_50_I => Vodd[29].CLK
Clock_50_I => Vodd[30].CLK
Clock_50_I => Vodd[31].CLK
Clock_50_I => Uodd[0].CLK
Clock_50_I => Uodd[1].CLK
Clock_50_I => Uodd[2].CLK
Clock_50_I => Uodd[3].CLK
Clock_50_I => Uodd[4].CLK
Clock_50_I => Uodd[5].CLK
Clock_50_I => Uodd[6].CLK
Clock_50_I => Uodd[7].CLK
Clock_50_I => Uodd[8].CLK
Clock_50_I => Uodd[9].CLK
Clock_50_I => Uodd[10].CLK
Clock_50_I => Uodd[11].CLK
Clock_50_I => Uodd[12].CLK
Clock_50_I => Uodd[13].CLK
Clock_50_I => Uodd[14].CLK
Clock_50_I => Uodd[15].CLK
Clock_50_I => Uodd[16].CLK
Clock_50_I => Uodd[17].CLK
Clock_50_I => Uodd[18].CLK
Clock_50_I => Uodd[19].CLK
Clock_50_I => Uodd[20].CLK
Clock_50_I => Uodd[21].CLK
Clock_50_I => Uodd[22].CLK
Clock_50_I => Uodd[23].CLK
Clock_50_I => Uodd[24].CLK
Clock_50_I => Uodd[25].CLK
Clock_50_I => Uodd[26].CLK
Clock_50_I => Uodd[27].CLK
Clock_50_I => Uodd[28].CLK
Clock_50_I => Uodd[29].CLK
Clock_50_I => Uodd[30].CLK
Clock_50_I => Uodd[31].CLK
Clock_50_I => Veven[0].CLK
Clock_50_I => Veven[1].CLK
Clock_50_I => Veven[2].CLK
Clock_50_I => Veven[3].CLK
Clock_50_I => Veven[4].CLK
Clock_50_I => Veven[5].CLK
Clock_50_I => Veven[6].CLK
Clock_50_I => Veven[7].CLK
Clock_50_I => Veven[8].CLK
Clock_50_I => Veven[9].CLK
Clock_50_I => Veven[10].CLK
Clock_50_I => Veven[11].CLK
Clock_50_I => Veven[12].CLK
Clock_50_I => Veven[13].CLK
Clock_50_I => Veven[14].CLK
Clock_50_I => Veven[15].CLK
Clock_50_I => Veven[16].CLK
Clock_50_I => Veven[17].CLK
Clock_50_I => Veven[18].CLK
Clock_50_I => Veven[19].CLK
Clock_50_I => Veven[20].CLK
Clock_50_I => Veven[21].CLK
Clock_50_I => Veven[22].CLK
Clock_50_I => Veven[23].CLK
Clock_50_I => Veven[24].CLK
Clock_50_I => Veven[25].CLK
Clock_50_I => Veven[26].CLK
Clock_50_I => Veven[27].CLK
Clock_50_I => Veven[28].CLK
Clock_50_I => Veven[29].CLK
Clock_50_I => Veven[30].CLK
Clock_50_I => Veven[31].CLK
Clock_50_I => Ueven[0].CLK
Clock_50_I => Ueven[1].CLK
Clock_50_I => Ueven[2].CLK
Clock_50_I => Ueven[3].CLK
Clock_50_I => Ueven[4].CLK
Clock_50_I => Ueven[5].CLK
Clock_50_I => Ueven[6].CLK
Clock_50_I => Ueven[7].CLK
Clock_50_I => Ueven[8].CLK
Clock_50_I => Ueven[9].CLK
Clock_50_I => Ueven[10].CLK
Clock_50_I => Ueven[11].CLK
Clock_50_I => Ueven[12].CLK
Clock_50_I => Ueven[13].CLK
Clock_50_I => Ueven[14].CLK
Clock_50_I => Ueven[15].CLK
Clock_50_I => Ueven[16].CLK
Clock_50_I => Ueven[17].CLK
Clock_50_I => Ueven[18].CLK
Clock_50_I => Ueven[19].CLK
Clock_50_I => Ueven[20].CLK
Clock_50_I => Ueven[21].CLK
Clock_50_I => Ueven[22].CLK
Clock_50_I => Ueven[23].CLK
Clock_50_I => Ueven[24].CLK
Clock_50_I => Ueven[25].CLK
Clock_50_I => Ueven[26].CLK
Clock_50_I => Ueven[27].CLK
Clock_50_I => Ueven[28].CLK
Clock_50_I => Ueven[29].CLK
Clock_50_I => Ueven[30].CLK
Clock_50_I => Ueven[31].CLK
Clock_50_I => V_buf[0].CLK
Clock_50_I => V_buf[1].CLK
Clock_50_I => V_buf[2].CLK
Clock_50_I => V_buf[3].CLK
Clock_50_I => V_buf[4].CLK
Clock_50_I => V_buf[5].CLK
Clock_50_I => V_buf[6].CLK
Clock_50_I => V_buf[7].CLK
Clock_50_I => V_buf[8].CLK
Clock_50_I => V_buf[9].CLK
Clock_50_I => V_buf[10].CLK
Clock_50_I => V_buf[11].CLK
Clock_50_I => V_buf[12].CLK
Clock_50_I => V_buf[13].CLK
Clock_50_I => V_buf[14].CLK
Clock_50_I => V_buf[15].CLK
Clock_50_I => U_buf[0].CLK
Clock_50_I => U_buf[1].CLK
Clock_50_I => U_buf[2].CLK
Clock_50_I => U_buf[3].CLK
Clock_50_I => U_buf[4].CLK
Clock_50_I => U_buf[5].CLK
Clock_50_I => U_buf[6].CLK
Clock_50_I => U_buf[7].CLK
Clock_50_I => U_buf[8].CLK
Clock_50_I => U_buf[9].CLK
Clock_50_I => U_buf[10].CLK
Clock_50_I => U_buf[11].CLK
Clock_50_I => U_buf[12].CLK
Clock_50_I => U_buf[13].CLK
Clock_50_I => U_buf[14].CLK
Clock_50_I => U_buf[15].CLK
Clock_50_I => Greenodd[0].CLK
Clock_50_I => Greenodd[1].CLK
Clock_50_I => Greenodd[2].CLK
Clock_50_I => Greenodd[3].CLK
Clock_50_I => Greenodd[4].CLK
Clock_50_I => Greenodd[5].CLK
Clock_50_I => Greenodd[6].CLK
Clock_50_I => Greenodd[7].CLK
Clock_50_I => Greenodd[8].CLK
Clock_50_I => Greenodd[9].CLK
Clock_50_I => Greenodd[10].CLK
Clock_50_I => Greenodd[11].CLK
Clock_50_I => Greenodd[12].CLK
Clock_50_I => Greenodd[13].CLK
Clock_50_I => Greenodd[14].CLK
Clock_50_I => Greenodd[15].CLK
Clock_50_I => Greeneven[0].CLK
Clock_50_I => Greeneven[1].CLK
Clock_50_I => Greeneven[2].CLK
Clock_50_I => Greeneven[3].CLK
Clock_50_I => Greeneven[4].CLK
Clock_50_I => Greeneven[5].CLK
Clock_50_I => Greeneven[6].CLK
Clock_50_I => Greeneven[7].CLK
Clock_50_I => Greeneven[8].CLK
Clock_50_I => Greeneven[9].CLK
Clock_50_I => Greeneven[10].CLK
Clock_50_I => Greeneven[11].CLK
Clock_50_I => Greeneven[12].CLK
Clock_50_I => Greeneven[13].CLK
Clock_50_I => Greeneven[14].CLK
Clock_50_I => Greeneven[15].CLK
Clock_50_I => Blueodd[0].CLK
Clock_50_I => Blueodd[1].CLK
Clock_50_I => Blueodd[2].CLK
Clock_50_I => Blueodd[3].CLK
Clock_50_I => Blueodd[4].CLK
Clock_50_I => Blueodd[5].CLK
Clock_50_I => Blueodd[6].CLK
Clock_50_I => Blueodd[7].CLK
Clock_50_I => Blueodd[8].CLK
Clock_50_I => Blueodd[9].CLK
Clock_50_I => Blueodd[10].CLK
Clock_50_I => Blueodd[11].CLK
Clock_50_I => Blueodd[12].CLK
Clock_50_I => Blueodd[13].CLK
Clock_50_I => Blueodd[14].CLK
Clock_50_I => Blueodd[15].CLK
Clock_50_I => Blueeven[0].CLK
Clock_50_I => Blueeven[1].CLK
Clock_50_I => Blueeven[2].CLK
Clock_50_I => Blueeven[3].CLK
Clock_50_I => Blueeven[4].CLK
Clock_50_I => Blueeven[5].CLK
Clock_50_I => Blueeven[6].CLK
Clock_50_I => Blueeven[7].CLK
Clock_50_I => Blueeven[8].CLK
Clock_50_I => Blueeven[9].CLK
Clock_50_I => Blueeven[10].CLK
Clock_50_I => Blueeven[11].CLK
Clock_50_I => Blueeven[12].CLK
Clock_50_I => Blueeven[13].CLK
Clock_50_I => Blueeven[14].CLK
Clock_50_I => Blueeven[15].CLK
Clock_50_I => Redodd[0].CLK
Clock_50_I => Redodd[1].CLK
Clock_50_I => Redodd[2].CLK
Clock_50_I => Redodd[3].CLK
Clock_50_I => Redodd[4].CLK
Clock_50_I => Redodd[5].CLK
Clock_50_I => Redodd[6].CLK
Clock_50_I => Redodd[7].CLK
Clock_50_I => Redodd[8].CLK
Clock_50_I => Redodd[9].CLK
Clock_50_I => Redodd[10].CLK
Clock_50_I => Redodd[11].CLK
Clock_50_I => Redodd[12].CLK
Clock_50_I => Redodd[13].CLK
Clock_50_I => Redodd[14].CLK
Clock_50_I => Redodd[15].CLK
Clock_50_I => Redeven[0].CLK
Clock_50_I => Redeven[1].CLK
Clock_50_I => Redeven[2].CLK
Clock_50_I => Redeven[3].CLK
Clock_50_I => Redeven[4].CLK
Clock_50_I => Redeven[5].CLK
Clock_50_I => Redeven[6].CLK
Clock_50_I => Redeven[7].CLK
Clock_50_I => Redeven[8].CLK
Clock_50_I => Redeven[9].CLK
Clock_50_I => Redeven[10].CLK
Clock_50_I => Redeven[11].CLK
Clock_50_I => Redeven[12].CLK
Clock_50_I => Redeven[13].CLK
Clock_50_I => Redeven[14].CLK
Clock_50_I => Redeven[15].CLK
Clock_50_I => V_count[0].CLK
Clock_50_I => V_count[1].CLK
Clock_50_I => V_count[2].CLK
Clock_50_I => V_count[3].CLK
Clock_50_I => V_count[4].CLK
Clock_50_I => V_count[5].CLK
Clock_50_I => V_count[6].CLK
Clock_50_I => V_count[7].CLK
Clock_50_I => V_count[8].CLK
Clock_50_I => V_count[9].CLK
Clock_50_I => V_count[10].CLK
Clock_50_I => V_count[11].CLK
Clock_50_I => V_count[12].CLK
Clock_50_I => V_count[13].CLK
Clock_50_I => V_count[14].CLK
Clock_50_I => V_count[15].CLK
Clock_50_I => V_count[16].CLK
Clock_50_I => V_count[17].CLK
Clock_50_I => Y_count[0].CLK
Clock_50_I => Y_count[1].CLK
Clock_50_I => Y_count[2].CLK
Clock_50_I => Y_count[3].CLK
Clock_50_I => Y_count[4].CLK
Clock_50_I => Y_count[5].CLK
Clock_50_I => Y_count[6].CLK
Clock_50_I => Y_count[7].CLK
Clock_50_I => Y_count[8].CLK
Clock_50_I => Y_count[9].CLK
Clock_50_I => Y_count[10].CLK
Clock_50_I => Y_count[11].CLK
Clock_50_I => Y_count[12].CLK
Clock_50_I => Y_count[13].CLK
Clock_50_I => Y_count[14].CLK
Clock_50_I => Y_count[15].CLK
Clock_50_I => Y_count[16].CLK
Clock_50_I => Y_count[17].CLK
Clock_50_I => lin_count[0].CLK
Clock_50_I => lin_count[1].CLK
Clock_50_I => lin_count[2].CLK
Clock_50_I => lin_count[3].CLK
Clock_50_I => lin_count[4].CLK
Clock_50_I => lin_count[5].CLK
Clock_50_I => lin_count[6].CLK
Clock_50_I => lin_count[7].CLK
Clock_50_I => lin_count[8].CLK
Clock_50_I => lin_count[9].CLK
Clock_50_I => lin_count[10].CLK
Clock_50_I => lin_count[11].CLK
Clock_50_I => lin_count[12].CLK
Clock_50_I => lin_count[13].CLK
Clock_50_I => lin_count[14].CLK
Clock_50_I => lin_count[15].CLK
Clock_50_I => lin_count[16].CLK
Clock_50_I => lin_count[17].CLK
Clock_50_I => state~40.DATAIN
Resetn => endrepeat[0].ACLR
Resetn => endrepeat[1].ACLR
Resetn => SRAM_address[0]~reg0.ACLR
Resetn => SRAM_address[1]~reg0.ACLR
Resetn => SRAM_address[2]~reg0.ACLR
Resetn => SRAM_address[3]~reg0.ACLR
Resetn => SRAM_address[4]~reg0.ACLR
Resetn => SRAM_address[5]~reg0.ACLR
Resetn => SRAM_address[6]~reg0.ACLR
Resetn => SRAM_address[7]~reg0.ACLR
Resetn => SRAM_address[8]~reg0.ACLR
Resetn => SRAM_address[9]~reg0.ACLR
Resetn => SRAM_address[10]~reg0.ACLR
Resetn => SRAM_address[11]~reg0.ACLR
Resetn => SRAM_address[12]~reg0.ACLR
Resetn => SRAM_address[13]~reg0.ACLR
Resetn => SRAM_address[14]~reg0.ACLR
Resetn => SRAM_address[15]~reg0.ACLR
Resetn => SRAM_address[16]~reg0.ACLR
Resetn => SRAM_address[17]~reg0.ACLR
Resetn => SRAM_write_data[0]~reg0.ACLR
Resetn => SRAM_write_data[1]~reg0.ACLR
Resetn => SRAM_write_data[2]~reg0.ACLR
Resetn => SRAM_write_data[3]~reg0.ACLR
Resetn => SRAM_write_data[4]~reg0.ACLR
Resetn => SRAM_write_data[5]~reg0.ACLR
Resetn => SRAM_write_data[6]~reg0.ACLR
Resetn => SRAM_write_data[7]~reg0.ACLR
Resetn => SRAM_write_data[8]~reg0.ACLR
Resetn => SRAM_write_data[9]~reg0.ACLR
Resetn => SRAM_write_data[10]~reg0.ACLR
Resetn => SRAM_write_data[11]~reg0.ACLR
Resetn => SRAM_write_data[12]~reg0.ACLR
Resetn => SRAM_write_data[13]~reg0.ACLR
Resetn => SRAM_write_data[14]~reg0.ACLR
Resetn => SRAM_write_data[15]~reg0.ACLR
Resetn => SRAM_we_n~reg0.PRESET
Resetn => RGB_count[0].ACLR
Resetn => RGB_count[1].ACLR
Resetn => RGB_count[2].ACLR
Resetn => RGB_count[3].ACLR
Resetn => RGB_count[4].ACLR
Resetn => RGB_count[5].ACLR
Resetn => RGB_count[6].ACLR
Resetn => RGB_count[7].ACLR
Resetn => RGB_count[8].ACLR
Resetn => RGB_count[9].PRESET
Resetn => RGB_count[10].PRESET
Resetn => RGB_count[11].PRESET
Resetn => RGB_count[12].PRESET
Resetn => RGB_count[13].PRESET
Resetn => RGB_count[14].ACLR
Resetn => RGB_count[15].ACLR
Resetn => RGB_count[16].ACLR
Resetn => RGB_count[17].PRESET
Resetn => U_count[0].ACLR
Resetn => U_count[1].ACLR
Resetn => U_count[2].ACLR
Resetn => U_count[3].ACLR
Resetn => U_count[4].ACLR
Resetn => U_count[5].ACLR
Resetn => U_count[6].ACLR
Resetn => U_count[7].ACLR
Resetn => U_count[8].ACLR
Resetn => U_count[9].PRESET
Resetn => U_count[10].PRESET
Resetn => U_count[11].ACLR
Resetn => U_count[12].PRESET
Resetn => U_count[13].ACLR
Resetn => U_count[14].ACLR
Resetn => U_count[15].PRESET
Resetn => U_count[16].ACLR
Resetn => U_count[17].ACLR
Resetn => col_count[0].ACLR
Resetn => col_count[1].ACLR
Resetn => col_count[2].ACLR
Resetn => col_count[3].ACLR
Resetn => col_count[4].ACLR
Resetn => col_count[5].ACLR
Resetn => col_count[6].ACLR
Resetn => col_count[7].ACLR
Resetn => col_count[8].ACLR
Resetn => col_count[9].ACLR
Resetn => col_count[10].ACLR
Resetn => col_count[11].ACLR
Resetn => col_count[12].ACLR
Resetn => col_count[13].ACLR
Resetn => col_count[14].ACLR
Resetn => col_count[15].ACLR
Resetn => col_count[16].ACLR
Resetn => col_count[17].ACLR
Resetn => milestone1_done~reg0.ACLR
Resetn => RegV[0][0].ACLR
Resetn => RegV[0][1].ACLR
Resetn => RegV[0][2].ACLR
Resetn => RegV[0][3].ACLR
Resetn => RegV[0][4].ACLR
Resetn => RegV[0][5].ACLR
Resetn => RegV[0][6].ACLR
Resetn => RegV[0][7].ACLR
Resetn => RegV[0][8].ACLR
Resetn => RegV[0][9].ACLR
Resetn => RegV[0][10].ACLR
Resetn => RegV[0][11].ACLR
Resetn => RegV[0][12].ACLR
Resetn => RegV[0][13].ACLR
Resetn => RegV[0][14].ACLR
Resetn => RegV[0][15].ACLR
Resetn => RegV[0][16].ACLR
Resetn => RegV[0][17].ACLR
Resetn => RegV[0][18].ACLR
Resetn => RegV[0][19].ACLR
Resetn => RegV[0][20].ACLR
Resetn => RegV[0][21].ACLR
Resetn => RegV[0][22].ACLR
Resetn => RegV[0][23].ACLR
Resetn => RegV[0][24].ACLR
Resetn => RegV[0][25].ACLR
Resetn => RegV[0][26].ACLR
Resetn => RegV[0][27].ACLR
Resetn => RegV[0][28].ACLR
Resetn => RegV[0][29].ACLR
Resetn => RegV[0][30].ACLR
Resetn => RegV[0][31].ACLR
Resetn => RegV[1][0].ACLR
Resetn => RegV[1][1].ACLR
Resetn => RegV[1][2].ACLR
Resetn => RegV[1][3].ACLR
Resetn => RegV[1][4].ACLR
Resetn => RegV[1][5].ACLR
Resetn => RegV[1][6].ACLR
Resetn => RegV[1][7].ACLR
Resetn => RegV[1][8].ACLR
Resetn => RegV[1][9].ACLR
Resetn => RegV[1][10].ACLR
Resetn => RegV[1][11].ACLR
Resetn => RegV[1][12].ACLR
Resetn => RegV[1][13].ACLR
Resetn => RegV[1][14].ACLR
Resetn => RegV[1][15].ACLR
Resetn => RegV[1][16].ACLR
Resetn => RegV[1][17].ACLR
Resetn => RegV[1][18].ACLR
Resetn => RegV[1][19].ACLR
Resetn => RegV[1][20].ACLR
Resetn => RegV[1][21].ACLR
Resetn => RegV[1][22].ACLR
Resetn => RegV[1][23].ACLR
Resetn => RegV[1][24].ACLR
Resetn => RegV[1][25].ACLR
Resetn => RegV[1][26].ACLR
Resetn => RegV[1][27].ACLR
Resetn => RegV[1][28].ACLR
Resetn => RegV[1][29].ACLR
Resetn => RegV[1][30].ACLR
Resetn => RegV[1][31].ACLR
Resetn => RegV[2][0].ACLR
Resetn => RegV[2][1].ACLR
Resetn => RegV[2][2].ACLR
Resetn => RegV[2][3].ACLR
Resetn => RegV[2][4].ACLR
Resetn => RegV[2][5].ACLR
Resetn => RegV[2][6].ACLR
Resetn => RegV[2][7].ACLR
Resetn => RegV[2][8].ACLR
Resetn => RegV[2][9].ACLR
Resetn => RegV[2][10].ACLR
Resetn => RegV[2][11].ACLR
Resetn => RegV[2][12].ACLR
Resetn => RegV[2][13].ACLR
Resetn => RegV[2][14].ACLR
Resetn => RegV[2][15].ACLR
Resetn => RegV[2][16].ACLR
Resetn => RegV[2][17].ACLR
Resetn => RegV[2][18].ACLR
Resetn => RegV[2][19].ACLR
Resetn => RegV[2][20].ACLR
Resetn => RegV[2][21].ACLR
Resetn => RegV[2][22].ACLR
Resetn => RegV[2][23].ACLR
Resetn => RegV[2][24].ACLR
Resetn => RegV[2][25].ACLR
Resetn => RegV[2][26].ACLR
Resetn => RegV[2][27].ACLR
Resetn => RegV[2][28].ACLR
Resetn => RegV[2][29].ACLR
Resetn => RegV[2][30].ACLR
Resetn => RegV[2][31].ACLR
Resetn => RegV[3][0].ACLR
Resetn => RegV[3][1].ACLR
Resetn => RegV[3][2].ACLR
Resetn => RegV[3][3].ACLR
Resetn => RegV[3][4].ACLR
Resetn => RegV[3][5].ACLR
Resetn => RegV[3][6].ACLR
Resetn => RegV[3][7].ACLR
Resetn => RegV[3][8].ACLR
Resetn => RegV[3][9].ACLR
Resetn => RegV[3][10].ACLR
Resetn => RegV[3][11].ACLR
Resetn => RegV[3][12].ACLR
Resetn => RegV[3][13].ACLR
Resetn => RegV[3][14].ACLR
Resetn => RegV[3][15].ACLR
Resetn => RegV[3][16].ACLR
Resetn => RegV[3][17].ACLR
Resetn => RegV[3][18].ACLR
Resetn => RegV[3][19].ACLR
Resetn => RegV[3][20].ACLR
Resetn => RegV[3][21].ACLR
Resetn => RegV[3][22].ACLR
Resetn => RegV[3][23].ACLR
Resetn => RegV[3][24].ACLR
Resetn => RegV[3][25].ACLR
Resetn => RegV[3][26].ACLR
Resetn => RegV[3][27].ACLR
Resetn => RegV[3][28].ACLR
Resetn => RegV[3][29].ACLR
Resetn => RegV[3][30].ACLR
Resetn => RegV[3][31].ACLR
Resetn => RegV[4][0].ACLR
Resetn => RegV[4][1].ACLR
Resetn => RegV[4][2].ACLR
Resetn => RegV[4][3].ACLR
Resetn => RegV[4][4].ACLR
Resetn => RegV[4][5].ACLR
Resetn => RegV[4][6].ACLR
Resetn => RegV[4][7].ACLR
Resetn => RegV[4][8].ACLR
Resetn => RegV[4][9].ACLR
Resetn => RegV[4][10].ACLR
Resetn => RegV[4][11].ACLR
Resetn => RegV[4][12].ACLR
Resetn => RegV[4][13].ACLR
Resetn => RegV[4][14].ACLR
Resetn => RegV[4][15].ACLR
Resetn => RegV[4][16].ACLR
Resetn => RegV[4][17].ACLR
Resetn => RegV[4][18].ACLR
Resetn => RegV[4][19].ACLR
Resetn => RegV[4][20].ACLR
Resetn => RegV[4][21].ACLR
Resetn => RegV[4][22].ACLR
Resetn => RegV[4][23].ACLR
Resetn => RegV[4][24].ACLR
Resetn => RegV[4][25].ACLR
Resetn => RegV[4][26].ACLR
Resetn => RegV[4][27].ACLR
Resetn => RegV[4][28].ACLR
Resetn => RegV[4][29].ACLR
Resetn => RegV[4][30].ACLR
Resetn => RegV[4][31].ACLR
Resetn => RegV[5][0].ACLR
Resetn => RegV[5][1].ACLR
Resetn => RegV[5][2].ACLR
Resetn => RegV[5][3].ACLR
Resetn => RegV[5][4].ACLR
Resetn => RegV[5][5].ACLR
Resetn => RegV[5][6].ACLR
Resetn => RegV[5][7].ACLR
Resetn => RegV[5][8].ACLR
Resetn => RegV[5][9].ACLR
Resetn => RegV[5][10].ACLR
Resetn => RegV[5][11].ACLR
Resetn => RegV[5][12].ACLR
Resetn => RegV[5][13].ACLR
Resetn => RegV[5][14].ACLR
Resetn => RegV[5][15].ACLR
Resetn => RegV[5][16].ACLR
Resetn => RegV[5][17].ACLR
Resetn => RegV[5][18].ACLR
Resetn => RegV[5][19].ACLR
Resetn => RegV[5][20].ACLR
Resetn => RegV[5][21].ACLR
Resetn => RegV[5][22].ACLR
Resetn => RegV[5][23].ACLR
Resetn => RegV[5][24].ACLR
Resetn => RegV[5][25].ACLR
Resetn => RegV[5][26].ACLR
Resetn => RegV[5][27].ACLR
Resetn => RegV[5][28].ACLR
Resetn => RegV[5][29].ACLR
Resetn => RegV[5][30].ACLR
Resetn => RegV[5][31].ACLR
Resetn => RegU[0][0].ACLR
Resetn => RegU[0][1].ACLR
Resetn => RegU[0][2].ACLR
Resetn => RegU[0][3].ACLR
Resetn => RegU[0][4].ACLR
Resetn => RegU[0][5].ACLR
Resetn => RegU[0][6].ACLR
Resetn => RegU[0][7].ACLR
Resetn => RegU[0][8].ACLR
Resetn => RegU[0][9].ACLR
Resetn => RegU[0][10].ACLR
Resetn => RegU[0][11].ACLR
Resetn => RegU[0][12].ACLR
Resetn => RegU[0][13].ACLR
Resetn => RegU[0][14].ACLR
Resetn => RegU[0][15].ACLR
Resetn => RegU[0][16].ACLR
Resetn => RegU[0][17].ACLR
Resetn => RegU[0][18].ACLR
Resetn => RegU[0][19].ACLR
Resetn => RegU[0][20].ACLR
Resetn => RegU[0][21].ACLR
Resetn => RegU[0][22].ACLR
Resetn => RegU[0][23].ACLR
Resetn => RegU[0][24].ACLR
Resetn => RegU[0][25].ACLR
Resetn => RegU[0][26].ACLR
Resetn => RegU[0][27].ACLR
Resetn => RegU[0][28].ACLR
Resetn => RegU[0][29].ACLR
Resetn => RegU[0][30].ACLR
Resetn => RegU[0][31].ACLR
Resetn => RegU[1][0].ACLR
Resetn => RegU[1][1].ACLR
Resetn => RegU[1][2].ACLR
Resetn => RegU[1][3].ACLR
Resetn => RegU[1][4].ACLR
Resetn => RegU[1][5].ACLR
Resetn => RegU[1][6].ACLR
Resetn => RegU[1][7].ACLR
Resetn => RegU[1][8].ACLR
Resetn => RegU[1][9].ACLR
Resetn => RegU[1][10].ACLR
Resetn => RegU[1][11].ACLR
Resetn => RegU[1][12].ACLR
Resetn => RegU[1][13].ACLR
Resetn => RegU[1][14].ACLR
Resetn => RegU[1][15].ACLR
Resetn => RegU[1][16].ACLR
Resetn => RegU[1][17].ACLR
Resetn => RegU[1][18].ACLR
Resetn => RegU[1][19].ACLR
Resetn => RegU[1][20].ACLR
Resetn => RegU[1][21].ACLR
Resetn => RegU[1][22].ACLR
Resetn => RegU[1][23].ACLR
Resetn => RegU[1][24].ACLR
Resetn => RegU[1][25].ACLR
Resetn => RegU[1][26].ACLR
Resetn => RegU[1][27].ACLR
Resetn => RegU[1][28].ACLR
Resetn => RegU[1][29].ACLR
Resetn => RegU[1][30].ACLR
Resetn => RegU[1][31].ACLR
Resetn => RegU[2][0].ACLR
Resetn => RegU[2][1].ACLR
Resetn => RegU[2][2].ACLR
Resetn => RegU[2][3].ACLR
Resetn => RegU[2][4].ACLR
Resetn => RegU[2][5].ACLR
Resetn => RegU[2][6].ACLR
Resetn => RegU[2][7].ACLR
Resetn => RegU[2][8].ACLR
Resetn => RegU[2][9].ACLR
Resetn => RegU[2][10].ACLR
Resetn => RegU[2][11].ACLR
Resetn => RegU[2][12].ACLR
Resetn => RegU[2][13].ACLR
Resetn => RegU[2][14].ACLR
Resetn => RegU[2][15].ACLR
Resetn => RegU[2][16].ACLR
Resetn => RegU[2][17].ACLR
Resetn => RegU[2][18].ACLR
Resetn => RegU[2][19].ACLR
Resetn => RegU[2][20].ACLR
Resetn => RegU[2][21].ACLR
Resetn => RegU[2][22].ACLR
Resetn => RegU[2][23].ACLR
Resetn => RegU[2][24].ACLR
Resetn => RegU[2][25].ACLR
Resetn => RegU[2][26].ACLR
Resetn => RegU[2][27].ACLR
Resetn => RegU[2][28].ACLR
Resetn => RegU[2][29].ACLR
Resetn => RegU[2][30].ACLR
Resetn => RegU[2][31].ACLR
Resetn => RegU[3][0].ACLR
Resetn => RegU[3][1].ACLR
Resetn => RegU[3][2].ACLR
Resetn => RegU[3][3].ACLR
Resetn => RegU[3][4].ACLR
Resetn => RegU[3][5].ACLR
Resetn => RegU[3][6].ACLR
Resetn => RegU[3][7].ACLR
Resetn => RegU[3][8].ACLR
Resetn => RegU[3][9].ACLR
Resetn => RegU[3][10].ACLR
Resetn => RegU[3][11].ACLR
Resetn => RegU[3][12].ACLR
Resetn => RegU[3][13].ACLR
Resetn => RegU[3][14].ACLR
Resetn => RegU[3][15].ACLR
Resetn => RegU[3][16].ACLR
Resetn => RegU[3][17].ACLR
Resetn => RegU[3][18].ACLR
Resetn => RegU[3][19].ACLR
Resetn => RegU[3][20].ACLR
Resetn => RegU[3][21].ACLR
Resetn => RegU[3][22].ACLR
Resetn => RegU[3][23].ACLR
Resetn => RegU[3][24].ACLR
Resetn => RegU[3][25].ACLR
Resetn => RegU[3][26].ACLR
Resetn => RegU[3][27].ACLR
Resetn => RegU[3][28].ACLR
Resetn => RegU[3][29].ACLR
Resetn => RegU[3][30].ACLR
Resetn => RegU[3][31].ACLR
Resetn => RegU[4][0].ACLR
Resetn => RegU[4][1].ACLR
Resetn => RegU[4][2].ACLR
Resetn => RegU[4][3].ACLR
Resetn => RegU[4][4].ACLR
Resetn => RegU[4][5].ACLR
Resetn => RegU[4][6].ACLR
Resetn => RegU[4][7].ACLR
Resetn => RegU[4][8].ACLR
Resetn => RegU[4][9].ACLR
Resetn => RegU[4][10].ACLR
Resetn => RegU[4][11].ACLR
Resetn => RegU[4][12].ACLR
Resetn => RegU[4][13].ACLR
Resetn => RegU[4][14].ACLR
Resetn => RegU[4][15].ACLR
Resetn => RegU[4][16].ACLR
Resetn => RegU[4][17].ACLR
Resetn => RegU[4][18].ACLR
Resetn => RegU[4][19].ACLR
Resetn => RegU[4][20].ACLR
Resetn => RegU[4][21].ACLR
Resetn => RegU[4][22].ACLR
Resetn => RegU[4][23].ACLR
Resetn => RegU[4][24].ACLR
Resetn => RegU[4][25].ACLR
Resetn => RegU[4][26].ACLR
Resetn => RegU[4][27].ACLR
Resetn => RegU[4][28].ACLR
Resetn => RegU[4][29].ACLR
Resetn => RegU[4][30].ACLR
Resetn => RegU[4][31].ACLR
Resetn => RegU[5][0].ACLR
Resetn => RegU[5][1].ACLR
Resetn => RegU[5][2].ACLR
Resetn => RegU[5][3].ACLR
Resetn => RegU[5][4].ACLR
Resetn => RegU[5][5].ACLR
Resetn => RegU[5][6].ACLR
Resetn => RegU[5][7].ACLR
Resetn => RegU[5][8].ACLR
Resetn => RegU[5][9].ACLR
Resetn => RegU[5][10].ACLR
Resetn => RegU[5][11].ACLR
Resetn => RegU[5][12].ACLR
Resetn => RegU[5][13].ACLR
Resetn => RegU[5][14].ACLR
Resetn => RegU[5][15].ACLR
Resetn => RegU[5][16].ACLR
Resetn => RegU[5][17].ACLR
Resetn => RegU[5][18].ACLR
Resetn => RegU[5][19].ACLR
Resetn => RegU[5][20].ACLR
Resetn => RegU[5][21].ACLR
Resetn => RegU[5][22].ACLR
Resetn => RegU[5][23].ACLR
Resetn => RegU[5][24].ACLR
Resetn => RegU[5][25].ACLR
Resetn => RegU[5][26].ACLR
Resetn => RegU[5][27].ACLR
Resetn => RegU[5][28].ACLR
Resetn => RegU[5][29].ACLR
Resetn => RegU[5][30].ACLR
Resetn => RegU[5][31].ACLR
Resetn => Vodd[0].ACLR
Resetn => Vodd[1].ACLR
Resetn => Vodd[2].ACLR
Resetn => Vodd[3].ACLR
Resetn => Vodd[4].ACLR
Resetn => Vodd[5].ACLR
Resetn => Vodd[6].ACLR
Resetn => Vodd[7].ACLR
Resetn => Vodd[8].ACLR
Resetn => Vodd[9].ACLR
Resetn => Vodd[10].ACLR
Resetn => Vodd[11].ACLR
Resetn => Vodd[12].ACLR
Resetn => Vodd[13].ACLR
Resetn => Vodd[14].ACLR
Resetn => Vodd[15].ACLR
Resetn => Vodd[16].ACLR
Resetn => Vodd[17].ACLR
Resetn => Vodd[18].ACLR
Resetn => Vodd[19].ACLR
Resetn => Vodd[20].ACLR
Resetn => Vodd[21].ACLR
Resetn => Vodd[22].ACLR
Resetn => Vodd[23].ACLR
Resetn => Vodd[24].ACLR
Resetn => Vodd[25].ACLR
Resetn => Vodd[26].ACLR
Resetn => Vodd[27].ACLR
Resetn => Vodd[28].ACLR
Resetn => Vodd[29].ACLR
Resetn => Vodd[30].ACLR
Resetn => Vodd[31].ACLR
Resetn => Uodd[0].ACLR
Resetn => Uodd[1].ACLR
Resetn => Uodd[2].ACLR
Resetn => Uodd[3].ACLR
Resetn => Uodd[4].ACLR
Resetn => Uodd[5].ACLR
Resetn => Uodd[6].ACLR
Resetn => Uodd[7].ACLR
Resetn => Uodd[8].ACLR
Resetn => Uodd[9].ACLR
Resetn => Uodd[10].ACLR
Resetn => Uodd[11].ACLR
Resetn => Uodd[12].ACLR
Resetn => Uodd[13].ACLR
Resetn => Uodd[14].ACLR
Resetn => Uodd[15].ACLR
Resetn => Uodd[16].ACLR
Resetn => Uodd[17].ACLR
Resetn => Uodd[18].ACLR
Resetn => Uodd[19].ACLR
Resetn => Uodd[20].ACLR
Resetn => Uodd[21].ACLR
Resetn => Uodd[22].ACLR
Resetn => Uodd[23].ACLR
Resetn => Uodd[24].ACLR
Resetn => Uodd[25].ACLR
Resetn => Uodd[26].ACLR
Resetn => Uodd[27].ACLR
Resetn => Uodd[28].ACLR
Resetn => Uodd[29].ACLR
Resetn => Uodd[30].ACLR
Resetn => Uodd[31].ACLR
Resetn => Veven[0].ACLR
Resetn => Veven[1].ACLR
Resetn => Veven[2].ACLR
Resetn => Veven[3].ACLR
Resetn => Veven[4].ACLR
Resetn => Veven[5].ACLR
Resetn => Veven[6].ACLR
Resetn => Veven[7].ACLR
Resetn => Veven[8].ACLR
Resetn => Veven[9].ACLR
Resetn => Veven[10].ACLR
Resetn => Veven[11].ACLR
Resetn => Veven[12].ACLR
Resetn => Veven[13].ACLR
Resetn => Veven[14].ACLR
Resetn => Veven[15].ACLR
Resetn => Veven[16].ACLR
Resetn => Veven[17].ACLR
Resetn => Veven[18].ACLR
Resetn => Veven[19].ACLR
Resetn => Veven[20].ACLR
Resetn => Veven[21].ACLR
Resetn => Veven[22].ACLR
Resetn => Veven[23].ACLR
Resetn => Veven[24].ACLR
Resetn => Veven[25].ACLR
Resetn => Veven[26].ACLR
Resetn => Veven[27].ACLR
Resetn => Veven[28].ACLR
Resetn => Veven[29].ACLR
Resetn => Veven[30].ACLR
Resetn => Veven[31].ACLR
Resetn => Ueven[0].ACLR
Resetn => Ueven[1].ACLR
Resetn => Ueven[2].ACLR
Resetn => Ueven[3].ACLR
Resetn => Ueven[4].ACLR
Resetn => Ueven[5].ACLR
Resetn => Ueven[6].ACLR
Resetn => Ueven[7].ACLR
Resetn => Ueven[8].ACLR
Resetn => Ueven[9].ACLR
Resetn => Ueven[10].ACLR
Resetn => Ueven[11].ACLR
Resetn => Ueven[12].ACLR
Resetn => Ueven[13].ACLR
Resetn => Ueven[14].ACLR
Resetn => Ueven[15].ACLR
Resetn => Ueven[16].ACLR
Resetn => Ueven[17].ACLR
Resetn => Ueven[18].ACLR
Resetn => Ueven[19].ACLR
Resetn => Ueven[20].ACLR
Resetn => Ueven[21].ACLR
Resetn => Ueven[22].ACLR
Resetn => Ueven[23].ACLR
Resetn => Ueven[24].ACLR
Resetn => Ueven[25].ACLR
Resetn => Ueven[26].ACLR
Resetn => Ueven[27].ACLR
Resetn => Ueven[28].ACLR
Resetn => Ueven[29].ACLR
Resetn => Ueven[30].ACLR
Resetn => Ueven[31].ACLR
Resetn => V_buf[0].ACLR
Resetn => V_buf[1].ACLR
Resetn => V_buf[2].ACLR
Resetn => V_buf[3].ACLR
Resetn => V_buf[4].ACLR
Resetn => V_buf[5].ACLR
Resetn => V_buf[6].ACLR
Resetn => V_buf[7].ACLR
Resetn => V_buf[8].ACLR
Resetn => V_buf[9].ACLR
Resetn => V_buf[10].ACLR
Resetn => V_buf[11].ACLR
Resetn => V_buf[12].ACLR
Resetn => V_buf[13].ACLR
Resetn => V_buf[14].ACLR
Resetn => V_buf[15].ACLR
Resetn => U_buf[0].ACLR
Resetn => U_buf[1].ACLR
Resetn => U_buf[2].ACLR
Resetn => U_buf[3].ACLR
Resetn => U_buf[4].ACLR
Resetn => U_buf[5].ACLR
Resetn => U_buf[6].ACLR
Resetn => U_buf[7].ACLR
Resetn => U_buf[8].ACLR
Resetn => U_buf[9].ACLR
Resetn => U_buf[10].ACLR
Resetn => U_buf[11].ACLR
Resetn => U_buf[12].ACLR
Resetn => U_buf[13].ACLR
Resetn => U_buf[14].ACLR
Resetn => U_buf[15].ACLR
Resetn => Greenodd[0].ACLR
Resetn => Greenodd[1].ACLR
Resetn => Greenodd[2].ACLR
Resetn => Greenodd[3].ACLR
Resetn => Greenodd[4].ACLR
Resetn => Greenodd[5].ACLR
Resetn => Greenodd[6].ACLR
Resetn => Greenodd[7].ACLR
Resetn => Greenodd[8].ACLR
Resetn => Greenodd[9].ACLR
Resetn => Greenodd[10].ACLR
Resetn => Greenodd[11].ACLR
Resetn => Greenodd[12].ACLR
Resetn => Greenodd[13].ACLR
Resetn => Greenodd[14].ACLR
Resetn => Greenodd[15].ACLR
Resetn => Greeneven[0].ACLR
Resetn => Greeneven[1].ACLR
Resetn => Greeneven[2].ACLR
Resetn => Greeneven[3].ACLR
Resetn => Greeneven[4].ACLR
Resetn => Greeneven[5].ACLR
Resetn => Greeneven[6].ACLR
Resetn => Greeneven[7].ACLR
Resetn => Greeneven[8].ACLR
Resetn => Greeneven[9].ACLR
Resetn => Greeneven[10].ACLR
Resetn => Greeneven[11].ACLR
Resetn => Greeneven[12].ACLR
Resetn => Greeneven[13].ACLR
Resetn => Greeneven[14].ACLR
Resetn => Greeneven[15].ACLR
Resetn => Blueodd[0].ACLR
Resetn => Blueodd[1].ACLR
Resetn => Blueodd[2].ACLR
Resetn => Blueodd[3].ACLR
Resetn => Blueodd[4].ACLR
Resetn => Blueodd[5].ACLR
Resetn => Blueodd[6].ACLR
Resetn => Blueodd[7].ACLR
Resetn => Blueodd[8].ACLR
Resetn => Blueodd[9].ACLR
Resetn => Blueodd[10].ACLR
Resetn => Blueodd[11].ACLR
Resetn => Blueodd[12].ACLR
Resetn => Blueodd[13].ACLR
Resetn => Blueodd[14].ACLR
Resetn => Blueodd[15].ACLR
Resetn => Blueeven[0].ACLR
Resetn => Blueeven[1].ACLR
Resetn => Blueeven[2].ACLR
Resetn => Blueeven[3].ACLR
Resetn => Blueeven[4].ACLR
Resetn => Blueeven[5].ACLR
Resetn => Blueeven[6].ACLR
Resetn => Blueeven[7].ACLR
Resetn => Blueeven[8].ACLR
Resetn => Blueeven[9].ACLR
Resetn => Blueeven[10].ACLR
Resetn => Blueeven[11].ACLR
Resetn => Blueeven[12].ACLR
Resetn => Blueeven[13].ACLR
Resetn => Blueeven[14].ACLR
Resetn => Blueeven[15].ACLR
Resetn => Redodd[0].ACLR
Resetn => Redodd[1].ACLR
Resetn => Redodd[2].ACLR
Resetn => Redodd[3].ACLR
Resetn => Redodd[4].ACLR
Resetn => Redodd[5].ACLR
Resetn => Redodd[6].ACLR
Resetn => Redodd[7].ACLR
Resetn => Redodd[8].ACLR
Resetn => Redodd[9].ACLR
Resetn => Redodd[10].ACLR
Resetn => Redodd[11].ACLR
Resetn => Redodd[12].ACLR
Resetn => Redodd[13].ACLR
Resetn => Redodd[14].ACLR
Resetn => Redodd[15].ACLR
Resetn => Redeven[0].ACLR
Resetn => Redeven[1].ACLR
Resetn => Redeven[2].ACLR
Resetn => Redeven[3].ACLR
Resetn => Redeven[4].ACLR
Resetn => Redeven[5].ACLR
Resetn => Redeven[6].ACLR
Resetn => Redeven[7].ACLR
Resetn => Redeven[8].ACLR
Resetn => Redeven[9].ACLR
Resetn => Redeven[10].ACLR
Resetn => Redeven[11].ACLR
Resetn => Redeven[12].ACLR
Resetn => Redeven[13].ACLR
Resetn => Redeven[14].ACLR
Resetn => Redeven[15].ACLR
Resetn => V_count[0].ACLR
Resetn => V_count[1].ACLR
Resetn => V_count[2].ACLR
Resetn => V_count[3].ACLR
Resetn => V_count[4].ACLR
Resetn => V_count[5].ACLR
Resetn => V_count[6].ACLR
Resetn => V_count[7].ACLR
Resetn => V_count[8].PRESET
Resetn => V_count[9].ACLR
Resetn => V_count[10].ACLR
Resetn => V_count[11].ACLR
Resetn => V_count[12].ACLR
Resetn => V_count[13].PRESET
Resetn => V_count[14].PRESET
Resetn => V_count[15].PRESET
Resetn => V_count[16].ACLR
Resetn => V_count[17].ACLR
Resetn => Y_count[0].ACLR
Resetn => Y_count[1].ACLR
Resetn => Y_count[2].ACLR
Resetn => Y_count[3].ACLR
Resetn => Y_count[4].ACLR
Resetn => Y_count[5].ACLR
Resetn => Y_count[6].ACLR
Resetn => Y_count[7].ACLR
Resetn => Y_count[8].ACLR
Resetn => Y_count[9].ACLR
Resetn => Y_count[10].ACLR
Resetn => Y_count[11].ACLR
Resetn => Y_count[12].ACLR
Resetn => Y_count[13].ACLR
Resetn => Y_count[14].ACLR
Resetn => Y_count[15].ACLR
Resetn => Y_count[16].ACLR
Resetn => Y_count[17].ACLR
Resetn => lin_count[0].ACLR
Resetn => lin_count[1].ACLR
Resetn => lin_count[2].ACLR
Resetn => lin_count[3].ACLR
Resetn => lin_count[4].ACLR
Resetn => lin_count[5].ACLR
Resetn => lin_count[6].ACLR
Resetn => lin_count[7].ACLR
Resetn => lin_count[8].ACLR
Resetn => lin_count[9].ACLR
Resetn => lin_count[10].ACLR
Resetn => lin_count[11].ACLR
Resetn => lin_count[12].ACLR
Resetn => lin_count[13].ACLR
Resetn => lin_count[14].ACLR
Resetn => lin_count[15].ACLR
Resetn => lin_count[16].ACLR
Resetn => lin_count[17].ACLR
Resetn => state~42.DATAIN
Resetn => RegY[0][0].ENA
Resetn => RegY[1][31].ENA
Resetn => RegY[1][30].ENA
Resetn => RegY[1][29].ENA
Resetn => RegY[1][28].ENA
Resetn => RegY[1][27].ENA
Resetn => RegY[1][26].ENA
Resetn => RegY[1][25].ENA
Resetn => RegY[1][24].ENA
Resetn => RegY[1][23].ENA
Resetn => RegY[1][22].ENA
Resetn => RegY[1][21].ENA
Resetn => RegY[1][20].ENA
Resetn => RegY[1][19].ENA
Resetn => RegY[1][18].ENA
Resetn => RegY[1][17].ENA
Resetn => RegY[1][16].ENA
Resetn => RegY[1][15].ENA
Resetn => RegY[1][14].ENA
Resetn => RegY[1][13].ENA
Resetn => RegY[1][12].ENA
Resetn => RegY[1][11].ENA
Resetn => RegY[1][10].ENA
Resetn => RegY[1][9].ENA
Resetn => RegY[1][8].ENA
Resetn => RegY[1][7].ENA
Resetn => RegY[1][6].ENA
Resetn => RegY[1][5].ENA
Resetn => RegY[1][4].ENA
Resetn => RegY[1][3].ENA
Resetn => RegY[1][2].ENA
Resetn => RegY[1][1].ENA
Resetn => RegY[1][0].ENA
Resetn => RegY[0][31].ENA
Resetn => RegY[0][30].ENA
Resetn => RegY[0][29].ENA
Resetn => RegY[0][28].ENA
Resetn => RegY[0][27].ENA
Resetn => RegY[0][26].ENA
Resetn => RegY[0][25].ENA
Resetn => RegY[0][24].ENA
Resetn => RegY[0][23].ENA
Resetn => RegY[0][22].ENA
Resetn => RegY[0][21].ENA
Resetn => RegY[0][20].ENA
Resetn => RegY[0][19].ENA
Resetn => RegY[0][18].ENA
Resetn => RegY[0][17].ENA
Resetn => RegY[0][16].ENA
Resetn => RegY[0][15].ENA
Resetn => RegY[0][14].ENA
Resetn => RegY[0][13].ENA
Resetn => RegY[0][12].ENA
Resetn => RegY[0][11].ENA
Resetn => RegY[0][10].ENA
Resetn => RegY[0][9].ENA
Resetn => RegY[0][8].ENA
Resetn => RegY[0][7].ENA
Resetn => RegY[0][6].ENA
Resetn => RegY[0][5].ENA
Resetn => RegY[0][4].ENA
Resetn => RegY[0][3].ENA
Resetn => RegY[0][2].ENA
Resetn => RegY[0][1].ENA
SRAM_read_data[0] => Selector127.IN3
SRAM_read_data[0] => Selector191.IN2
SRAM_read_data[0] => Selector303.IN3
SRAM_read_data[0] => Selector367.IN2
SRAM_read_data[0] => RegY.DATAB
SRAM_read_data[0] => U_buf[0].DATAIN
SRAM_read_data[0] => V_buf[0].DATAIN
SRAM_read_data[1] => Selector126.IN3
SRAM_read_data[1] => Selector190.IN2
SRAM_read_data[1] => Selector302.IN3
SRAM_read_data[1] => Selector366.IN2
SRAM_read_data[1] => RegY.DATAB
SRAM_read_data[1] => U_buf[1].DATAIN
SRAM_read_data[1] => V_buf[1].DATAIN
SRAM_read_data[2] => Selector125.IN3
SRAM_read_data[2] => Selector189.IN2
SRAM_read_data[2] => Selector301.IN3
SRAM_read_data[2] => Selector365.IN2
SRAM_read_data[2] => RegY.DATAB
SRAM_read_data[2] => U_buf[2].DATAIN
SRAM_read_data[2] => V_buf[2].DATAIN
SRAM_read_data[3] => Selector124.IN3
SRAM_read_data[3] => Selector188.IN2
SRAM_read_data[3] => Selector300.IN3
SRAM_read_data[3] => Selector364.IN2
SRAM_read_data[3] => RegY.DATAB
SRAM_read_data[3] => U_buf[3].DATAIN
SRAM_read_data[3] => V_buf[3].DATAIN
SRAM_read_data[4] => Selector123.IN3
SRAM_read_data[4] => Selector187.IN2
SRAM_read_data[4] => Selector299.IN3
SRAM_read_data[4] => Selector363.IN2
SRAM_read_data[4] => RegY.DATAB
SRAM_read_data[4] => U_buf[4].DATAIN
SRAM_read_data[4] => V_buf[4].DATAIN
SRAM_read_data[5] => Selector122.IN3
SRAM_read_data[5] => Selector186.IN2
SRAM_read_data[5] => Selector298.IN3
SRAM_read_data[5] => Selector362.IN2
SRAM_read_data[5] => RegY.DATAB
SRAM_read_data[5] => U_buf[5].DATAIN
SRAM_read_data[5] => V_buf[5].DATAIN
SRAM_read_data[6] => Selector121.IN3
SRAM_read_data[6] => Selector185.IN2
SRAM_read_data[6] => Selector297.IN3
SRAM_read_data[6] => Selector361.IN2
SRAM_read_data[6] => RegY.DATAB
SRAM_read_data[6] => U_buf[6].DATAIN
SRAM_read_data[6] => V_buf[6].DATAIN
SRAM_read_data[7] => Selector120.IN3
SRAM_read_data[7] => Selector184.IN2
SRAM_read_data[7] => Selector296.IN3
SRAM_read_data[7] => Selector360.IN2
SRAM_read_data[7] => RegY.DATAB
SRAM_read_data[7] => U_buf[7].DATAIN
SRAM_read_data[7] => V_buf[7].DATAIN
SRAM_read_data[8] => Selector127.IN2
SRAM_read_data[8] => Selector159.IN2
SRAM_read_data[8] => Selector223.IN2
SRAM_read_data[8] => Selector255.IN2
SRAM_read_data[8] => Selector287.IN2
SRAM_read_data[8] => Selector303.IN2
SRAM_read_data[8] => Selector335.IN2
SRAM_read_data[8] => Selector399.IN2
SRAM_read_data[8] => Selector431.IN2
SRAM_read_data[8] => Selector463.IN2
SRAM_read_data[8] => RegY.DATAB
SRAM_read_data[9] => Selector126.IN2
SRAM_read_data[9] => Selector158.IN2
SRAM_read_data[9] => Selector222.IN2
SRAM_read_data[9] => Selector254.IN2
SRAM_read_data[9] => Selector286.IN2
SRAM_read_data[9] => Selector302.IN2
SRAM_read_data[9] => Selector334.IN2
SRAM_read_data[9] => Selector398.IN2
SRAM_read_data[9] => Selector430.IN2
SRAM_read_data[9] => Selector462.IN2
SRAM_read_data[9] => RegY.DATAB
SRAM_read_data[10] => Selector125.IN2
SRAM_read_data[10] => Selector157.IN2
SRAM_read_data[10] => Selector221.IN2
SRAM_read_data[10] => Selector253.IN2
SRAM_read_data[10] => Selector285.IN2
SRAM_read_data[10] => Selector301.IN2
SRAM_read_data[10] => Selector333.IN2
SRAM_read_data[10] => Selector397.IN2
SRAM_read_data[10] => Selector429.IN2
SRAM_read_data[10] => Selector461.IN2
SRAM_read_data[10] => RegY.DATAB
SRAM_read_data[11] => Selector124.IN2
SRAM_read_data[11] => Selector156.IN2
SRAM_read_data[11] => Selector220.IN2
SRAM_read_data[11] => Selector252.IN2
SRAM_read_data[11] => Selector284.IN2
SRAM_read_data[11] => Selector300.IN2
SRAM_read_data[11] => Selector332.IN2
SRAM_read_data[11] => Selector396.IN2
SRAM_read_data[11] => Selector428.IN2
SRAM_read_data[11] => Selector460.IN2
SRAM_read_data[11] => RegY.DATAB
SRAM_read_data[12] => Selector123.IN2
SRAM_read_data[12] => Selector155.IN2
SRAM_read_data[12] => Selector219.IN2
SRAM_read_data[12] => Selector251.IN2
SRAM_read_data[12] => Selector283.IN2
SRAM_read_data[12] => Selector299.IN2
SRAM_read_data[12] => Selector331.IN2
SRAM_read_data[12] => Selector395.IN2
SRAM_read_data[12] => Selector427.IN2
SRAM_read_data[12] => Selector459.IN2
SRAM_read_data[12] => RegY.DATAB
SRAM_read_data[13] => Selector122.IN2
SRAM_read_data[13] => Selector154.IN2
SRAM_read_data[13] => Selector218.IN2
SRAM_read_data[13] => Selector250.IN2
SRAM_read_data[13] => Selector282.IN2
SRAM_read_data[13] => Selector298.IN2
SRAM_read_data[13] => Selector330.IN2
SRAM_read_data[13] => Selector394.IN2
SRAM_read_data[13] => Selector426.IN2
SRAM_read_data[13] => Selector458.IN2
SRAM_read_data[13] => RegY.DATAB
SRAM_read_data[14] => Selector121.IN2
SRAM_read_data[14] => Selector153.IN2
SRAM_read_data[14] => Selector217.IN2
SRAM_read_data[14] => Selector249.IN2
SRAM_read_data[14] => Selector281.IN2
SRAM_read_data[14] => Selector297.IN2
SRAM_read_data[14] => Selector329.IN2
SRAM_read_data[14] => Selector393.IN2
SRAM_read_data[14] => Selector425.IN2
SRAM_read_data[14] => Selector457.IN2
SRAM_read_data[14] => RegY.DATAB
SRAM_read_data[15] => Selector120.IN2
SRAM_read_data[15] => Selector152.IN2
SRAM_read_data[15] => Selector216.IN2
SRAM_read_data[15] => Selector248.IN2
SRAM_read_data[15] => Selector280.IN2
SRAM_read_data[15] => Selector296.IN2
SRAM_read_data[15] => Selector328.IN2
SRAM_read_data[15] => Selector392.IN2
SRAM_read_data[15] => Selector424.IN2
SRAM_read_data[15] => Selector456.IN2
SRAM_read_data[15] => RegY.DATAB
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit7
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit6
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit5
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit4
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit3
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit2
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit1
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit0
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


