Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/sahil/Desktop/UCLAThings/2018-2019 Classes/Fall 2018/CS M152B/SJD/Lab0_2018/first_counter_tb_isim_beh.exe -prj C:/Users/sahil/Desktop/UCLAThings/2018-2019 Classes/Fall 2018/CS M152B/SJD/Lab0_2018/first_counter_tb_beh.prj work.first_counter_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/sahil/Desktop/UCLAThings/2018-2019 Classes/Fall 2018/CS M152B/SJD/Lab0_2018/counter.v" into library work
Analyzing Verilog file "C:/Users/sahil/Desktop/UCLAThings/2018-2019 Classes/Fall 2018/CS M152B/SJD/Lab0_2018/counter_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module counter
Compiling module first_counter_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/sahil/Desktop/UCLAThings/2018-2019 Classes/Fall 2018/CS M152B/SJD/Lab0_2018/first_counter_tb_isim_beh.exe
Fuse Memory Usage: 28712 KB
Fuse CPU Usage: 640 ms
