#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x59dba05e5b30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59dba05cecf0 .scope module, "thiele_cpu_tb" "thiele_cpu_tb" 3 12;
 .timescale -9 -12;
v0x59dba060caa0_0 .net *"_ivl_3", 29 0, L_0x59dba061f2c0;  1 drivers
v0x59dba060cba0_0 .net "cert_addr", 31 0, L_0x59dba05e4390;  1 drivers
v0x59dba060cc60_0 .var "clk", 0 0;
v0x59dba060cd00 .array "data_memory", 255 0, 31 0;
v0x59dba060cda0_0 .net "error_code", 31 0, L_0x59dba060e2c0;  1 drivers
v0x59dba060ce40_0 .var/i "i", 31 0;
v0x59dba060cee0_0 .net "info_gain", 31 0, L_0x59dba060e540;  1 drivers
v0x59dba060cfa0 .array "instr_memory", 255 0, 31 0;
v0x59dba060d040_0 .var "logic_ack", 0 0;
v0x59dba060d110_0 .net "logic_addr", 31 0, L_0x59dba061e9f0;  1 drivers
v0x59dba060d1e0_0 .var "logic_data", 31 0;
v0x59dba060d2b0_0 .net "logic_req", 0 0, L_0x59dba060e650;  1 drivers
v0x59dba060d380_0 .net "mdl_ops", 31 0, L_0x59dba060e480;  1 drivers
v0x59dba060d450_0 .net "mem_addr", 31 0, L_0x59dba061ef80;  1 drivers
L_0x7db7394ba1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x59dba060d520_0 .net "mem_en", 0 0, L_0x7db7394ba1c8;  1 drivers
v0x59dba060d5f0_0 .var "mem_rdata", 31 0;
L_0x7db7394ba138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59dba060d6c0_0 .net "mem_wdata", 31 0, L_0x7db7394ba138;  1 drivers
L_0x7db7394ba180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59dba060d790_0 .net "mem_we", 0 0, L_0x7db7394ba180;  1 drivers
v0x59dba060d860_0 .net "partition_ops", 31 0, L_0x59dba060e380;  1 drivers
v0x59dba060d930_0 .net "pc", 31 0, L_0x59dba05e3490;  1 drivers
v0x59dba060da00_0 .var "py_ack", 0 0;
v0x59dba060dad0_0 .net "py_code_addr", 31 0, L_0x59dba061ee40;  1 drivers
v0x59dba060dba0_0 .net "py_req", 0 0, L_0x59dba061eb70;  1 drivers
v0x59dba060dc70_0 .var "py_result", 31 0;
v0x59dba060dd40_0 .var "rst_n", 0 0;
v0x59dba060de10_0 .net "status", 31 0, L_0x59dba060e1d0;  1 drivers
E_0x59dba059b310 .event posedge, v0x59dba0609840_0;
E_0x59dba05438c0 .event anyedge, v0x59dba060b700_0;
L_0x59dba061f1d0 .array/port v0x59dba060cfa0, L_0x59dba061f2c0;
L_0x59dba061f2c0 .part L_0x59dba05e3490, 2, 30;
S_0x59dba05c9e40 .scope module, "dut" "thiele_cpu" 3 62, 4 24 0, S_0x59dba05cecf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "cert_addr";
    .port_info 3 /OUTPUT 32 "status";
    .port_info 4 /OUTPUT 32 "error_code";
    .port_info 5 /OUTPUT 32 "partition_ops";
    .port_info 6 /OUTPUT 32 "mdl_ops";
    .port_info 7 /OUTPUT 32 "info_gain";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /OUTPUT 32 "mem_wdata";
    .port_info 10 /INPUT 32 "mem_rdata";
    .port_info 11 /OUTPUT 1 "mem_we";
    .port_info 12 /OUTPUT 1 "mem_en";
    .port_info 13 /OUTPUT 1 "logic_req";
    .port_info 14 /OUTPUT 32 "logic_addr";
    .port_info 15 /INPUT 1 "logic_ack";
    .port_info 16 /INPUT 32 "logic_data";
    .port_info 17 /OUTPUT 1 "py_req";
    .port_info 18 /OUTPUT 32 "py_code_addr";
    .port_info 19 /INPUT 1 "py_ack";
    .port_info 20 /INPUT 32 "py_result";
    .port_info 21 /INPUT 32 "instr_data";
    .port_info 22 /OUTPUT 32 "pc";
P_0x59dba05ea7e0 .param/l "CSR_CERT_ADDR" 1 4 84, C4<00000000>;
P_0x59dba05ea820 .param/l "CSR_ERROR" 1 4 86, C4<00000010>;
P_0x59dba05ea860 .param/l "CSR_INFO_GAIN" 1 4 89, C4<00000101>;
P_0x59dba05ea8a0 .param/l "CSR_MDL_OPS" 1 4 88, C4<00000100>;
P_0x59dba05ea8e0 .param/l "CSR_PARTITION_OPS" 1 4 87, C4<00000011>;
P_0x59dba05ea920 .param/l "CSR_STATUS" 1 4 85, C4<00000001>;
P_0x59dba05ea960 .param/l "MAX_MU" 1 4 66, C4<11111111111111111111111111111111>;
P_0x59dba05ea9a0 .param/l "NUM_MODULES" 1 4 64, +C4<00000000000000000000000001000000>;
P_0x59dba05ea9e0 .param/l "OPCODE_EMIT" 1 4 75, C4<00001110>;
P_0x59dba05eaa20 .param/l "OPCODE_LASSERT" 1 4 72, C4<00000011>;
P_0x59dba05eaa60 .param/l "OPCODE_LJOIN" 1 4 73, C4<00000100>;
P_0x59dba05eaaa0 .param/l "OPCODE_MDLACC" 1 4 74, C4<00000101>;
P_0x59dba05eaae0 .param/l "OPCODE_PMERGE" 1 4 71, C4<00000010>;
P_0x59dba05eab20 .param/l "OPCODE_PNEW" 1 4 69, C4<00000000>;
P_0x59dba05eab60 .param/l "OPCODE_PSPLIT" 1 4 70, C4<00000001>;
P_0x59dba05eaba0 .param/l "OPCODE_PYEXEC" 1 4 77, C4<00001000>;
P_0x59dba05eabe0 .param/l "OPCODE_XFER" 1 4 76, C4<00000111>;
P_0x59dba05eac20 .param/l "OPCODE_XOR_ADD" 1 4 79, C4<00001011>;
P_0x59dba05eac60 .param/l "OPCODE_XOR_LOAD" 1 4 78, C4<00001010>;
P_0x59dba05eaca0 .param/l "OPCODE_XOR_RANK" 1 4 81, C4<00001101>;
P_0x59dba05eace0 .param/l "OPCODE_XOR_SWAP" 1 4 80, C4<00001100>;
P_0x59dba05ead20 .param/l "REGION_SIZE" 1 4 65, +C4<00000000000000000000010000000000>;
P_0x59dba05ead60 .param/l "STATE_COMPLETE" 1 4 140, C4<0110>;
P_0x59dba05eada0 .param/l "STATE_DECODE" 1 4 135, C4<0001>;
P_0x59dba05eade0 .param/l "STATE_EXECUTE" 1 4 136, C4<0010>;
P_0x59dba05eae20 .param/l "STATE_FETCH" 1 4 134, C4<0000>;
P_0x59dba05eae60 .param/l "STATE_LOGIC" 1 4 138, C4<0100>;
P_0x59dba05eaea0 .param/l "STATE_MEMORY" 1 4 137, C4<0011>;
P_0x59dba05eaee0 .param/l "STATE_PYTHON" 1 4 139, C4<0101>;
L_0x59dba05e3490 .functor BUFZ 32, v0x59dba060b7e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59dba05e3bc0 .functor BUFZ 32, L_0x59dba061f1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59dba05e4390 .functor BUFZ 32, v0x59dba0609900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59dba060e1d0 .functor BUFZ 32, v0x59dba0609ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59dba060e2c0 .functor BUFZ 32, v0x59dba06099e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59dba060e380 .functor BUFZ 32, v0x59dba060b620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59dba060e480 .functor BUFZ 32, v0x59dba060a960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59dba060e540 .functor BUFZ 32, v0x59dba060a1c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59dba061ef80 .functor BUFZ 32, v0x59dba060b7e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7db7394ba018 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x59dba06091d0_0 .net/2u *"_ivl_22", 3 0, L_0x7db7394ba018;  1 drivers
L_0x7db7394ba060 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59dba06092d0_0 .net/2u *"_ivl_26", 23 0, L_0x7db7394ba060;  1 drivers
v0x59dba06093b0_0 .net *"_ivl_28", 39 0, L_0x59dba061e800;  1 drivers
L_0x7db7394ba0a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x59dba0609470_0 .net/2u *"_ivl_32", 3 0, L_0x7db7394ba0a8;  1 drivers
L_0x7db7394ba0f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59dba0609550_0 .net/2u *"_ivl_36", 23 0, L_0x7db7394ba0f0;  1 drivers
v0x59dba0609680_0 .net *"_ivl_38", 39 0, L_0x59dba061ed00;  1 drivers
v0x59dba0609760_0 .net "cert_addr", 31 0, L_0x59dba05e4390;  alias, 1 drivers
v0x59dba0609840_0 .net "clk", 0 0, v0x59dba060cc60_0;  1 drivers
v0x59dba0609900_0 .var "csr_cert_addr", 31 0;
v0x59dba06099e0_0 .var "csr_error", 31 0;
v0x59dba0609ac0_0 .var "csr_status", 31 0;
v0x59dba0609ba0_0 .net "current_instr", 31 0, L_0x59dba05e3bc0;  1 drivers
v0x59dba0609c80_0 .var "current_module", 5 0;
v0x59dba0609d60_0 .var/i "dest_size", 31 0;
v0x59dba0609e40_0 .net "error_code", 31 0, L_0x59dba060e2c0;  alias, 1 drivers
v0x59dba0609f20_0 .var/i "even_count", 31 0;
v0x59dba060a000_0 .var/i "i", 31 0;
v0x59dba060a0e0_0 .net "info_gain", 31 0, L_0x59dba060e540;  alias, 1 drivers
v0x59dba060a1c0_0 .var "info_gain_counter", 31 0;
v0x59dba060a2a0_0 .net "instr_data", 31 0, L_0x59dba061f1d0;  1 drivers
v0x59dba060a380_0 .var/i "j", 31 0;
v0x59dba060a460_0 .net "logic_ack", 0 0, v0x59dba060d040_0;  1 drivers
v0x59dba060a520_0 .net "logic_addr", 31 0, L_0x59dba061e9f0;  alias, 1 drivers
v0x59dba060a600_0 .net "logic_data", 31 0, v0x59dba060d1e0_0;  1 drivers
v0x59dba060a6e0_0 .net "logic_req", 0 0, L_0x59dba060e650;  alias, 1 drivers
v0x59dba060a7a0_0 .var/i "mdl_cost", 31 0;
v0x59dba060a880_0 .net "mdl_ops", 31 0, L_0x59dba060e480;  alias, 1 drivers
v0x59dba060a960_0 .var "mdl_ops_counter", 31 0;
v0x59dba060aa40_0 .net "mem_addr", 31 0, L_0x59dba061ef80;  alias, 1 drivers
v0x59dba060ab20_0 .net "mem_en", 0 0, L_0x7db7394ba1c8;  alias, 1 drivers
v0x59dba060abe0_0 .net "mem_rdata", 31 0, v0x59dba060d5f0_0;  1 drivers
v0x59dba060acc0_0 .net "mem_wdata", 31 0, L_0x7db7394ba138;  alias, 1 drivers
v0x59dba060ada0_0 .net "mem_we", 0 0, L_0x7db7394ba180;  alias, 1 drivers
v0x59dba060ae60_0 .var/i "module_size", 31 0;
v0x59dba060af40 .array "module_table", 63 0, 31 0;
v0x59dba060b000_0 .var "mu_accumulator", 31 0;
v0x59dba060b0e0_0 .var "next_module_id", 5 0;
v0x59dba060b1c0_0 .var/i "odd_count", 31 0;
v0x59dba060b2a0_0 .net "opcode", 7 0, L_0x59dba060df40;  1 drivers
v0x59dba060b380_0 .net "operand_a", 7 0, L_0x59dba060e060;  1 drivers
v0x59dba060b460_0 .net "operand_b", 7 0, L_0x59dba060e100;  1 drivers
v0x59dba060b540_0 .net "partition_ops", 31 0, L_0x59dba060e380;  alias, 1 drivers
v0x59dba060b620_0 .var "partition_ops_counter", 31 0;
v0x59dba060b700_0 .net "pc", 31 0, L_0x59dba05e3490;  alias, 1 drivers
v0x59dba060b7e0_0 .var "pc_reg", 31 0;
v0x59dba060b8c0_0 .net "py_ack", 0 0, v0x59dba060da00_0;  1 drivers
v0x59dba060b980_0 .net "py_code_addr", 31 0, L_0x59dba061ee40;  alias, 1 drivers
v0x59dba060ba60_0 .net "py_req", 0 0, L_0x59dba061eb70;  alias, 1 drivers
v0x59dba060bb20_0 .net "py_result", 31 0, v0x59dba060dc70_0;  1 drivers
v0x59dba060bc00_0 .var/i "region_size", 31 0;
v0x59dba060bce0 .array "region_table", 65535 0, 31 0;
v0x59dba060bda0_0 .net "rst_n", 0 0, v0x59dba060dd40_0;  1 drivers
v0x59dba060be60_0 .var/i "size_a", 31 0;
v0x59dba060bf40_0 .var/i "size_b", 31 0;
v0x59dba060c020_0 .var/i "src_size", 31 0;
v0x59dba060c100_0 .var "state", 3 0;
v0x59dba060c1e0_0 .net "status", 31 0, L_0x59dba060e1d0;  alias, 1 drivers
v0x59dba060c2c0_0 .var/i "temp_size", 31 0;
v0x59dba060c3a0_0 .var/i "total_size", 31 0;
v0x59dba060c480_0 .var "xor_cols", 5 0;
v0x59dba060c560 .array "xor_matrix", 23 0, 31 0;
v0x59dba060c620 .array "xor_parity", 3 0, 31 0;
v0x59dba060c6e0_0 .var "xor_rows", 5 0;
E_0x59dba05e8ea0/0 .event negedge, v0x59dba060bda0_0;
E_0x59dba05e8ea0/1 .event posedge, v0x59dba0609840_0;
E_0x59dba05e8ea0 .event/or E_0x59dba05e8ea0/0, E_0x59dba05e8ea0/1;
L_0x59dba060df40 .part L_0x59dba05e3bc0, 24, 8;
L_0x59dba060e060 .part L_0x59dba05e3bc0, 16, 8;
L_0x59dba060e100 .part L_0x59dba05e3bc0, 8, 8;
L_0x59dba060e650 .cmp/eq 4, v0x59dba060c100_0, L_0x7db7394ba018;
L_0x59dba061e800 .concat [ 8 8 24 0], L_0x59dba060e100, L_0x59dba060e060, L_0x7db7394ba060;
L_0x59dba061e9f0 .part L_0x59dba061e800, 0, 32;
L_0x59dba061eb70 .cmp/eq 4, v0x59dba060c100_0, L_0x7db7394ba0a8;
L_0x59dba061ed00 .concat [ 8 8 24 0], L_0x59dba060e100, L_0x59dba060e060, L_0x7db7394ba0f0;
L_0x59dba061ee40 .part L_0x59dba061ed00, 0, 32;
S_0x59dba05ca8f0 .scope task, "execute_emit" "execute_emit" 4 468, 4 468 0, S_0x59dba05c9e40;
 .timescale -9 -12;
v0x59dba05e35b0_0 .var "value_a", 7 0;
v0x59dba05e3d20_0 .var "value_b", 7 0;
TD_thiele_cpu_tb.dut.execute_emit ;
    %load/vec4 v0x59dba05e35b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x59dba05e3d20_0;
    %pad/u 32;
    %assign/vec4 v0x59dba060a1c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x59dba060a1c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59dba060a1c0_0, 0;
T_0.1 ;
    %load/vec4 v0x59dba05e35b0_0;
    %load/vec4 v0x59dba05e3d20_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %end;
S_0x59dba06064f0 .scope task, "execute_ljoin" "execute_ljoin" 4 425, 4 425 0, S_0x59dba05c9e40;
 .timescale -9 -12;
v0x59dba05e44f0_0 .var "cert_a", 7 0;
v0x59dba0606750_0 .var "cert_b", 7 0;
TD_thiele_cpu_tb.dut.execute_ljoin ;
    %load/vec4 v0x59dba05e44f0_0;
    %load/vec4 v0x59dba0606750_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x59dba0609900_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %end;
S_0x59dba0606830 .scope task, "execute_mdlacc" "execute_mdlacc" 4 436, 4 436 0, S_0x59dba05c9e40;
 .timescale -9 -12;
v0x59dba0606a10_0 .var "module_id", 7 0;
TD_thiele_cpu_tb.dut.execute_mdlacc ;
    %load/vec4 v0x59dba0606a10_0;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_2.2, 5;
    %ix/getv 4, v0x59dba0606a10_0;
    %load/vec4a v0x59dba060af40, 4;
    %store/vec4 v0x59dba060ae60_0, 0, 32;
    %load/vec4 v0x59dba060ae60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba060a7a0_0, 0, 32;
    %load/vec4 v0x59dba060ae60_0;
    %store/vec4 v0x59dba060c2c0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x59dba060c2c0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x59dba060c2c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x59dba060c2c0_0, 0, 32;
    %load/vec4 v0x59dba060a7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba060a7a0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba060a7a0_0, 0, 32;
T_2.5 ;
    %load/vec4 v0x59dba060b000_0;
    %load/vec4 v0x59dba060a7a0_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x59dba060b000_0;
    %load/vec4 v0x59dba060a7a0_0;
    %add;
    %assign/vec4 v0x59dba060b000_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %load/vec4 v0x59dba060a960_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59dba060a960_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x59dba06099e0_0, 0;
T_2.9 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x59dba06099e0_0, 0;
T_2.3 ;
    %end;
S_0x59dba0606af0 .scope task, "execute_pmerge" "execute_pmerge" 4 385, 4 385 0, S_0x59dba05c9e40;
 .timescale -9 -12;
v0x59dba0606cd0_0 .var "module_a", 7 0;
v0x59dba0606dd0_0 .var "module_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pmerge ;
    %load/vec4 v0x59dba0606cd0_0;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.13, 5;
    %load/vec4 v0x59dba0606dd0_0;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x59dba0606cd0_0;
    %load/vec4 v0x59dba0606dd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %ix/getv 4, v0x59dba0606cd0_0;
    %load/vec4a v0x59dba060af40, 4;
    %store/vec4 v0x59dba060be60_0, 0, 32;
    %ix/getv 4, v0x59dba0606dd0_0;
    %load/vec4a v0x59dba060af40, 4;
    %store/vec4 v0x59dba060bf40_0, 0, 32;
    %load/vec4 v0x59dba060be60_0;
    %load/vec4 v0x59dba060bf40_0;
    %add;
    %store/vec4 v0x59dba060c3a0_0, 0, 32;
    %load/vec4 v0x59dba060c3a0_0;
    %cmpi/s 1024, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.14, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba060a000_0, 0, 32;
T_3.16 ;
    %load/vec4 v0x59dba060a000_0;
    %load/vec4 v0x59dba060be60_0;
    %cmp/s;
    %jmp/0xz T_3.17, 5;
    %load/vec4 v0x59dba0606cd0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x59dba060a000_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59dba060bce0, 4;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x59dba060a000_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060bce0, 0, 4;
    %load/vec4 v0x59dba060a000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba060a000_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba060a000_0, 0, 32;
T_3.18 ;
    %load/vec4 v0x59dba060a000_0;
    %load/vec4 v0x59dba060bf40_0;
    %cmp/s;
    %jmp/0xz T_3.19, 5;
    %load/vec4 v0x59dba0606dd0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x59dba060a000_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59dba060bce0, 4;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x59dba060a000_0;
    %load/vec4 v0x59dba060be60_0;
    %add;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060bce0, 0, 4;
    %load/vec4 v0x59dba060a000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba060a000_0, 0, 32;
    %jmp T_3.18;
T_3.19 ;
    %load/vec4 v0x59dba060c3a0_0;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060af40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x59dba0606cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060af40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x59dba0606dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060af40, 0, 4;
    %load/vec4 v0x59dba060b0e0_0;
    %assign/vec4 v0x59dba0609c80_0, 0;
    %load/vec4 v0x59dba060b0e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x59dba060b0e0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %load/vec4 v0x59dba060b620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59dba060b620_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x59dba06099e0_0, 0;
T_3.15 ;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x59dba06099e0_0, 0;
T_3.11 ;
    %end;
S_0x59dba0606eb0 .scope task, "execute_pnew" "execute_pnew" 4 326, 4 326 0, S_0x59dba05c9e40;
 .timescale -9 -12;
v0x59dba06070e0_0 .var "region_spec_a", 7 0;
v0x59dba06071e0_0 .var "region_spec_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pnew ;
    %load/vec4 v0x59dba06070e0_0;
    %pad/u 32;
    %muli 256, 0, 32;
    %load/vec4 v0x59dba06071e0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x59dba060bc00_0, 0, 32;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_4.20, 5;
    %load/vec4 v0x59dba060bc00_0;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060af40, 0, 4;
    %load/vec4 v0x59dba060b0e0_0;
    %assign/vec4 v0x59dba0609c80_0, 0;
    %load/vec4 v0x59dba060b0e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x59dba060b0e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba060a000_0, 0, 32;
T_4.22 ;
    %load/vec4 v0x59dba060a000_0;
    %load/vec4 v0x59dba060bc00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_4.24, 5;
    %load/vec4 v0x59dba060a000_0;
    %cmpi/s 1024, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.24;
    %flag_set/vec4 8;
    %jmp/0xz T_4.23, 8;
    %load/vec4 v0x59dba060a000_0;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x59dba060a000_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060bce0, 0, 4;
    %load/vec4 v0x59dba060a000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba060a000_0, 0, 32;
    %jmp T_4.22;
T_4.23 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %load/vec4 v0x59dba060b620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59dba060b620_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x59dba06099e0_0, 0;
T_4.21 ;
    %end;
S_0x59dba06072c0 .scope task, "execute_psplit" "execute_psplit" 4 351, 4 351 0, S_0x59dba05c9e40;
 .timescale -9 -12;
v0x59dba06074a0_0 .var "module_id", 7 0;
v0x59dba06075a0_0 .var "predicate", 7 0;
TD_thiele_cpu_tb.dut.execute_psplit ;
    %load/vec4 v0x59dba06074a0_0;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_5.27, 5;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %ix/getv 4, v0x59dba06074a0_0;
    %load/vec4a v0x59dba060af40, 4;
    %store/vec4 v0x59dba060bc00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba0609f20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba060b1c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba060a000_0, 0, 32;
T_5.28 ;
    %load/vec4 v0x59dba060a000_0;
    %load/vec4 v0x59dba060bc00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_5.30, 5;
    %load/vec4 v0x59dba060a000_0;
    %cmpi/s 1024, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.30;
    %flag_set/vec4 8;
    %jmp/0xz T_5.29, 8;
    %load/vec4 v0x59dba06074a0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x59dba060a000_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59dba060bce0, 4;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.31, 4;
    %load/vec4 v0x59dba06074a0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x59dba060a000_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59dba060bce0, 4;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x59dba0609f20_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060bce0, 0, 4;
    %load/vec4 v0x59dba0609f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba0609f20_0, 0, 32;
    %jmp T_5.32;
T_5.31 ;
    %load/vec4 v0x59dba06074a0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x59dba060a000_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59dba060bce0, 4;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x59dba060b1c0_0;
    %pad/s 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060bce0, 0, 4;
    %load/vec4 v0x59dba060b1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba060b1c0_0, 0, 32;
T_5.32 ;
    %load/vec4 v0x59dba060a000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba060a000_0, 0, 32;
    %jmp T_5.28;
T_5.29 ;
    %load/vec4 v0x59dba0609f20_0;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060af40, 0, 4;
    %load/vec4 v0x59dba060b1c0_0;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060af40, 0, 4;
    %load/vec4 v0x59dba060b0e0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x59dba060b0e0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %load/vec4 v0x59dba060b620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59dba060b620_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x59dba06099e0_0, 0;
T_5.26 ;
    %end;
S_0x59dba0607680 .scope task, "execute_xfer" "execute_xfer" 4 482, 4 482 0, S_0x59dba05c9e40;
 .timescale -9 -12;
v0x59dba0607860_0 .var "dest", 7 0;
v0x59dba0607960_0 .var "src", 7 0;
TD_thiele_cpu_tb.dut.execute_xfer ;
    %load/vec4 v0x59dba0607960_0;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_6.35, 5;
    %load/vec4 v0x59dba0607860_0;
    %load/vec4 v0x59dba060b0e0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.33, 8;
    %ix/getv 4, v0x59dba0607960_0;
    %load/vec4a v0x59dba060af40, 4;
    %store/vec4 v0x59dba060c020_0, 0, 32;
    %ix/getv 4, v0x59dba0607860_0;
    %load/vec4a v0x59dba060af40, 4;
    %store/vec4 v0x59dba0609d60_0, 0, 32;
    %load/vec4 v0x59dba060c020_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.38, 5;
    %load/vec4 v0x59dba0609d60_0;
    %cmpi/s 1024, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.36, 8;
    %load/vec4 v0x59dba0607960_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %ix/vec4 4;
    %load/vec4a v0x59dba060bce0, 4;
    %load/vec4 v0x59dba0607860_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x59dba0609d60_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060bce0, 0, 4;
    %load/vec4 v0x59dba0609d60_0;
    %addi 1, 0, 32;
    %ix/getv 3, v0x59dba0607860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060af40, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %jmp T_6.37;
T_6.36 ;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x59dba06099e0_0, 0;
T_6.37 ;
    %jmp T_6.34;
T_6.33 ;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x59dba06099e0_0, 0;
T_6.34 ;
    %end;
S_0x59dba0607a40 .scope task, "execute_xor_add" "execute_xor_add" 4 521, 4 521 0, S_0x59dba05c9e40;
 .timescale -9 -12;
v0x59dba0607f20_0 .var "source_row", 7 0;
v0x59dba0608020_0 .var "target_row", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_add ;
    %fork t_1, S_0x59dba0607c20;
    %jmp t_0;
    .scope S_0x59dba0607c20;
t_1 ;
    %load/vec4 v0x59dba0608020_0;
    %load/vec4 v0x59dba060c6e0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_7.41, 5;
    %load/vec4 v0x59dba0607f20_0;
    %load/vec4 v0x59dba060c6e0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_7.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.39, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba0607e20_0, 0, 32;
T_7.42 ;
    %load/vec4 v0x59dba0607e20_0;
    %load/vec4 v0x59dba060c480_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.43, 5;
    %load/vec4 v0x59dba0608020_0;
    %pad/u 32;
    %load/vec4 v0x59dba060c480_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x59dba0607e20_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59dba060c560, 4;
    %load/vec4 v0x59dba0607f20_0;
    %pad/u 32;
    %load/vec4 v0x59dba060c480_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x59dba0607e20_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59dba060c560, 4;
    %xor;
    %load/vec4 v0x59dba0608020_0;
    %pad/u 32;
    %load/vec4 v0x59dba060c480_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x59dba0607e20_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %load/vec4 v0x59dba0607e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba0607e20_0, 0, 32;
    %jmp T_7.42;
T_7.43 ;
    %ix/getv 4, v0x59dba0608020_0;
    %load/vec4a v0x59dba060c620, 4;
    %ix/getv 4, v0x59dba0607f20_0;
    %load/vec4a v0x59dba060c620, 4;
    %xor;
    %ix/getv 3, v0x59dba0608020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c620, 0, 4;
    %load/vec4 v0x59dba060b620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59dba060b620_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %jmp T_7.40;
T_7.39 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x59dba06099e0_0, 0;
T_7.40 ;
    %end;
    .scope S_0x59dba0607a40;
t_0 %join;
    %end;
S_0x59dba0607c20 .scope begin, "$unm_blk_62" "$unm_blk_62" 4 524, 4 524 0, S_0x59dba0607a40;
 .timescale -9 -12;
v0x59dba0607e20_0 .var/i "i", 31 0;
S_0x59dba0608100 .scope task, "execute_xor_load" "execute_xor_load" 4 509, 4 509 0, S_0x59dba05c9e40;
 .timescale -9 -12;
v0x59dba06082e0_0 .var "data_high", 7 0;
v0x59dba06083e0_0 .var "row", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_load ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %end;
S_0x59dba06084c0 .scope task, "execute_xor_rank" "execute_xor_rank" 4 564, 4 564 0, S_0x59dba05c9e40;
 .timescale -9 -12;
TD_thiele_cpu_tb.dut.execute_xor_rank ;
    %fork t_3, S_0x59dba0608650;
    %jmp t_2;
    .scope S_0x59dba0608650;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba0608850_0, 0, 32;
T_9.44 ;
    %load/vec4 v0x59dba0608850_0;
    %load/vec4 v0x59dba060c6e0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_9.45, 5;
    %load/vec4 v0x59dba0608850_0;
    %load/vec4 v0x59dba060c480_0;
    %pad/u 32;
    %mul;
    %ix/vec4 4;
    %load/vec4a v0x59dba060c560, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.46, 4;
    %load/vec4 v0x59dba0608950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba0608950_0, 0, 32;
T_9.46 ;
    %load/vec4 v0x59dba0608850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba0608850_0, 0, 32;
    %jmp T_9.44;
T_9.45 ;
    %load/vec4 v0x59dba0608950_0;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %end;
    .scope S_0x59dba06084c0;
t_2 %join;
    %end;
S_0x59dba0608650 .scope begin, "$unm_blk_70" "$unm_blk_70" 4 565, 4 565 0, S_0x59dba06084c0;
 .timescale -9 -12;
v0x59dba0608850_0 .var/i "i", 31 0;
v0x59dba0608950_0 .var/i "rank", 31 0;
S_0x59dba0608a30 .scope task, "execute_xor_swap" "execute_xor_swap" 4 540, 4 540 0, S_0x59dba05c9e40;
 .timescale -9 -12;
v0x59dba0608ff0_0 .var "row1", 7 0;
v0x59dba06090f0_0 .var "row2", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_swap ;
    %fork t_5, S_0x59dba0608c10;
    %jmp t_4;
    .scope S_0x59dba0608c10;
t_5 ;
    %load/vec4 v0x59dba0608ff0_0;
    %load/vec4 v0x59dba060c6e0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_10.50, 5;
    %load/vec4 v0x59dba06090f0_0;
    %load/vec4 v0x59dba060c6e0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_10.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.48, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba0608e10_0, 0, 32;
T_10.51 ;
    %load/vec4 v0x59dba0608e10_0;
    %load/vec4 v0x59dba060c480_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_10.52, 5;
    %load/vec4 v0x59dba0608ff0_0;
    %pad/u 32;
    %load/vec4 v0x59dba060c480_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x59dba0608e10_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59dba060c560, 4;
    %store/vec4 v0x59dba0608f10_0, 0, 32;
    %load/vec4 v0x59dba06090f0_0;
    %pad/u 32;
    %load/vec4 v0x59dba060c480_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x59dba0608e10_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x59dba060c560, 4;
    %load/vec4 v0x59dba0608ff0_0;
    %pad/u 32;
    %load/vec4 v0x59dba060c480_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x59dba0608e10_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %load/vec4 v0x59dba0608f10_0;
    %load/vec4 v0x59dba06090f0_0;
    %pad/u 32;
    %load/vec4 v0x59dba060c480_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x59dba0608e10_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %load/vec4 v0x59dba0608e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba0608e10_0, 0, 32;
    %jmp T_10.51;
T_10.52 ;
    %ix/getv 4, v0x59dba0608ff0_0;
    %load/vec4a v0x59dba060c620, 4;
    %store/vec4 v0x59dba0608f10_0, 0, 32;
    %ix/getv 4, v0x59dba06090f0_0;
    %load/vec4a v0x59dba060c620, 4;
    %ix/getv 3, v0x59dba0608ff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c620, 0, 4;
    %load/vec4 v0x59dba0608f10_0;
    %ix/getv 3, v0x59dba06090f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c620, 0, 4;
    %load/vec4 v0x59dba060b620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59dba060b620_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %jmp T_10.49;
T_10.48 ;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x59dba06099e0_0, 0;
T_10.49 ;
    %end;
    .scope S_0x59dba0608a30;
t_4 %join;
    %end;
S_0x59dba0608c10 .scope begin, "$unm_blk_66" "$unm_blk_66" 4 543, 4 543 0, S_0x59dba0608a30;
 .timescale -9 -12;
v0x59dba0608e10_0 .var/i "i", 31 0;
v0x59dba0608f10_0 .var "temp", 31 0;
    .scope S_0x59dba0608650;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba0608950_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_0x59dba05c9e40;
T_12 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x59dba060c6e0_0, 0, 6;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x59dba060c480_0, 0, 6;
    %end;
    .thread T_12, $init;
    .scope S_0x59dba05c9e40;
T_13 ;
    %wait E_0x59dba05e8ea0;
    %load/vec4 v0x59dba060bda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59dba0609900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59dba06099e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59dba060b000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59dba060b620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59dba060a960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59dba060a1c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59dba0609c80_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x59dba060b0e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba060a000_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x59dba060a000_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x59dba060a000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060af40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba060a380_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x59dba060a380_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x59dba060a000_0;
    %pad/s 43;
    %pad/s 53;
    %muli 1024, 0, 53;
    %pad/s 54;
    %load/vec4 v0x59dba060a380_0;
    %pad/s 54;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060bce0, 0, 4;
    %load/vec4 v0x59dba060a380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba060a380_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %load/vec4 v0x59dba060a000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba060a000_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c620, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060c620, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x59dba060c100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.12;
T_13.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.12;
T_13.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.12;
T_13.8 ;
    %load/vec4 v0x59dba060b2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x59dba06099e0_0, 0;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.13 ;
    %load/vec4 v0x59dba060b380_0;
    %store/vec4 v0x59dba06070e0_0, 0, 8;
    %load/vec4 v0x59dba060b460_0;
    %store/vec4 v0x59dba06071e0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pnew, S_0x59dba0606eb0;
    %join;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.14 ;
    %load/vec4 v0x59dba060b380_0;
    %store/vec4 v0x59dba06074a0_0, 0, 8;
    %load/vec4 v0x59dba060b460_0;
    %store/vec4 v0x59dba06075a0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_psplit, S_0x59dba06072c0;
    %join;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.15 ;
    %load/vec4 v0x59dba060b380_0;
    %store/vec4 v0x59dba0606cd0_0, 0, 8;
    %load/vec4 v0x59dba060b460_0;
    %store/vec4 v0x59dba0606dd0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pmerge, S_0x59dba0606af0;
    %join;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.17 ;
    %load/vec4 v0x59dba060b380_0;
    %store/vec4 v0x59dba05e44f0_0, 0, 8;
    %load/vec4 v0x59dba060b460_0;
    %store/vec4 v0x59dba0606750_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_ljoin, S_0x59dba06064f0;
    %join;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.18 ;
    %load/vec4 v0x59dba060b380_0;
    %store/vec4 v0x59dba05e35b0_0, 0, 8;
    %load/vec4 v0x59dba060b460_0;
    %store/vec4 v0x59dba05e3d20_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_emit, S_0x59dba05ca8f0;
    %join;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.19 ;
    %load/vec4 v0x59dba060b380_0;
    %store/vec4 v0x59dba0607960_0, 0, 8;
    %load/vec4 v0x59dba060b460_0;
    %store/vec4 v0x59dba0607860_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xfer, S_0x59dba0607680;
    %join;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.21 ;
    %load/vec4 v0x59dba060b380_0;
    %store/vec4 v0x59dba06083e0_0, 0, 8;
    %load/vec4 v0x59dba060b460_0;
    %store/vec4 v0x59dba06082e0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_load, S_0x59dba0608100;
    %join;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.22 ;
    %load/vec4 v0x59dba060b380_0;
    %store/vec4 v0x59dba0608020_0, 0, 8;
    %load/vec4 v0x59dba060b460_0;
    %store/vec4 v0x59dba0607f20_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_add, S_0x59dba0607a40;
    %join;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.23 ;
    %load/vec4 v0x59dba060b380_0;
    %store/vec4 v0x59dba0608ff0_0, 0, 8;
    %load/vec4 v0x59dba060b460_0;
    %store/vec4 v0x59dba06090f0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_swap, S_0x59dba0608a30;
    %join;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.24 ;
    %fork TD_thiele_cpu_tb.dut.execute_xor_rank, S_0x59dba06084c0;
    %join;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
    %jmp T_13.26;
T_13.26 ;
    %pop/vec4 1;
    %jmp T_13.12;
T_13.9 ;
    %load/vec4 v0x59dba060a460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %load/vec4 v0x59dba060a600_0;
    %assign/vec4 v0x59dba0609900_0, 0;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
T_13.27 ;
    %jmp T_13.12;
T_13.10 ;
    %load/vec4 v0x59dba060b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %load/vec4 v0x59dba060bb20_0;
    %assign/vec4 v0x59dba0609ac0_0, 0;
    %load/vec4 v0x59dba060b7e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x59dba060b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59dba060c100_0, 0;
T_13.29 ;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x59dba05cecf0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59dba060cc60_0, 0, 1;
T_14.0 ;
    %delay 5000, 0;
    %load/vec4 v0x59dba060cc60_0;
    %inv;
    %store/vec4 v0x59dba060cc60_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x59dba05cecf0;
T_15 ;
    %pushi/vec4 184745984, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cfa0, 4, 0;
    %pushi/vec4 184746240, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cfa0, 4, 0;
    %pushi/vec4 184746496, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cfa0, 4, 0;
    %pushi/vec4 184550144, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cfa0, 4, 0;
    %pushi/vec4 184615680, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cfa0, 4, 0;
    %pushi/vec4 184681216, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cfa0, 4, 0;
    %pushi/vec4 184745984, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cfa0, 4, 0;
    %pushi/vec4 184615424, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cfa0, 4, 0;
    %pushi/vec4 234882560, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cfa0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cfa0, 4, 0;
    %pushi/vec4 41, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cd00, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cd00, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cd00, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cd00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cd00, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cd00, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cd00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59dba060cd00, 4, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x59dba060ce40_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x59dba060ce40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x59dba060ce40_0;
    %store/vec4a v0x59dba060cfa0, 4, 0;
    %load/vec4 v0x59dba060ce40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba060ce40_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba060ce40_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x59dba060ce40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v0x59dba060ce40_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.12, 4;
    %load/vec4 v0x59dba060ce40_0;
    %pushi/vec4 6, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.12;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_15.11, 14;
    %load/vec4 v0x59dba060ce40_0;
    %pushi/vec4 12, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.11;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_15.10, 13;
    %load/vec4 v0x59dba060ce40_0;
    %pushi/vec4 18, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_15.9, 12;
    %load/vec4 v0x59dba060ce40_0;
    %pushi/vec4 24, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_15.8, 11;
    %load/vec4 v0x59dba060ce40_0;
    %pushi/vec4 25, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.7, 10;
    %load/vec4 v0x59dba060ce40_0;
    %pushi/vec4 26, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.6, 9;
    %load/vec4 v0x59dba060ce40_0;
    %pushi/vec4 27, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x59dba060ce40_0;
    %store/vec4a v0x59dba060cd00, 4, 0;
T_15.4 ;
    %load/vec4 v0x59dba060ce40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59dba060ce40_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .thread T_15;
    .scope S_0x59dba05cecf0;
T_16 ;
    %wait E_0x59dba059b310;
    %load/vec4 v0x59dba060d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x59dba060d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x59dba060d6c0_0;
    %load/vec4 v0x59dba060d450_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59dba060cd00, 0, 4;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x59dba060d450_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x59dba060cd00, 4;
    %assign/vec4 v0x59dba060d5f0_0, 0;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x59dba05cecf0;
T_17 ;
    %wait E_0x59dba059b310;
    %load/vec4 v0x59dba060d2b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x59dba060d040_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %delay 10000, 0;
    %pushi/vec4 2882343476, 0, 32;
    %assign/vec4 v0x59dba060d1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59dba060d040_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59dba060d040_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x59dba05cecf0;
T_18 ;
    %wait E_0x59dba059b310;
    %load/vec4 v0x59dba060dba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x59dba060da00_0;
    %nor/r;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %delay 15000, 0;
    %pushi/vec4 305419896, 0, 32;
    %assign/vec4 v0x59dba060dc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59dba060da00_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59dba060da00_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x59dba05cecf0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59dba060dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59dba060d040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59dba060da00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59dba060d5f0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59dba060dd40_0, 0, 1;
    %fork t_7, S_0x59dba05cecf0;
    %fork t_8, S_0x59dba05cecf0;
    %join;
    %join;
    %jmp t_6;
t_7 ;
    %delay 10000000, 0;
    %vpi_call/w 3 200 "$display", "Simulation timed out" {0 0 0};
    %vpi_call/w 3 201 "$finish" {0 0 0};
    %end;
t_8 ;
T_19.0 ;
    %load/vec4 v0x59dba060d930_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_19.1, 6;
    %wait E_0x59dba05438c0;
    %jmp T_19.0;
T_19.1 ;
    %delay 10000, 0;
    %vpi_call/w 3 207 "$display", "Test completed!" {0 0 0};
    %vpi_call/w 3 208 "$display", "Final PC: %h", v0x59dba060d930_0 {0 0 0};
    %vpi_call/w 3 209 "$display", "Status: %h", v0x59dba060de10_0 {0 0 0};
    %vpi_call/w 3 210 "$display", "Error: %h", v0x59dba060cda0_0 {0 0 0};
    %vpi_call/w 3 211 "$display", "Cert Addr: %h", v0x59dba060cba0_0 {0 0 0};
    %vpi_call/w 3 212 "$display", "Partition Ops: %d", v0x59dba060d860_0 {0 0 0};
    %vpi_call/w 3 213 "$display", "MDL Ops: %d", v0x59dba060d380_0 {0 0 0};
    %vpi_call/w 3 214 "$display", "Info Gain: %d", v0x59dba060cee0_0 {0 0 0};
    %vpi_call/w 3 215 "$display", "{" {0 0 0};
    %vpi_call/w 3 216 "$display", "  \042partition_ops\042: %d,", v0x59dba060d860_0 {0 0 0};
    %vpi_call/w 3 217 "$display", "  \042mdl_ops\042: %d,", v0x59dba060d380_0 {0 0 0};
    %vpi_call/w 3 218 "$display", "  \042info_gain\042: %d", v0x59dba060cee0_0 {0 0 0};
    %vpi_call/w 3 219 "$display", "}" {0 0 0};
    %vpi_call/w 3 220 "$finish" {0 0 0};
    %end;
    .scope S_0x59dba05cecf0;
t_6 ;
    %end;
    .thread T_19;
    .scope S_0x59dba05cecf0;
T_20 ;
    %wait E_0x59dba059b310;
    %load/vec4 v0x59dba060dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call/w 3 231 "$display", "Time: %t, PC: %h, State: %h, Status: %h, Error: %h", $time, v0x59dba060d930_0, v0x59dba060c100_0, v0x59dba060de10_0, v0x59dba060cda0_0 {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/workspaces/The-Thiele-Machine/thielecpu/hardware/thiele_cpu_tb.v";
    "/workspaces/The-Thiele-Machine/thielecpu/hardware/thiele_cpu.v";
