// Seed: 2870082612
module module_0 (
    inout wire id_0,
    input wor id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wor id_4,
    input wire id_5,
    output tri id_6,
    output supply0 id_7,
    input supply0 id_8,
    output supply1 id_9,
    output supply1 id_10
);
  wire id_12;
  assign module_1.id_0 = 0;
  wire id_13;
  assign id_9 = id_0;
  always id_9 = 1;
  assign id_9 = 1'b0 && id_12;
  wire id_14;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3
);
  tri0 id_5;
  always id_6 <= -1;
  assign id_5 = id_1;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_5,
      id_3,
      id_0,
      id_5,
      id_5,
      id_2,
      id_5,
      id_5
  );
endmodule
