<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 17:34:51 2024


Command Line:  synthesis -f OneBitSDR_First_Implementation_lattice.synproj -gui -msgset /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/promote.xml 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-85F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-85F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1 (searchpath added)
-p /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data (searchpath added)
-p /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation (searchpath added)
-p /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1 (searchpath added)
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/top.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/AMDemod.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/Multiplier/Multiplier.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/NCOAdder/NCOAdder.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/PLL/PLL.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/SinCos/SinCos.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/CIC.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/Mixer.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/NCO.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/PWM.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/UartRX.v
NGD file = OneBitSDR_First_Implementation.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/top.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/AMDemod.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/Multiplier/Multiplier.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/NCOAdder/NCOAdder.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/PLL/PLL.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/SinCos/SinCos.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/CIC.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/Mixer.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/NCO.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/PWM.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/UartRX.v. VERI-1482
Analyzing Verilog file /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/top.v(39): compiling module top. VERI-1018
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/PLL/PLL.v(8): compiling module PLL. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(757): compiling module VHI. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(761): compiling module VLO. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(1696): compiling module EHXPLLL(CLKI_DIV=3,CLKFB_DIV=10,CLKOP_DIV=7,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOP_CPHASE=6,CLKOP_TRIM_POL="FALLING",CLKOS_TRIM_POL="FALLING"). VERI-1018
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/SinCos/SinCos.v(8): compiling module SinCos. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(367): compiling module INV. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(810): compiling module XOR2. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(710): compiling module ROM16X1A(initval=16'b1111111111111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(25): compiling module AND2. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(119): compiling module FD1P3DX. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(458): compiling module MUX21. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(76): compiling module CCU2C(INIT0=16'b0110011010101010,INIT1=16'b0110011010101010,INJECT1_0="NO",INJECT1_1="NO"). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111111111111111111111111111111111111111110000000000000000000000). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111111111111111111111111111100000000000001111111111100000000000). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111111111111111111100000000011111110000001111110000011111000000). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111111111111100000011111000011110001110001110001110011100111000). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111111111000011100011100110011001001101101101001001011010110100). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111111000110011011010010101010100101001001001101100110001100110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111100100101010110011000000000001110011011010110101010110101010). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1110010110011100010101001111111101101010110011100000000011110000). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1101000010100011001111010111110011001100010101100000000011001100). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111011011100010010110111011101001110011000000100111110010101010). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1000100101001010011001010111111001010010011110001001001001111000). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b01). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b01111111111111111111111111111111111111111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b0111111111110000000000000111111111111111111111111111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b011111000001111110000001111111000000000111111111111111111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b011100111001110001110001110001111000011111000000111111111111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b0101101011010010010110110110010011001100111000111000011111111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1100110001100110110010010010100101010101001011011001100011111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1010101101010101101011011001110000000000011001101010100100111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b01111000000000111001101010110111111110010101000111001101001110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b0110011000000000110101000110011001111101011110011000101000010110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1010101001111100100000011001110010111011101101001000111011011110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b011110010010010001111001001010011111101010011001010010100100010). VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/SinCos/SinCos.v(704): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/SinCos/SinCos.v(868): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/SinCos/SinCos.v(938): input port CIN is not connected on this instance. VDB-1013
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/NCO.v(19): compiling module nco_sig. VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/NCO.v(46): system task dumpfile ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/NCO.v(47): system task dumpvars ignored for synthesis. VERI-1142
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/Mixer.v(17): compiling module Mixer. VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/Mixer.v(57): system task dumpfile ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/Mixer.v(58): system task dumpvars ignored for synthesis. VERI-1142
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/CIC.v(40): compiling module CIC(WIDTH=72,DECIMATION_RATIO=4096). VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/CIC.v(110): system task dumpfile ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/CIC.v(111): system task dumpvars ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/CIC.v(102): expression size 72 truncated to fit in target size 12. VERI-1209
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/PWM.v(29): compiling module PWM. VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/PWM.v(59): system task dumpfile ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/PWM.v(60): system task dumpvars ignored for synthesis. VERI-1142
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/AMDemod.v(21): compiling module AMDemodulator. VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/AMDemod.v(103): system task dumpfile ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/AMDemod.v(104): system task dumpvars ignored for synthesis. VERI-1142
Removed duplicate sequential element MultDataD(13 bit), because it is equivalent to MultDataC

Removed duplicate sequential element MultDataA(12 bit), because it is equivalent to MultDataB

INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/First_Implementation/source/UartRX.v(19): compiling module uart_rx(CLKS_PER_BIT=87). VERI-1018
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Top-level module name = top.
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/SinCos/SinCos.v(704): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/SinCos/SinCos.v(868): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/IP/SinCos/SinCos.v(938): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: I/O Port o_Tx_Serial 's net has no driver and is unused.
WARNING - synthesis: I/O Port XOut 's net has no driver and is unused.
WARNING - synthesis: I/O Port sin_out 's net has no driver and is unused.
WARNING - synthesis: I/O Port CIC_out_clkSin 's net has no driver and is unused.
######## Missing driver on net o_Tx_Serial. Patching with GND.
######## Missing driver on net XOut. Patching with GND.
######## Missing driver on net sin_out. Patching with GND.
######## Missing driver on net CIC_out_clkSin. Patching with GND.
######## Missing driver on net n1156. Patching with GND.
######## Missing driver on net n1155. Patching with GND.
######## Missing driver on net n1154. Patching with GND.



WARNING - synthesis: Bit 7 of Register CICGain is stuck at Zero
WARNING - synthesis: Bit 6 of Register CICGain is stuck at Zero
WARNING - synthesis: Bit 5 of Register CICGain is stuck at Zero
WARNING - synthesis: Bit 4 of Register CICGain is stuck at Zero
WARNING - synthesis: Bit 3 of Register CICGain is stuck at Zero
WARNING - synthesis: Bit 2 of Register CICGain is stuck at Zero
Removed duplicate sequential element \AMDemodulator_inst/MultResult2_res2_e2(12 bit), because it is equivalent to \AMDemodulator_inst/MultResult2_res2_e1

GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file OneBitSDR_First_Implementation.ngd.

################### Begin Area Report (top)######################
Number of register bits => 2729 of 84255 (3 % )
AND2 => 1
CCU2C => 1463
EHXPLLL => 1
FD1P3AX => 1551
FD1P3DX => 61
FD1P3IX => 55
FD1S3AX => 1021
FD1S3AY => 4
FD1S3IX => 36
FD1S3JX => 1
GSR => 1
IB => 3
INV => 33
LUT4 => 724
MULT18X18D => 2
MUX21 => 54
OB => 23
PFUMX => 23
ROM16X1A => 2
ROM64X1A => 26
XOR2 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : clk_80mhz, loads : 2608
  Net : CIC_Sin_inst/CIC1_out_clkSin, loads : 82
  Net : uart_rx_inst/UartClk_2, loads : 42
  Net : clk_25mhz_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 62
Top 10 highest fanout Clock Enables:
  Net : CIC_cos_inst/count_15__N_1458, loads : 88
  Net : CIC_Sin_inst/clk_80mhz_enable_134, loads : 63
  Net : CIC_cos_inst/clk_80mhz_enable_1256, loads : 50
  Net : CIC_cos_inst/clk_80mhz_enable_1356, loads : 50
  Net : CIC_cos_inst/clk_80mhz_enable_1306, loads : 50
  Net : clk_80mhz_enable_1411, loads : 50
  Net : CIC_Sin_inst/clk_80mhz_enable_705, loads : 50
  Net : CIC_Sin_inst/clk_80mhz_enable_70, loads : 50
  Net : CIC_cos_inst/clk_80mhz_enable_756, loads : 50
  Net : CIC_Sin_inst/clk_80mhz_enable_155, loads : 50
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : CIC_cos_inst/clk_80mhz_enable_806, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_856, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_906, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_956, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_1006, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_1056, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_1106, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_1156, loads : 100
  Net : CIC_cos_inst/clk_80mhz_enable_1206, loads : 100
  Net : CIC_Sin_inst/clk_80mhz_enable_205, loads : 100
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \uart_rx_inst/UartClk[2]]|  200.000 MHz|  113.636 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets CIC1_out_clkSin]         |  200.000 MHz|   26.749 MHz|    76 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_80mhz]               |  200.000 MHz|   91.216 MHz|    37 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.


Peak Memory Usage: 333.602  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 30.044  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
