<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='971' type='llvm::Register llvm::AArch64TargetLowering::getRegisterByName(const char * RegName, llvm::LLT VT, const llvm::MachineFunction &amp; MF) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3956' c='_ZNK4llvm14TargetLowering17getRegisterByNameEPKcNS_3LLTERKNS_15MachineFunctionE'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7229' ll='7242' type='llvm::Register llvm::AArch64TargetLowering::getRegisterByName(const char * RegName, llvm::LLT VT, const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7227'>// FIXME? Maybe this could be a TableGen attribute on some registers and
// this table could be generated automatically from RegInfo.</doc>
