# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Ring_Oscillator.srcs/sources_1/new/Delay.v" \
"../../../../Ring_Oscillator.ip_user_files/bd/ring_oscillator/ip/ring_oscillator_util_vector_logic_0_0/sim/ring_oscillator_util_vector_logic_0_0.v" \
"../../../../Ring_Oscillator.ip_user_files/bd/ring_oscillator/ip/ring_oscillator_util_vector_logic_0_2/sim/ring_oscillator_util_vector_logic_0_2.v" \
"../../../../Ring_Oscillator.ip_user_files/bd/ring_oscillator/ip/ring_oscillator_util_vector_logic_0_3/sim/ring_oscillator_util_vector_logic_0_3.v" \
"../../../../Ring_Oscillator.ip_user_files/bd/ring_oscillator/ip/ring_oscillator_util_vector_logic_2_0/sim/ring_oscillator_util_vector_logic_2_0.v" \
"../../../../Ring_Oscillator.ip_user_files/bd/ring_oscillator/ip/ring_oscillator_Delay_0_1/sim/ring_oscillator_Delay_0_1.v" \
"../../../../Ring_Oscillator.ip_user_files/bd/ring_oscillator/sim/ring_oscillator.v" \
"../../../../Ring_Oscillator.gen/sources_1/bd/ring_oscillator/hdl/ring_oscillator_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
