\subsection{pllcfg Entity Reference}
\label{classpllcfg}\index{pllcfg@{pllcfg}}


Inheritance diagram for pllcfg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=178pt]{d4/d15/classpllcfg__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for pllcfg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=178pt]{de/def/classpllcfg__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf pllcfg\+\_\+arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf mem\+\_\+package}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf maddress}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdinA}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sclkA}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf senA}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdoutA}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf oenA}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdinB}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sclkB}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf senB}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdoutB}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf oenB}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lreset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mreset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllcfg\+\_\+busy}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllcfg\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf phcfg\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf phcfg\+\_\+error}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+lock}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf phcfg\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllcfg\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllrst\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf phcfg\+\_\+updn}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+ind}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+ind}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf phcfg\+\_\+mode}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf phcfg\+\_\+tst}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+phase}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf chp\+\_\+curr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllcfg\+\_\+vcodiv}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllcfg\+\_\+lf\+\_\+res}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pllcfg\+\_\+lf\+\_\+cap}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf m\+\_\+odddiv}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf m\+\_\+byp}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf n\+\_\+odddiv}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf n\+\_\+byp}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf c0\+\_\+odddiv}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf c0\+\_\+byp}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf c1\+\_\+odddiv}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf c1\+\_\+byp}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf c2\+\_\+odddiv}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf c2\+\_\+byp}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf c3\+\_\+odddiv}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf c3\+\_\+byp}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf c4\+\_\+odddiv}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf c4\+\_\+byp}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf n\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf m\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c0\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c1\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c2\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c3\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c4\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf auto\+\_\+phcfg\+\_\+smpls}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf auto\+\_\+phcfg\+\_\+step}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 17} of file {\bf pllcfg.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pllcfg@{pllcfg}!auto\+\_\+phcfg\+\_\+smpls@{auto\+\_\+phcfg\+\_\+smpls}}
\index{auto\+\_\+phcfg\+\_\+smpls@{auto\+\_\+phcfg\+\_\+smpls}!pllcfg@{pllcfg}}
\paragraph[{auto\+\_\+phcfg\+\_\+smpls}]{\setlength{\rightskip}{0pt plus 5cm}{\bf auto\+\_\+phcfg\+\_\+smpls} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a6c6d954e1dcc63a9c67984f97e771ecb}


Definition at line {\bf 113} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!auto\+\_\+phcfg\+\_\+step@{auto\+\_\+phcfg\+\_\+step}}
\index{auto\+\_\+phcfg\+\_\+step@{auto\+\_\+phcfg\+\_\+step}!pllcfg@{pllcfg}}
\paragraph[{auto\+\_\+phcfg\+\_\+step}]{\setlength{\rightskip}{0pt plus 5cm}{\bf auto\+\_\+phcfg\+\_\+step} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a5db4cbdfb9865bf4133850f93374979e}


Definition at line {\bf 116} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c0\+\_\+byp@{c0\+\_\+byp}}
\index{c0\+\_\+byp@{c0\+\_\+byp}!pllcfg@{pllcfg}}
\paragraph[{c0\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c0\+\_\+byp} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a1de722c97ce3ca8b06809f49849bb56f}


Definition at line {\bf 80} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c0\+\_\+cnt@{c0\+\_\+cnt}}
\index{c0\+\_\+cnt@{c0\+\_\+cnt}!pllcfg@{pllcfg}}
\paragraph[{c0\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c0\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a4851a294791f031121c5f190c67e2848}


Definition at line {\bf 103} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c0\+\_\+odddiv@{c0\+\_\+odddiv}}
\index{c0\+\_\+odddiv@{c0\+\_\+odddiv}!pllcfg@{pllcfg}}
\paragraph[{c0\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c0\+\_\+odddiv} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a4b9b863fc95836676857f8b1b1573219}


Definition at line {\bf 79} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c1\+\_\+byp@{c1\+\_\+byp}}
\index{c1\+\_\+byp@{c1\+\_\+byp}!pllcfg@{pllcfg}}
\paragraph[{c1\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c1\+\_\+byp} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_af658330bf0bc010687d7dd20bddd655e}


Definition at line {\bf 82} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c1\+\_\+cnt@{c1\+\_\+cnt}}
\index{c1\+\_\+cnt@{c1\+\_\+cnt}!pllcfg@{pllcfg}}
\paragraph[{c1\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c1\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a42989c0b6ecdee2ddc8866fc398488c4}


Definition at line {\bf 104} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c1\+\_\+odddiv@{c1\+\_\+odddiv}}
\index{c1\+\_\+odddiv@{c1\+\_\+odddiv}!pllcfg@{pllcfg}}
\paragraph[{c1\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c1\+\_\+odddiv} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a41b12610f28d20c017e1a768cb2b72b5}


Definition at line {\bf 81} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c2\+\_\+byp@{c2\+\_\+byp}}
\index{c2\+\_\+byp@{c2\+\_\+byp}!pllcfg@{pllcfg}}
\paragraph[{c2\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c2\+\_\+byp} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_ae629a849d96d58d601f81c0129781e45}


Definition at line {\bf 84} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c2\+\_\+cnt@{c2\+\_\+cnt}}
\index{c2\+\_\+cnt@{c2\+\_\+cnt}!pllcfg@{pllcfg}}
\paragraph[{c2\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c2\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a6c77db660e47bd5871c1d84228cb1630}


Definition at line {\bf 105} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c2\+\_\+odddiv@{c2\+\_\+odddiv}}
\index{c2\+\_\+odddiv@{c2\+\_\+odddiv}!pllcfg@{pllcfg}}
\paragraph[{c2\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c2\+\_\+odddiv} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_ac2264803a9e388b79f529d23d2375e66}


Definition at line {\bf 83} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c3\+\_\+byp@{c3\+\_\+byp}}
\index{c3\+\_\+byp@{c3\+\_\+byp}!pllcfg@{pllcfg}}
\paragraph[{c3\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c3\+\_\+byp} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_ae1288a508864c3135a10485ffa9f5264}


Definition at line {\bf 86} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c3\+\_\+cnt@{c3\+\_\+cnt}}
\index{c3\+\_\+cnt@{c3\+\_\+cnt}!pllcfg@{pllcfg}}
\paragraph[{c3\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c3\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_ab6da5f6dab913f3bd4687533fe59d78d}


Definition at line {\bf 106} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c3\+\_\+odddiv@{c3\+\_\+odddiv}}
\index{c3\+\_\+odddiv@{c3\+\_\+odddiv}!pllcfg@{pllcfg}}
\paragraph[{c3\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c3\+\_\+odddiv} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_aaba7d44e8287b1d3917d08d7e9f66cca}


Definition at line {\bf 85} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c4\+\_\+byp@{c4\+\_\+byp}}
\index{c4\+\_\+byp@{c4\+\_\+byp}!pllcfg@{pllcfg}}
\paragraph[{c4\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c4\+\_\+byp} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a81d09757cb53437ea01004d339174577}


Definition at line {\bf 88} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c4\+\_\+cnt@{c4\+\_\+cnt}}
\index{c4\+\_\+cnt@{c4\+\_\+cnt}!pllcfg@{pllcfg}}
\paragraph[{c4\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c4\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a713f0325aacfb2e4146c2a6cc9ec9330}


Definition at line {\bf 107} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!c4\+\_\+odddiv@{c4\+\_\+odddiv}}
\index{c4\+\_\+odddiv@{c4\+\_\+odddiv}!pllcfg@{pllcfg}}
\paragraph[{c4\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c4\+\_\+odddiv} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_ac35848ad1a1821d23f47551acb3e95b1}


Definition at line {\bf 87} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!chp\+\_\+curr@{chp\+\_\+curr}}
\index{chp\+\_\+curr@{chp\+\_\+curr}!pllcfg@{pllcfg}}
\paragraph[{chp\+\_\+curr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf chp\+\_\+curr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_ad5a77ad29ecc5d851f6acf1aeff399e4}


Definition at line {\bf 69} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!cnt\+\_\+ind@{cnt\+\_\+ind}}
\index{cnt\+\_\+ind@{cnt\+\_\+ind}!pllcfg@{pllcfg}}
\paragraph[{cnt\+\_\+ind}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+ind} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a6825139333a8eb75ec82318e6db23336}


Definition at line {\bf 61} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!cnt\+\_\+phase@{cnt\+\_\+phase}}
\index{cnt\+\_\+phase@{cnt\+\_\+phase}!pllcfg@{pllcfg}}
\paragraph[{cnt\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+phase} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a864be2399d6ac688f34f38e8638f8f4b}


Definition at line {\bf 66} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!ieee@{ieee}}
\index{ieee@{ieee}!pllcfg@{pllcfg}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpllcfg_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 9} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!lreset@{lreset}}
\index{lreset@{lreset}!pllcfg@{pllcfg}}
\paragraph[{lreset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lreset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_ab4573fdea1cdc3308c947af523ca0d97}


Definition at line {\bf 42} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!m\+\_\+byp@{m\+\_\+byp}}
\index{m\+\_\+byp@{m\+\_\+byp}!pllcfg@{pllcfg}}
\paragraph[{m\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf m\+\_\+byp} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_acb48432d4f0d7e602787cb212e419137}


Definition at line {\bf 75} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!m\+\_\+cnt@{m\+\_\+cnt}}
\index{m\+\_\+cnt@{m\+\_\+cnt}!pllcfg@{pllcfg}}
\paragraph[{m\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf m\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_ab8debabf62a249d7a9e62f5981ff3202}


Definition at line {\bf 101} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!m\+\_\+odddiv@{m\+\_\+odddiv}}
\index{m\+\_\+odddiv@{m\+\_\+odddiv}!pllcfg@{pllcfg}}
\paragraph[{m\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf m\+\_\+odddiv} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a814d81253824c8f2a58b0ec2df7aff64}


Definition at line {\bf 74} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!maddress@{maddress}}
\index{maddress@{maddress}!pllcfg@{pllcfg}}
\paragraph[{maddress}]{\setlength{\rightskip}{0pt plus 5cm}{\bf maddress} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a6195378ec70dceb04b40e9ea2dfe8348}


Definition at line {\bf 21} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!mem\+\_\+package@{mem\+\_\+package}}
\index{mem\+\_\+package@{mem\+\_\+package}!pllcfg@{pllcfg}}
\paragraph[{mem\+\_\+package}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+package}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpllcfg_af17cc66e07f2353a1b62aa83babe4f44}


Definition at line {\bf 12} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!pllcfg@{pllcfg}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 22} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!mreset@{mreset}}
\index{mreset@{mreset}!pllcfg@{pllcfg}}
\paragraph[{mreset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mreset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a3f01f53cfe06b99a7bfa97b24503f39b}


Definition at line {\bf 43} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!n\+\_\+byp@{n\+\_\+byp}}
\index{n\+\_\+byp@{n\+\_\+byp}!pllcfg@{pllcfg}}
\paragraph[{n\+\_\+byp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf n\+\_\+byp} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_ac572b94a01e09b2e460da498000609a4}


Definition at line {\bf 77} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!n\+\_\+cnt@{n\+\_\+cnt}}
\index{n\+\_\+cnt@{n\+\_\+cnt}!pllcfg@{pllcfg}}
\paragraph[{n\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf n\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_ae04a3e022a002b92cb4bbb3d2bbefe39}


Definition at line {\bf 100} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!n\+\_\+odddiv@{n\+\_\+odddiv}}
\index{n\+\_\+odddiv@{n\+\_\+odddiv}!pllcfg@{pllcfg}}
\paragraph[{n\+\_\+odddiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf n\+\_\+odddiv} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a3ba2c9a0140c3b709047d00b9cd01efd}


Definition at line {\bf 76} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!pllcfg@{pllcfg}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpllcfg_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 11} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!oenA@{oenA}}
\index{oenA@{oenA}!pllcfg@{pllcfg}}
\paragraph[{oenA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oenA} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_afa0766a50ad9e7f2dbaf411d49248d42}


Definition at line {\bf 30} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!oenB@{oenB}}
\index{oenB@{oenB}!pllcfg@{pllcfg}}
\paragraph[{oenB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oenB} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_aedc84dbd34bf048e192b116fc66d039a}


Definition at line {\bf 38} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!phcfg\+\_\+done@{phcfg\+\_\+done}}
\index{phcfg\+\_\+done@{phcfg\+\_\+done}!pllcfg@{pllcfg}}
\paragraph[{phcfg\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+done} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_aa021db014eadd2ef88db59bbb14a7be7}


Definition at line {\bf 49} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!phcfg\+\_\+error@{phcfg\+\_\+error}}
\index{phcfg\+\_\+error@{phcfg\+\_\+error}!pllcfg@{pllcfg}}
\paragraph[{phcfg\+\_\+error}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+error} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a4616d69ba1fac8b84088065f2e9e29e0}


Definition at line {\bf 50} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!phcfg\+\_\+mode@{phcfg\+\_\+mode}}
\index{phcfg\+\_\+mode@{phcfg\+\_\+mode}!pllcfg@{pllcfg}}
\paragraph[{phcfg\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+mode} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_afd7b55f414ed28c4644690c3fdcc37cc}


Definition at line {\bf 63} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!phcfg\+\_\+start@{phcfg\+\_\+start}}
\index{phcfg\+\_\+start@{phcfg\+\_\+start}!pllcfg@{pllcfg}}
\paragraph[{phcfg\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+start} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a7ee5dc275b4fefeee39a8b4bdff8a06a}


Definition at line {\bf 57} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!phcfg\+\_\+tst@{phcfg\+\_\+tst}}
\index{phcfg\+\_\+tst@{phcfg\+\_\+tst}!pllcfg@{pllcfg}}
\paragraph[{phcfg\+\_\+tst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+tst} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_ab5f5d4e9c2405fb83741eedaf2c45f92}


Definition at line {\bf 64} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!phcfg\+\_\+updn@{phcfg\+\_\+updn}}
\index{phcfg\+\_\+updn@{phcfg\+\_\+updn}!pllcfg@{pllcfg}}
\paragraph[{phcfg\+\_\+updn}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phcfg\+\_\+updn} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a10148149d3d95f09e47cc7f7f11761b5}


Definition at line {\bf 60} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!pll\+\_\+ind@{pll\+\_\+ind}}
\index{pll\+\_\+ind@{pll\+\_\+ind}!pllcfg@{pllcfg}}
\paragraph[{pll\+\_\+ind}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+ind} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a23cff2801310c27b1d4bf64354f168ad}


Definition at line {\bf 62} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!pll\+\_\+lock@{pll\+\_\+lock}}
\index{pll\+\_\+lock@{pll\+\_\+lock}!pllcfg@{pllcfg}}
\paragraph[{pll\+\_\+lock}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+lock} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a1135b607cf133053b5c81c7cd43b9c39}


Definition at line {\bf 54} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!pllcfg\+\_\+busy@{pllcfg\+\_\+busy}}
\index{pllcfg\+\_\+busy@{pllcfg\+\_\+busy}!pllcfg@{pllcfg}}
\paragraph[{pllcfg\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+busy} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a94b4b250ce4055620b88192e6e06f367}


Definition at line {\bf 47} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!pllcfg\+\_\+done@{pllcfg\+\_\+done}}
\index{pllcfg\+\_\+done@{pllcfg\+\_\+done}!pllcfg@{pllcfg}}
\paragraph[{pllcfg\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+done} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_ae9bdace443062bc6f43d1754e87b2bb2}


Definition at line {\bf 48} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!pllcfg\+\_\+lf\+\_\+cap@{pllcfg\+\_\+lf\+\_\+cap}}
\index{pllcfg\+\_\+lf\+\_\+cap@{pllcfg\+\_\+lf\+\_\+cap}!pllcfg@{pllcfg}}
\paragraph[{pllcfg\+\_\+lf\+\_\+cap}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+lf\+\_\+cap} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_aa4761ad7b6c3e0c0d6969ef082397fbe}


Definition at line {\bf 72} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!pllcfg\+\_\+lf\+\_\+res@{pllcfg\+\_\+lf\+\_\+res}}
\index{pllcfg\+\_\+lf\+\_\+res@{pllcfg\+\_\+lf\+\_\+res}!pllcfg@{pllcfg}}
\paragraph[{pllcfg\+\_\+lf\+\_\+res}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+lf\+\_\+res} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a07653dee5cbc81df9851553a618c934c}


Definition at line {\bf 71} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!pllcfg\+\_\+start@{pllcfg\+\_\+start}}
\index{pllcfg\+\_\+start@{pllcfg\+\_\+start}!pllcfg@{pllcfg}}
\paragraph[{pllcfg\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+start} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a0d84310637ca87aff23ba7cbd5775cdd}


Definition at line {\bf 58} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!pllcfg\+\_\+vcodiv@{pllcfg\+\_\+vcodiv}}
\index{pllcfg\+\_\+vcodiv@{pllcfg\+\_\+vcodiv}!pllcfg@{pllcfg}}
\paragraph[{pllcfg\+\_\+vcodiv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllcfg\+\_\+vcodiv} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a81fd7c6c4566951f6e0a52334667553f}


Definition at line {\bf 70} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!pllrst\+\_\+start@{pllrst\+\_\+start}}
\index{pllrst\+\_\+start@{pllrst\+\_\+start}!pllcfg@{pllcfg}}
\paragraph[{pllrst\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pllrst\+\_\+start} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a02d4fab598e9365250067526c1dbba0f}


Definition at line {\bf 59} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!sclkA@{sclkA}}
\index{sclkA@{sclkA}!pllcfg@{pllcfg}}
\paragraph[{sclkA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sclkA} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a860f39249e7b7ffae5b85dcfacf1f055}


Definition at line {\bf 26} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!sclkB@{sclkB}}
\index{sclkB@{sclkB}!pllcfg@{pllcfg}}
\paragraph[{sclkB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sclkB} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a3b671eb6d56f86d814015e6d4122ea7d}


Definition at line {\bf 34} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!sdinA@{sdinA}}
\index{sdinA@{sdinA}!pllcfg@{pllcfg}}
\paragraph[{sdinA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdinA} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a32ae4568fc0796a3f7dd9ba108f79156}


Definition at line {\bf 25} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!sdinB@{sdinB}}
\index{sdinB@{sdinB}!pllcfg@{pllcfg}}
\paragraph[{sdinB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdinB} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_afa158f403175296212e3fa64da774b90}


Definition at line {\bf 33} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!sdoutA@{sdoutA}}
\index{sdoutA@{sdoutA}!pllcfg@{pllcfg}}
\paragraph[{sdoutA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdoutA} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a1dc6f5e11071716113a4ad7698740deb}


Definition at line {\bf 28} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!sdoutB@{sdoutB}}
\index{sdoutB@{sdoutB}!pllcfg@{pllcfg}}
\paragraph[{sdoutB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdoutB} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a66a0c39b8b3d13e6cc7ded78cb5176eb}


Definition at line {\bf 36} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!senA@{senA}}
\index{senA@{senA}!pllcfg@{pllcfg}}
\paragraph[{senA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf senA} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_aaef2763731b3fb147a2e89dad7a5a699}


Definition at line {\bf 27} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!senB@{senB}}
\index{senB@{senB}!pllcfg@{pllcfg}}
\paragraph[{senB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf senB} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpllcfg_a237687a5eb2d98d47f025e72bd4ae1d8}


Definition at line {\bf 35} of file {\bf pllcfg.\+vhd}.

\index{pllcfg@{pllcfg}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!pllcfg@{pllcfg}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpllcfg_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 10} of file {\bf pllcfg.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/{\bf pllcfg.\+vhd}\end{DoxyCompactItemize}
