
---------- Begin Simulation Statistics ----------
final_tick                               2541827861500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213258                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   213256                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.68                       # Real time elapsed on the host
host_tick_rate                              600602968                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196221                       # Number of instructions simulated
sim_ops                                       4196221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011818                       # Number of seconds simulated
sim_ticks                                 11818016500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.619314                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377661                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846407                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2409                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74647                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803034                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53173                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278775                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225602                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974842                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63847                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26909                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196221                       # Number of instructions committed
system.cpu.committedOps                       4196221                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.629503                       # CPI: cycles per instruction
system.cpu.discardedOps                        188773                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607157                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451716                       # DTB hits
system.cpu.dtb.data_misses                       7707                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405578                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848945                       # DTB read hits
system.cpu.dtb.read_misses                       6916                       # DTB read misses
system.cpu.dtb.write_accesses                  201579                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602771                       # DTB write hits
system.cpu.dtb.write_misses                       791                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3372803                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027252                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658873                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16731444                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177636                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954165                       # ITB accesses
system.cpu.itb.fetch_acv                          504                       # ITB acv
system.cpu.itb.fetch_hits                      946917                       # ITB hits
system.cpu.itb.fetch_misses                      7248                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4217     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6080                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14423                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5130                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10909716000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9300500      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17872500      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885360000      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11822249000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902985                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946784                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7986963500     67.56%     67.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3835285500     32.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23622639                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85424      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541511     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839431     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592684     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196221                       # Class of committed instruction
system.cpu.quiesceCycles                        13394                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6891195                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312881                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22956456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22956456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22956456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22956456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117725.415385                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117725.415385                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117725.415385                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117725.415385                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13194489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13194489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13194489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13194489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67664.046154                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67664.046154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67664.046154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67664.046154                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22606959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22606959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117744.578125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117744.578125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12994992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12994992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67682.250000                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67682.250000                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.264664                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539415418000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.264664                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204041                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204041                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128153                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34844                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86531                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34243                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29011                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29011                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40924                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11109696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11109696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6694833                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17815793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157470                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002788                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157031     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157470                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820642536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376242000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461917000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5571712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4475648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10047360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5571712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5571712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471459149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378713975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850173123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471459149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471459149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188696301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188696301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188696301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471459149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378713975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038869424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000129168500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7319                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7319                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406769                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111670                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121156                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121156                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10339                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2221                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5850                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2015039000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4764745250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13740.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32490.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103924                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80276                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121156                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.886616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.400280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.621689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34393     42.28%     42.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24260     29.82%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9923     12.20%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4628      5.69%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2375      2.92%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1420      1.75%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          934      1.15%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          580      0.71%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2839      3.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81352                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.036344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.416098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.805823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1294     17.68%     17.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5544     75.75%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           291      3.98%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            86      1.18%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.33%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            8      0.11%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7319                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.748359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6511     88.96%     88.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.27%     90.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              495      6.76%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              162      2.21%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.70%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7319                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9385664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7610496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10047360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7753984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11818011500                       # Total gap between requests
system.mem_ctrls.avgGap                      42488.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4941312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7610496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418116864.196288764477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376065814.428334891796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643974054.360137343407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121156                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2508516000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256229250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290594754000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28814.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32263.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398517.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315666540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167754180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560582820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309410280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5160418050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192503520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7638744270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.364326                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    449997000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10973599500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265279560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140976660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486505320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311320800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5116500690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        229486560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7482478470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.141650                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    545705750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10877890750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11810816500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1626939                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1626939                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1626939                       # number of overall hits
system.cpu.icache.overall_hits::total         1626939                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87122                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87122                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87122                       # number of overall misses
system.cpu.icache.overall_misses::total         87122                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5359135000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5359135000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5359135000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5359135000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1714061                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1714061                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1714061                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1714061                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050828                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050828                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050828                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050828                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61512.993274                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61512.993274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61512.993274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61512.993274                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86531                       # number of writebacks
system.cpu.icache.writebacks::total             86531                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87122                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87122                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87122                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87122                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5272014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5272014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5272014000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5272014000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050828                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050828                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050828                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050828                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60513.004752                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60513.004752                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60513.004752                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60513.004752                       # average overall mshr miss latency
system.cpu.icache.replacements                  86531                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1626939                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1626939                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87122                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87122                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5359135000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5359135000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1714061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1714061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050828                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050828                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61512.993274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61512.993274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87122                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87122                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5272014000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5272014000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050828                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050828                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60513.004752                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60513.004752                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804143                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1650249                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86609                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.054013                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804143                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3515243                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3515243                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312466                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312466                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312466                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312466                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105731                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105731                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105731                       # number of overall misses
system.cpu.dcache.overall_misses::total        105731                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6788873000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6788873000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6788873000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6788873000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418197                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418197                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418197                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418197                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074553                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074553                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074553                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074553                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64208.916969                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64208.916969                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64208.916969                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64208.916969                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34668                       # number of writebacks
system.cpu.dcache.writebacks::total             34668                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36680                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36680                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69051                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69051                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4406145000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4406145000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4406145000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4406145000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048689                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048689                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048689                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048689                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63810.009993                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63810.009993                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63810.009993                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63810.009993                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68908                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3312067000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3312067000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67261.017018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67261.017018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2684488500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2684488500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048182                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048182                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67066.942314                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67066.942314                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476806000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476806000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61548.372249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61548.372249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721656500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721656500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59318.374449                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59318.374449                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63575000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63575000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080086                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080086                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70954.241071                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70954.241071                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62679000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62679000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080086                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080086                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69954.241071                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69954.241071                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541827861500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.491324                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68908                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.943461                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.491324                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950944                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950944                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2935469340500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 328611                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753284                       # Number of bytes of host memory used
host_op_rate                                   328611                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1555.57                       # Real time elapsed on the host
host_tick_rate                              251602653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511176865                       # Number of instructions simulated
sim_ops                                     511176865                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391385                       # Number of seconds simulated
sim_ticks                                391384998000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.439169                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20509602                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37674348                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5537                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            632497                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35649191                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             167228                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          981400                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           814172                       # Number of indirect misses.
system.cpu.branchPred.lookups                44284122                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  809392                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        60610                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506239490                       # Number of instructions committed
system.cpu.committedOps                     506239490                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.545146                       # CPI: cycles per instruction
system.cpu.discardedOps                       1591229                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106430206                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                    109327738                       # DTB hits
system.cpu.dtb.data_misses                       7554                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90928927                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92527430                       # DTB read hits
system.cpu.dtb.read_misses                       5251                       # DTB read misses
system.cpu.dtb.write_accesses                15501279                       # DTB write accesses
system.cpu.dtb.write_acv                           31                       # DTB write access violations
system.cpu.dtb.write_hits                    16800308                       # DTB write hits
system.cpu.dtb.write_misses                      2303                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           174551173                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          222025821                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          93927688                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17213688                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110150865                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.647188                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                83981755                       # ITB accesses
system.cpu.itb.fetch_acv                          443                       # ITB acv
system.cpu.itb.fetch_hits                    82745676                       # ITB hits
system.cpu.itb.fetch_misses                   1236079                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21224     57.30%     58.23% # number of callpals executed
system.cpu.kern.callpal::rdps                    1492      4.03%     62.26% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.26% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.26% # number of callpals executed
system.cpu.kern.callpal::rti                     2172      5.86%     68.13% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.53% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.54% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.46%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37041                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44432                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      367                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8189     34.22%     34.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     400      1.67%     36.46% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15207     63.54%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23933                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8172     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      400      2.37%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8172     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16881                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             380037503000     97.10%     97.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               248583000      0.06%     97.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               372579500      0.10%     97.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10728376500      2.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391387042000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997924                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.537384                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.705344                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1995                      
system.cpu.kern.mode_good::user                  1993                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2503                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1993                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797044                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886667                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32024692000      8.18%      8.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359286372000     91.80%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             75978000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        782213903                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       367                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154066      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220599484     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712716      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62903895     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742493      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191721      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506239490                       # Class of committed instruction
system.cpu.quiesceCycles                       556093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       672063038                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          308                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1089771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2179202                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8448575073                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8448575073                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8448575073                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8448575073                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118061.165621                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118061.165621                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118061.165621                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118061.165621                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           681                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   16                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    42.562500                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4866411762                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4866411762                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4866411762                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4866411762                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68003.685834                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68003.685834                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68003.685834                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68003.685834                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23235878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23235878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115601.383085                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115601.383085                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13185878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13185878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65601.383085                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65601.383085                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8425339195                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8425339195                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118068.094100                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118068.094100                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4853225884                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4853225884                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68010.452410                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68010.452410                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             805429                       # Transaction distribution
system.membus.trans_dist::WriteReq               2853                       # Transaction distribution
system.membus.trans_dist::WriteResp              2853                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311128                       # Transaction distribution
system.membus.trans_dist::WritebackClean       576758                       # Transaction distribution
system.membus.trans_dist::CleanEvict           201549                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               57                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214716                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214716                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         576759                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        226601                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1730275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1730275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1323405                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1333249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3206646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73825024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73825024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43576576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43588192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               121980256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1094415                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000280                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016719                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1094109     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     306      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1094415                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9134500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5856322306                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2368401250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3050729250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36912512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28231424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65143936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36912512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36912512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19912192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19912192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          576758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          441116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1017874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311128                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94312537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72132106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166444642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94312537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94312537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50876227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50876227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50876227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94312537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72132106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217320869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    884950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    530970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    436306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001400816500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53906                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53906                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2795916                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             833323                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1017874                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     887829                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1017874                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   887829                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50598                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2879                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            63403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            55957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38956                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11795468250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4836380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29931893250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12194.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30944.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       274                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   718091                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  680448                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1017874                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               887829                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  923001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    955                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       453698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.283938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.072941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.210224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       158487     34.93%     34.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148270     32.68%     67.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48968     10.79%     78.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25894      5.71%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15138      3.34%     87.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8514      1.88%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6803      1.50%     90.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4641      1.02%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36983      8.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       453698                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.943902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.151103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.070897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          49891     92.55%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3403      6.31%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           436      0.81%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           65      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           65      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            8      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53906                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.416707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.392790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.926243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43282     80.29%     80.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1392      2.58%     82.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7692     14.27%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              939      1.74%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              392      0.73%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               90      0.17%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               68      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               19      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53906                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61905664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3238272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56637376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65143936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56821056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391384998000                       # Total gap between requests
system.mem_ctrls.avgGap                     205375.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     33982080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27923584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56637376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 86825198.139045685530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71345565.473104819655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144710135.261750638485                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       576758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       441116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       887829                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16421605750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13510287500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9400604855750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28472.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30627.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10588305.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1671067020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            888178005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3457902000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2251490400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30895494240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102684224910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63822629760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205670986335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.495324                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164826445250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13069160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213493862750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1568622300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            833715960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3448919880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2368329660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30895494240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107396887440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59854071840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206366041320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.271210                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 154491635500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13069160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 223828672500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74213                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74213                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152966                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1669500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6991000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372776073                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5691500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1464500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              120000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 734                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797820.163488                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284557.254271                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       170000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393348679000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85154283                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85154283                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85154283                       # number of overall hits
system.cpu.icache.overall_hits::total        85154283                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       576759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         576759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       576759                       # number of overall misses
system.cpu.icache.overall_misses::total        576759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35629891000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35629891000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35629891000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35629891000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85731042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85731042                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85731042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85731042                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006728                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006728                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006728                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006728                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61776.046841                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61776.046841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61776.046841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61776.046841                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       576758                       # number of writebacks
system.cpu.icache.writebacks::total            576758                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       576759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       576759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       576759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       576759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35053132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35053132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35053132000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35053132000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006728                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006728                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006728                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006728                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60776.046841                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60776.046841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60776.046841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60776.046841                       # average overall mshr miss latency
system.cpu.icache.replacements                 576758                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85154283                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85154283                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       576759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        576759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35629891000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35629891000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85731042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85731042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61776.046841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61776.046841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       576759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       576759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35053132000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35053132000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006728                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006728                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60776.046841                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60776.046841                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999971                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85753215                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            576758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.681449                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999971                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         172038843                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        172038843                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108292718                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108292718                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108292718                       # number of overall hits
system.cpu.dcache.overall_hits::total       108292718                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       641715                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         641715                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       641715                       # number of overall misses
system.cpu.dcache.overall_misses::total        641715                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39208411500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39208411500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39208411500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39208411500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108934433                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108934433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108934433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108934433                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005891                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005891                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005891                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005891                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61099.415628                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61099.415628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61099.415628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61099.415628                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239768                       # number of writebacks
system.cpu.dcache.writebacks::total            239768                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202468                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202468                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       439247                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       439247                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       439247                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       439247                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4922                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4922                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27291667500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27291667500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27291667500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27291667500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373260500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373260500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004032                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004032                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004032                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004032                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62132.848944                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62132.848944                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62132.848944                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62132.848944                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75835.127997                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75835.127997                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 441116                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91957107                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91957107                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       250287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        250287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16085484000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16085484000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92207394                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92207394                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002714                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002714                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64268.156157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64268.156157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25812                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25812                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       224475                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       224475                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14383942000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14383942000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373260500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373260500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64078.146787                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64078.146787                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180406.234896                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180406.234896                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16335611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16335611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23122927500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23122927500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727039                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727039                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023401                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023401                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59073.258684                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59073.258684                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176656                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176656                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2853                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2853                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12907725500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12907725500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60099.666158                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60099.666158                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1928                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1928                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    145035000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    145035000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037457                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037457                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75225.622407                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75225.622407                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1926                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1926                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    142986000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142986000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037418                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037418                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74239.875389                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74239.875389                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51002                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51002                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51002                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51002                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393641479000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103314383                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            441116                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.211371                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218514930                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218514930                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2947421487500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15133014                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753284                       # Number of bytes of host memory used
host_op_rate                                 15132960                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.41                       # Real time elapsed on the host
host_tick_rate                              347300091                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520792436                       # Number of instructions simulated
sim_ops                                     520792436                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011952                       # Number of seconds simulated
sim_ticks                                 11952147000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.443923                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  835711                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1038874                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                491                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22551                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1023522                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20431                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          141152                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           120721                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1091150                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26376                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8196                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9615571                       # Number of instructions committed
system.cpu.committedOps                       9615571                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.485998                       # CPI: cycles per instruction
system.cpu.discardedOps                         59952                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627342                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1969579                       # DTB hits
system.cpu.dtb.data_misses                       1830                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841166                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1017575                       # DTB read hits
system.cpu.dtb.read_misses                       1267                       # DTB read misses
system.cpu.dtb.write_accesses                  786176                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952004                       # DTB write hits
system.cpu.dtb.write_misses                       563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2998756                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4845112                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1068063                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           968325                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8187079                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.402253                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2451826                       # ITB accesses
system.cpu.itb.fetch_acv                          129                       # ITB acv
system.cpu.itb.fetch_hits                     2450701                       # ITB hits
system.cpu.itb.fetch_misses                      1125                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.23%      3.23% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.40% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3208     87.87%     91.26% # number of callpals executed
system.cpu.kern.callpal::rdps                      32      0.88%     92.14% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.17% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.19% # number of callpals executed
system.cpu.kern.callpal::rti                      225      6.16%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3651                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5622                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1605     46.49%     46.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.38%     47.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1828     52.95%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3452                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1603     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.40%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1603     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3225                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11388139000     95.30%     95.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9306500      0.08%     95.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                14562000      0.12%     95.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               538251500      4.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11950259000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998754                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.876915                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.934241                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               343                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.623907                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.768402                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2618696000     21.91%     21.91% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9331563000     78.09%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23904294                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33266      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4585412     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9398      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265694      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941623      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                34050      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9615571                       # Class of committed instruction
system.cpu.tickCycles                        15717215                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174032                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              31911                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57049                       # Transaction distribution
system.membus.trans_dist::WritebackClean        20927                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9034                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55273                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55273                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20937                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10811                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        62794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        62794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 261560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2678848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2678848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7880448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7880880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10559728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87279                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000940                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030637                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87197     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87279                       # Request fanout histogram
system.membus.reqLayer0.occupancy              387500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           513066000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350103250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          111034000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1339520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4229312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5568832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1339520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1339520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3651136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3651136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           20930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57049                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57049                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         112073588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         353853747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465927335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    112073588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        112073588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      305479509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            305479509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      305479509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        112073588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        353853747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            771406844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000480536500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4522                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4522                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246179                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73036                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77933                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77933                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2485                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   430                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4560                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    815992750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  422645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2400911500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9653.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28403.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70302                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62802                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77933                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    358.514175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.857555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.093205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9133     31.58%     31.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7081     24.48%     56.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3221     11.14%     67.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1550      5.36%     72.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          812      2.81%     75.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1191      4.12%     79.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          442      1.53%     81.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          385      1.33%     82.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5109     17.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28924                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.692172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.053447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.649209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              17      0.38%      0.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            376      8.31%      8.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3869     85.56%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           154      3.41%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            37      0.82%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            21      0.46%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            22      0.49%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             6      0.13%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.07%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.07%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.04%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4522                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.138434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.107898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.019967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1976     43.70%     43.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.71%     44.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2443     54.02%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      1.22%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.33%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4522                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5409856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  159040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4960000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5568896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4987712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11952150000                       # Total gap between requests
system.mem_ctrls.avgGap                      72460.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1187904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4221952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4960000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 99388335.836230933666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 353237958.000349223614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414988202.538004279137                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        20931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        77933                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    608867500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1792044000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289096673500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29089.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27118.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3709554.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            114932580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61080525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           320878740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208053540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     943472400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4571089350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        740285760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6959792895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.304827                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1865560500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    399100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9687486500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             91591920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             48686055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           282651180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          196496460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     943472400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4476499560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        819940320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6859337895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.900061                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2073537500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    399100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9479509500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  92                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 92                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              301500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11952147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2738082                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2738082                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2738082                       # number of overall hits
system.cpu.icache.overall_hits::total         2738082                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20936                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20936                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20936                       # number of overall misses
system.cpu.icache.overall_misses::total         20936                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1295272500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1295272500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1295272500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1295272500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2759018                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2759018                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2759018                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2759018                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007588                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007588                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007588                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007588                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61868.193542                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61868.193542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61868.193542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61868.193542                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        20927                       # number of writebacks
system.cpu.icache.writebacks::total             20927                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        20936                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20936                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20936                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20936                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1274336500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1274336500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1274336500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1274336500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007588                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007588                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007588                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007588                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60868.193542                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60868.193542                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60868.193542                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60868.193542                       # average overall mshr miss latency
system.cpu.icache.replacements                  20927                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2738082                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2738082                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20936                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20936                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1295272500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1295272500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2759018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2759018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007588                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007588                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61868.193542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61868.193542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20936                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20936                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1274336500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1274336500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60868.193542                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60868.193542                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990661                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2765687                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21448                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            128.948480                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990661                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5538972                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5538972                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1832557                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1832557                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1832557                       # number of overall hits
system.cpu.dcache.overall_hits::total         1832557                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122532                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122532                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122532                       # number of overall misses
system.cpu.dcache.overall_misses::total        122532                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7061347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7061347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7061347000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7061347000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1955089                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1955089                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1955089                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1955089                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062673                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062673                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062673                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57628.594979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57628.594979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57628.594979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57628.594979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57049                       # number of writebacks
system.cpu.dcache.writebacks::total             57049                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56776                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56776                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3864857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3864857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3864857500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3864857500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35871000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35871000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033633                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033633                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033633                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033633                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58775.739096                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58775.739096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58775.739096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58775.739096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139575.875486                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139575.875486                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66083                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       996221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          996221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    842858500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    842858500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1008909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1008909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66429.579130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66429.579130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    698304500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    698304500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35871000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35871000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66619.395154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66619.395154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       217400                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       217400                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6218488500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6218488500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       946180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56611.999745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56611.999745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3166553000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3166553000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57288.291059                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57288.291059                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4498                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4498                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          329                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          329                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23252000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23252000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.068158                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.068158                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70674.772036                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70674.772036                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          329                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          329                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22923000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22923000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.068158                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.068158                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69674.772036                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69674.772036                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4776                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4776                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4776                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4776                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11952147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7457232                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67107                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            111.124503                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          858                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3995467                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3995467                       # Number of data accesses

---------- End Simulation Statistics   ----------
