{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 08 11:23:34 2020 " "Info: Processing started: Mon Jun 08 11:23:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Bc -c Bc " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Bc -c Bc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 288 -24 144 304 "Clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst1 " "Info: Detected ripple clock \"inst1\" as buffer" {  } { { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 224 656 720 304 "inst1" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 240 424 488 320 "inst2" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 256 192 256 336 "inst3" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register inst2 inst2 304.04 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 304.04 MHz between source register \"inst2\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.088 ns + Longest register register " "Info: + Longest register to register delay is 1.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LC_X18_Y13_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y13_N5; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 240 424 488 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.502 ns) 1.088 ns inst2 2 REG LC_X18_Y13_N5 3 " "Info: 2: + IC(0.586 ns) + CELL(0.502 ns) = 1.088 ns; Loc. = LC_X18_Y13_N5; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { inst2 inst2 } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 240 424 488 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 46.14 % ) " "Info: Total cell delay = 0.502 ns ( 46.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.586 ns ( 53.86 % ) " "Info: Total interconnect delay = 0.586 ns ( 53.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { inst2 inst2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.088 ns" { inst2 {} inst2 {} } { 0.000ns 0.586ns } { 0.000ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 4.121 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 4.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns Clk 1 CLK PIN_F14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F14; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 288 -24 144 304 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.809 ns) 3.006 ns inst3 2 REG LC_X18_Y13_N3 3 " "Info: 2: + IC(1.489 ns) + CELL(0.809 ns) = 3.006 ns; Loc. = LC_X18_Y13_N3; Fanout = 3; REG Node = 'inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { Clk inst3 } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 256 192 256 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.574 ns) 4.121 ns inst2 3 REG LC_X18_Y13_N5 3 " "Info: 3: + IC(0.541 ns) + CELL(0.574 ns) = 4.121 ns; Loc. = LC_X18_Y13_N5; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { inst3 inst2 } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 240 424 488 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.091 ns ( 50.74 % ) " "Info: Total cell delay = 2.091 ns ( 50.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.030 ns ( 49.26 % ) " "Info: Total interconnect delay = 2.030 ns ( 49.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { Clk inst3 inst2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { Clk {} Clk~combout {} inst3 {} inst2 {} } { 0.000ns 0.000ns 1.489ns 0.541ns } { 0.000ns 0.708ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 4.121 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 4.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns Clk 1 CLK PIN_F14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F14; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 288 -24 144 304 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.809 ns) 3.006 ns inst3 2 REG LC_X18_Y13_N3 3 " "Info: 2: + IC(1.489 ns) + CELL(0.809 ns) = 3.006 ns; Loc. = LC_X18_Y13_N3; Fanout = 3; REG Node = 'inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { Clk inst3 } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 256 192 256 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.574 ns) 4.121 ns inst2 3 REG LC_X18_Y13_N5 3 " "Info: 3: + IC(0.541 ns) + CELL(0.574 ns) = 4.121 ns; Loc. = LC_X18_Y13_N5; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { inst3 inst2 } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 240 424 488 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.091 ns ( 50.74 % ) " "Info: Total cell delay = 2.091 ns ( 50.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.030 ns ( 49.26 % ) " "Info: Total interconnect delay = 2.030 ns ( 49.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { Clk inst3 inst2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { Clk {} Clk~combout {} inst3 {} inst2 {} } { 0.000ns 0.000ns 1.489ns 0.541ns } { 0.000ns 0.708ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { Clk inst3 inst2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { Clk {} Clk~combout {} inst3 {} inst2 {} } { 0.000ns 0.000ns 1.489ns 0.541ns } { 0.000ns 0.708ns 0.809ns 0.574ns } "" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { Clk {} Clk~combout {} inst3 {} inst2 {} } { 0.000ns 0.000ns 1.489ns 0.541ns } { 0.000ns 0.708ns 0.809ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 240 424 488 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 240 424 488 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { inst2 inst2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.088 ns" { inst2 {} inst2 {} } { 0.000ns 0.586ns } { 0.000ns 0.502ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { Clk inst3 inst2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { Clk {} Clk~combout {} inst3 {} inst2 {} } { 0.000ns 0.000ns 1.489ns 0.541ns } { 0.000ns 0.708ns 0.809ns 0.574ns } "" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { Clk {} Clk~combout {} inst3 {} inst2 {} } { 0.000ns 0.000ns 1.489ns 0.541ns } { 0.000ns 0.708ns 0.809ns 0.574ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 240 424 488 320 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q3 inst 10.777 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q3\" through register \"inst\" is 10.777 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 7.477 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 7.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns Clk 1 CLK PIN_F14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F14; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 288 -24 144 304 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.809 ns) 3.006 ns inst3 2 REG LC_X18_Y13_N3 3 " "Info: 2: + IC(1.489 ns) + CELL(0.809 ns) = 3.006 ns; Loc. = LC_X18_Y13_N3; Fanout = 3; REG Node = 'inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { Clk inst3 } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 256 192 256 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.809 ns) 4.356 ns inst2 3 REG LC_X18_Y13_N5 3 " "Info: 3: + IC(0.541 ns) + CELL(0.809 ns) = 4.356 ns; Loc. = LC_X18_Y13_N5; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { inst3 inst2 } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 240 424 488 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.809 ns) 6.362 ns inst1 4 REG LC_X19_Y12_N8 3 " "Info: 4: + IC(1.197 ns) + CELL(0.809 ns) = 6.362 ns; Loc. = LC_X19_Y12_N8; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { inst2 inst1 } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 224 656 720 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.574 ns) 7.477 ns inst 5 REG LC_X19_Y12_N2 2 " "Info: 5: + IC(0.541 ns) + CELL(0.574 ns) = 7.477 ns; Loc. = LC_X19_Y12_N2; Fanout = 2; REG Node = 'inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { inst1 inst } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 208 880 944 288 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.709 ns ( 49.61 % ) " "Info: Total cell delay = 3.709 ns ( 49.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.768 ns ( 50.39 % ) " "Info: Total interconnect delay = 3.768 ns ( 50.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.477 ns" { Clk inst3 inst2 inst1 inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.477 ns" { Clk {} Clk~combout {} inst3 {} inst2 {} inst1 {} inst {} } { 0.000ns 0.000ns 1.489ns 0.541ns 1.197ns 0.541ns } { 0.000ns 0.708ns 0.809ns 0.809ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 208 880 944 288 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.065 ns + Longest register pin " "Info: + Longest register to pin delay is 3.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X19_Y12_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y12_N2; Fanout = 2; REG Node = 'inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 208 880 944 288 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(1.454 ns) 3.065 ns Q3 2 PIN PIN_F18 0 " "Info: 2: + IC(1.611 ns) + CELL(1.454 ns) = 3.065 ns; Loc. = PIN_F18; Fanout = 0; PIN Node = 'Q3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.065 ns" { inst Q3 } "NODE_NAME" } } { "Bc.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/B/Bc.bdf" { { 224 1016 1192 240 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 47.44 % ) " "Info: Total cell delay = 1.454 ns ( 47.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.611 ns ( 52.56 % ) " "Info: Total interconnect delay = 1.611 ns ( 52.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.065 ns" { inst Q3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.065 ns" { inst {} Q3 {} } { 0.000ns 1.611ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.477 ns" { Clk inst3 inst2 inst1 inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.477 ns" { Clk {} Clk~combout {} inst3 {} inst2 {} inst1 {} inst {} } { 0.000ns 0.000ns 1.489ns 0.541ns 1.197ns 0.541ns } { 0.000ns 0.708ns 0.809ns 0.809ns 0.809ns 0.574ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.065 ns" { inst Q3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.065 ns" { inst {} Q3 {} } { 0.000ns 1.611ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 08 11:23:35 2020 " "Info: Processing ended: Mon Jun 08 11:23:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
