# do testeerror.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:34 on Nov 12,2024
# vlog -work work testeerror.vo 
# -- Compiling module half_adder_fault
# 
# Top level modules:
# 	half_adder_fault
# End time: 17:09:34 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:34 on Nov 12,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module half_adder_fault_vlg_vec_tst
# 
# Top level modules:
# 	half_adder_fault_vlg_vec_tst
# End time: 17:09:34 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.half_adder_fault_vlg_vec_tst 
# Start time: 17:09:34 on Nov 12,2024
# Loading work.half_adder_fault_vlg_vec_tst
# Loading work.half_adder_fault
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Note: $finish    : Waveform.vwf.vt(49)
#    Time: 4 us  Iteration: 0  Instance: /half_adder_fault_vlg_vec_tst
# End time: 17:09:34 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
