# ğŸ“… Week 0 â€” Setup & Tools

## ğŸ“Œ Task 1: Create GitHub Repo & Document Summary
- Repository created: **RISC-V_SOC_Tapeout**
- Purpose: To track and document my progress in the **RISC-V SoC Tapeout Program (VSD)**.
- This repo will have **week-wise folders** (Week0, Week1, â€¦) with tasks, notes, and proofs.
- Week 0 focuses on **environment setup and EDA tool installation**.

## ğŸ“Œ Task 2: Install Tools in Ubuntu VM
According to the program guidelines, I prepared the following setup:

### ğŸ–¥ï¸ System Setup
- Virtual Machine: Oracle VirtualBox  
- OS: Ubuntu 20.04 LTS (Desktop, 64-bit)  
- Configuration:  
  - **RAM:** 6 GB  
  - **Disk:** 50 GB  
  - **CPU:** 4 vCPUs  

### ğŸ› ï¸ Tools to Install
- **Yosys** â†’ RTL Synthesis & Logic Optimization  
- **Icarus Verilog (iverilog)** â†’ Verilog Simulation  
- **GTKWave** â†’ Waveform Viewer  
- **Ngspice** â†’ Circuit Simulation  
- **Magic** â†’ Layout Design & DRC  
- **OpenLane** â†’ End-to-End Physical Design Flow  

---

## ğŸ“¸ Installation Snapshots
Below are screenshots for tool installation verification.

- Yosys â†’ ![Yosys Installed](yosys.png)  
- Icarus Verilog â†’ ![Iverilog Installed](iverilog.png)  
- GTKWave â†’ ![GTKWave Installed](gtkwave.png)  
- Ngspice â†’ ![Ngspice Installed](ngspice.png)  
- Magic â†’ ![Magic Installed](magic.png)  
- Magic (additional) â†’ ![Magic Installed 2](Magic2.png)
- OpenLane â†’![OpenLane Installed](OpenLane.png) 
- Tools Version â†’ ![Tools Version](Tools_Version.png)  

---

## âœ… Status
- Repository created: âœ”ï¸  
- VM setup completed: âœ”ï¸  
- Tool installation: âœ”ï¸ (screenshots added for Yosys, iVerilog, GTKWave, Ngspice, Magic, OpenLane)  
- README updated with verified snapshots: âœ”ï¸

---

## ğŸ™ Acknowledgment
Thanks to **VSD (VLSI System Design)** for organizing the RISC-V SoC Tapeout Program and providing open-source learning opportunities.
