// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_append_payload_512_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tx_rethShift2payFifo_dout,
        tx_rethShift2payFifo_num_data_valid,
        tx_rethShift2payFifo_fifo_cap,
        tx_rethShift2payFifo_empty_n,
        tx_rethShift2payFifo_read,
        tx_aethShift2payFifo_dout,
        tx_aethShift2payFifo_num_data_valid,
        tx_aethShift2payFifo_fifo_cap,
        tx_aethShift2payFifo_empty_n,
        tx_aethShift2payFifo_read,
        tx_exh2payFifo_dout,
        tx_exh2payFifo_num_data_valid,
        tx_exh2payFifo_fifo_cap,
        tx_exh2payFifo_empty_n,
        tx_exh2payFifo_read,
        tx_rawPayFifo_dout,
        tx_rawPayFifo_num_data_valid,
        tx_rawPayFifo_fifo_cap,
        tx_rawPayFifo_empty_n,
        tx_rawPayFifo_read,
        tx_packetInfoFifo_dout,
        tx_packetInfoFifo_num_data_valid,
        tx_packetInfoFifo_fifo_cap,
        tx_packetInfoFifo_empty_n,
        tx_packetInfoFifo_read,
        tx_exh2shiftFifo_din,
        tx_exh2shiftFifo_num_data_valid,
        tx_exh2shiftFifo_fifo_cap,
        tx_exh2shiftFifo_full_n,
        tx_exh2shiftFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] tx_rethShift2payFifo_dout;
input  [1:0] tx_rethShift2payFifo_num_data_valid;
input  [1:0] tx_rethShift2payFifo_fifo_cap;
input   tx_rethShift2payFifo_empty_n;
output   tx_rethShift2payFifo_read;
input  [1023:0] tx_aethShift2payFifo_dout;
input  [1:0] tx_aethShift2payFifo_num_data_valid;
input  [1:0] tx_aethShift2payFifo_fifo_cap;
input   tx_aethShift2payFifo_empty_n;
output   tx_aethShift2payFifo_read;
input  [1023:0] tx_exh2payFifo_dout;
input  [2:0] tx_exh2payFifo_num_data_valid;
input  [2:0] tx_exh2payFifo_fifo_cap;
input   tx_exh2payFifo_empty_n;
output   tx_exh2payFifo_read;
input  [1023:0] tx_rawPayFifo_dout;
input  [2:0] tx_rawPayFifo_num_data_valid;
input  [2:0] tx_rawPayFifo_fifo_cap;
input   tx_rawPayFifo_empty_n;
output   tx_rawPayFifo_read;
input  [2:0] tx_packetInfoFifo_dout;
input  [1:0] tx_packetInfoFifo_num_data_valid;
input  [1:0] tx_packetInfoFifo_fifo_cap;
input   tx_packetInfoFifo_empty_n;
output   tx_packetInfoFifo_read;
output  [1023:0] tx_exh2shiftFifo_din;
input  [1:0] tx_exh2shiftFifo_num_data_valid;
input  [1:0] tx_exh2shiftFifo_fifo_cap;
input   tx_exh2shiftFifo_full_n;
output   tx_exh2shiftFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tx_rethShift2payFifo_read;
reg tx_aethShift2payFifo_read;
reg tx_exh2payFifo_read;
reg tx_rawPayFifo_read;
reg tx_packetInfoFifo_read;
reg[1023:0] tx_exh2shiftFifo_din;
reg tx_exh2shiftFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_382_i_nbreadreq_fu_84_p3;
reg    ap_predicate_op36_read_state1;
wire   [0:0] tmp_381_i_nbreadreq_fu_98_p3;
reg    ap_predicate_op51_read_state1;
wire   [0:0] tmp_i_319_nbreadreq_fu_112_p3;
reg    ap_predicate_op67_read_state1;
wire   [0:0] tmp_380_i_nbreadreq_fu_126_p3;
reg    ap_predicate_op82_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_140_p3;
reg    ap_predicate_op92_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] state_6_load_reg_423;
reg   [0:0] tmp_382_i_reg_434;
reg    ap_predicate_op105_write_state2;
reg   [0:0] tmp_381_i_reg_456;
reg    ap_predicate_op109_write_state2;
reg   [0:0] tmp_i_319_reg_478;
reg   [0:0] tmp_190_reg_487;
reg    ap_predicate_op110_write_state2;
reg   [0:0] info_hasPayload_load_reg_430;
reg    ap_predicate_op112_write_state2;
reg   [0:0] tmp_380_i_reg_491;
reg    ap_predicate_op114_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] state_6;
reg   [0:0] firstPayload;
reg   [0:0] info_isAETH;
reg   [0:0] info_hasPayload;
reg   [127:0] prevWord_data_V_7;
reg    tx_packetInfoFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_exh2payFifo_blk_n;
reg    tx_exh2shiftFifo_blk_n;
reg    tx_aethShift2payFifo_blk_n;
reg    tx_rethShift2payFifo_blk_n;
reg    tx_rawPayFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] info_hasPayload_load_load_fu_191_p1;
wire   [511:0] currWord_data_V_14_fu_199_p1;
wire   [511:0] p_Result_68_fu_211_p5;
wire   [0:0] firstPayload_load_load_fu_183_p1;
reg   [64:0] tmp_88_reg_451;
wire   [511:0] currWord_data_V_fu_245_p1;
wire   [511:0] p_Result_s_fu_261_p5;
reg   [64:0] tmp_reg_473;
reg   [1023:0] tx_exh2payFifo_read_reg_482;
wire   [0:0] tmp_190_fu_305_p3;
reg   [1023:0] tx_rawPayFifo_read_reg_495;
wire   [511:0] ap_phi_reg_pp0_iter0_sendWord_data_V_21_reg_161;
reg   [511:0] ap_phi_reg_pp0_iter1_sendWord_data_V_21_reg_161;
wire   [511:0] ap_phi_reg_pp0_iter0_sendWord_data_V_19_reg_170;
reg   [511:0] ap_phi_reg_pp0_iter1_sendWord_data_V_19_reg_170;
wire   [2:0] select_ln2289_fu_319_p3;
wire   [2:0] select_ln2254_fu_385_p3;
wire   [0:0] currWord_last_V_19_fu_203_p3;
wire   [0:0] currWord_last_V_18_fu_249_p3;
wire   [0:0] currWord_last_V_fu_333_p3;
wire   [0:0] trunc_ln2252_fu_353_p1;
wire   [127:0] trunc_ln2269_fu_295_p1;
wire   [1023:0] zext_ln2353_fu_406_p1;
reg    ap_block_pp0_stage0_01001;
wire   [1023:0] zext_ln2325_fu_418_p1;
wire   [31:0] trunc_ln628_fu_257_p1;
wire   [0:0] tmp_187_fu_357_p3;
wire   [576:0] tmp_89_fu_399_p3;
wire   [576:0] tmp_s_fu_411_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_253;
reg    ap_condition_281;
reg    ap_condition_270;
reg    ap_condition_242;
reg    ap_condition_274;
reg    ap_condition_288;
reg    ap_condition_293;
reg    ap_condition_299;
reg    ap_condition_302;
reg    ap_condition_307;
reg    ap_condition_111;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 state_6 = 3'd0;
#0 firstPayload = 1'd1;
#0 info_isAETH = 1'd0;
#0 info_hasPayload = 1'd0;
#0 prevWord_data_V_7 = 128'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_270)) begin
        if ((1'b1 == ap_condition_281)) begin
            ap_phi_reg_pp0_iter1_sendWord_data_V_19_reg_170 <= currWord_data_V_fu_245_p1;
        end else if ((1'b1 == ap_condition_253)) begin
            ap_phi_reg_pp0_iter1_sendWord_data_V_19_reg_170 <= p_Result_s_fu_261_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_sendWord_data_V_19_reg_170 <= ap_phi_reg_pp0_iter0_sendWord_data_V_19_reg_170;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_270)) begin
        if ((1'b1 == ap_condition_274)) begin
            ap_phi_reg_pp0_iter1_sendWord_data_V_21_reg_161 <= currWord_data_V_14_fu_199_p1;
        end else if ((1'b1 == ap_condition_242)) begin
            ap_phi_reg_pp0_iter1_sendWord_data_V_21_reg_161 <= p_Result_68_fu_211_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_sendWord_data_V_21_reg_161 <= ap_phi_reg_pp0_iter0_sendWord_data_V_21_reg_161;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_6 == 3'd4) & ~(state_6 == 3'd1) & ~(state_6 == 3'd2) & ~(state_6 == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_140_p3 == 1'd1))) begin
        firstPayload <= 1'd1;
    end else if ((((tmp_381_i_nbreadreq_fu_98_p3 == 1'd1) & (state_6 == 3'd2) & (firstPayload_load_load_fu_183_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_382_i_nbreadreq_fu_84_p3 == 1'd1) & (state_6 == 3'd3) & (firstPayload_load_load_fu_183_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        firstPayload <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_270)) begin
        if ((1'b1 == ap_condition_111)) begin
            state_6 <= select_ln2254_fu_385_p3;
        end else if ((1'b1 == ap_condition_307)) begin
            state_6 <= 3'd0;
        end else if ((1'b1 == ap_condition_302)) begin
            state_6 <= select_ln2289_fu_319_p3;
        end else if ((1'b1 == ap_condition_299)) begin
            state_6 <= 3'd0;
        end else if ((1'b1 == ap_condition_293)) begin
            state_6 <= 3'd0;
        end else if ((1'b1 == ap_condition_288)) begin
            state_6 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_6 == 3'd4) & ~(state_6 == 3'd1) & ~(state_6 == 3'd2) & ~(state_6 == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_140_p3 == 1'd1))) begin
        info_hasPayload <= tx_packetInfoFifo_dout[32'd2];
        info_isAETH <= trunc_ln2252_fu_353_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        info_hasPayload_load_reg_430 <= info_hasPayload;
        state_6_load_reg_423 <= state_6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_319_nbreadreq_fu_112_p3 == 1'd1) & (state_6 == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        prevWord_data_V_7 <= trunc_ln2269_fu_295_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_319_nbreadreq_fu_112_p3 == 1'd1) & (state_6 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_190_reg_487 <= tx_exh2payFifo_dout[1024'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((state_6 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_380_i_reg_491 <= tmp_380_i_nbreadreq_fu_126_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_6 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_381_i_reg_456 <= tmp_381_i_nbreadreq_fu_98_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_6 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_382_i_reg_434 <= tmp_382_i_nbreadreq_fu_84_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_382_i_nbreadreq_fu_84_p3 == 1'd1) & (state_6 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_88_reg_451 <= {{tx_rethShift2payFifo_dout[576:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((state_6 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_319_reg_478 <= tmp_i_319_nbreadreq_fu_112_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_381_i_nbreadreq_fu_98_p3 == 1'd1) & (state_6 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_473 <= {{tx_aethShift2payFifo_dout[576:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op67_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_exh2payFifo_read_reg_482 <= tx_exh2payFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op82_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_rawPayFifo_read_reg_495 <= tx_rawPayFifo_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op51_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        tx_aethShift2payFifo_blk_n = tx_aethShift2payFifo_empty_n;
    end else begin
        tx_aethShift2payFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op51_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_aethShift2payFifo_read = 1'b1;
    end else begin
        tx_aethShift2payFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op67_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        tx_exh2payFifo_blk_n = tx_exh2payFifo_empty_n;
    end else begin
        tx_exh2payFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op67_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_exh2payFifo_read = 1'b1;
    end else begin
        tx_exh2payFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op114_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op112_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op110_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op109_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)))) begin
        tx_exh2shiftFifo_blk_n = tx_exh2shiftFifo_full_n;
    end else begin
        tx_exh2shiftFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op114_write_state2 == 1'b1))) begin
        tx_exh2shiftFifo_din = tx_rawPayFifo_read_reg_495;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op112_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op110_write_state2 == 1'b1)))) begin
        tx_exh2shiftFifo_din = tx_exh2payFifo_read_reg_482;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op109_write_state2 == 1'b1))) begin
        tx_exh2shiftFifo_din = zext_ln2325_fu_418_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op105_write_state2 == 1'b1))) begin
        tx_exh2shiftFifo_din = zext_ln2353_fu_406_p1;
    end else begin
        tx_exh2shiftFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op114_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op112_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op110_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op109_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op105_write_state2 == 1'b1)))) begin
        tx_exh2shiftFifo_write = 1'b1;
    end else begin
        tx_exh2shiftFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op92_read_state1 == 1'b1))) begin
        tx_packetInfoFifo_blk_n = tx_packetInfoFifo_empty_n;
    end else begin
        tx_packetInfoFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op92_read_state1 == 1'b1))) begin
        tx_packetInfoFifo_read = 1'b1;
    end else begin
        tx_packetInfoFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op82_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        tx_rawPayFifo_blk_n = tx_rawPayFifo_empty_n;
    end else begin
        tx_rawPayFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op82_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_rawPayFifo_read = 1'b1;
    end else begin
        tx_rawPayFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op36_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        tx_rethShift2payFifo_blk_n = tx_rethShift2payFifo_empty_n;
    end else begin
        tx_rethShift2payFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op36_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_rethShift2payFifo_read = 1'b1;
    end else begin
        tx_rethShift2payFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op114_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op112_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op110_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op109_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op105_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op82_read_state1 == 1'b1) & (tx_rawPayFifo_empty_n == 1'b0)) | ((ap_predicate_op67_read_state1 == 1'b1) & (tx_exh2payFifo_empty_n == 1'b0)) | ((ap_predicate_op51_read_state1 == 1'b1) & (tx_aethShift2payFifo_empty_n == 1'b0)) | ((ap_predicate_op36_read_state1 == 1'b1) & (tx_rethShift2payFifo_empty_n == 1'b0)) | ((tx_packetInfoFifo_empty_n == 1'b0) & (ap_predicate_op92_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op114_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op112_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op110_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op109_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op105_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op82_read_state1 == 1'b1) & (tx_rawPayFifo_empty_n == 1'b0)) | ((ap_predicate_op67_read_state1 == 1'b1) & (tx_exh2payFifo_empty_n == 1'b0)) | ((ap_predicate_op51_read_state1 == 1'b1) & (tx_aethShift2payFifo_empty_n == 1'b0)) | ((ap_predicate_op36_read_state1 == 1'b1) & (tx_rethShift2payFifo_empty_n == 1'b0)) | ((tx_packetInfoFifo_empty_n == 1'b0) & (ap_predicate_op92_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op114_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op112_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op110_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op109_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op105_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op82_read_state1 == 1'b1) & (tx_rawPayFifo_empty_n == 1'b0)) | ((ap_predicate_op67_read_state1 == 1'b1) & (tx_exh2payFifo_empty_n == 1'b0)) | ((ap_predicate_op51_read_state1 == 1'b1) & (tx_aethShift2payFifo_empty_n == 1'b0)) | ((ap_predicate_op36_read_state1 == 1'b1) & (tx_rethShift2payFifo_empty_n == 1'b0)) | ((tx_packetInfoFifo_empty_n == 1'b0) & (ap_predicate_op92_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op82_read_state1 == 1'b1) & (tx_rawPayFifo_empty_n == 1'b0)) | ((ap_predicate_op67_read_state1 == 1'b1) & (tx_exh2payFifo_empty_n == 1'b0)) | ((ap_predicate_op51_read_state1 == 1'b1) & (tx_aethShift2payFifo_empty_n == 1'b0)) | ((ap_predicate_op36_read_state1 == 1'b1) & (tx_rethShift2payFifo_empty_n == 1'b0)) | ((tx_packetInfoFifo_empty_n == 1'b0) & (ap_predicate_op92_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op114_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op112_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op110_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op109_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op105_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_111 = (~(state_6 == 3'd4) & ~(state_6 == 3'd1) & ~(state_6 == 3'd2) & ~(state_6 == 3'd3) & (tmp_i_nbreadreq_fu_140_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_242 = ((tmp_382_i_nbreadreq_fu_84_p3 == 1'd1) & (state_6 == 3'd3) & (firstPayload_load_load_fu_183_p1 == 1'd1));
end

always @ (*) begin
    ap_condition_253 = ((tmp_381_i_nbreadreq_fu_98_p3 == 1'd1) & (state_6 == 3'd2) & (firstPayload_load_load_fu_183_p1 == 1'd1));
end

always @ (*) begin
    ap_condition_270 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_274 = ((tmp_382_i_nbreadreq_fu_84_p3 == 1'd1) & (state_6 == 3'd3) & (firstPayload_load_load_fu_183_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_281 = ((tmp_381_i_nbreadreq_fu_98_p3 == 1'd1) & (state_6 == 3'd2) & (firstPayload_load_load_fu_183_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_288 = ((tmp_382_i_nbreadreq_fu_84_p3 == 1'd1) & (state_6 == 3'd3) & (currWord_last_V_19_fu_203_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_293 = ((tmp_381_i_nbreadreq_fu_98_p3 == 1'd1) & (state_6 == 3'd2) & (currWord_last_V_18_fu_249_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_299 = ((tmp_i_319_nbreadreq_fu_112_p3 == 1'd1) & (state_6 == 3'd1) & (tmp_190_fu_305_p3 == 1'd1) & (info_hasPayload_load_load_fu_191_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_302 = ((tmp_i_319_nbreadreq_fu_112_p3 == 1'd1) & (state_6 == 3'd1) & (tmp_190_fu_305_p3 == 1'd1) & (info_hasPayload_load_load_fu_191_p1 == 1'd1));
end

always @ (*) begin
    ap_condition_307 = ((tmp_380_i_nbreadreq_fu_126_p3 == 1'd1) & (state_6 == 3'd4) & (currWord_last_V_fu_333_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_sendWord_data_V_19_reg_170 = 'bx;

assign ap_phi_reg_pp0_iter0_sendWord_data_V_21_reg_161 = 'bx;

always @ (*) begin
    ap_predicate_op105_write_state2 = ((tmp_382_i_reg_434 == 1'd1) & (state_6_load_reg_423 == 3'd3));
end

always @ (*) begin
    ap_predicate_op109_write_state2 = ((tmp_381_i_reg_456 == 1'd1) & (state_6_load_reg_423 == 3'd2));
end

always @ (*) begin
    ap_predicate_op110_write_state2 = ((tmp_190_reg_487 == 1'd0) & (tmp_i_319_reg_478 == 1'd1) & (state_6_load_reg_423 == 3'd1));
end

always @ (*) begin
    ap_predicate_op112_write_state2 = ((info_hasPayload_load_reg_430 == 1'd0) & (tmp_190_reg_487 == 1'd1) & (tmp_i_319_reg_478 == 1'd1) & (state_6_load_reg_423 == 3'd1));
end

always @ (*) begin
    ap_predicate_op114_write_state2 = ((tmp_380_i_reg_491 == 1'd1) & (state_6_load_reg_423 == 3'd4));
end

always @ (*) begin
    ap_predicate_op36_read_state1 = ((tmp_382_i_nbreadreq_fu_84_p3 == 1'd1) & (state_6 == 3'd3));
end

always @ (*) begin
    ap_predicate_op51_read_state1 = ((tmp_381_i_nbreadreq_fu_98_p3 == 1'd1) & (state_6 == 3'd2));
end

always @ (*) begin
    ap_predicate_op67_read_state1 = ((tmp_i_319_nbreadreq_fu_112_p3 == 1'd1) & (state_6 == 3'd1));
end

always @ (*) begin
    ap_predicate_op82_read_state1 = ((tmp_380_i_nbreadreq_fu_126_p3 == 1'd1) & (state_6 == 3'd4));
end

always @ (*) begin
    ap_predicate_op92_read_state1 = (~(state_6 == 3'd4) & ~(state_6 == 3'd1) & ~(state_6 == 3'd2) & ~(state_6 == 3'd3) & (tmp_i_nbreadreq_fu_140_p3 == 1'd1));
end

assign currWord_data_V_14_fu_199_p1 = tx_rethShift2payFifo_dout[511:0];

assign currWord_data_V_fu_245_p1 = tx_aethShift2payFifo_dout[511:0];

assign currWord_last_V_18_fu_249_p3 = tx_aethShift2payFifo_dout[1024'd576];

assign currWord_last_V_19_fu_203_p3 = tx_rethShift2payFifo_dout[1024'd576];

assign currWord_last_V_fu_333_p3 = tx_rawPayFifo_dout[1024'd576];

assign firstPayload_load_load_fu_183_p1 = firstPayload;

assign info_hasPayload_load_load_fu_191_p1 = info_hasPayload;

assign p_Result_68_fu_211_p5 = {{currWord_data_V_14_fu_199_p1[511:128]}, {prevWord_data_V_7}};

assign p_Result_s_fu_261_p5 = {{currWord_data_V_fu_245_p1[511:32]}, {trunc_ln628_fu_257_p1}};

assign select_ln2254_fu_385_p3 = ((tmp_187_fu_357_p3[0:0] == 1'b1) ? 3'd1 : 3'd4);

assign select_ln2289_fu_319_p3 = ((info_isAETH[0:0] == 1'b1) ? 3'd2 : 3'd3);

assign tmp_187_fu_357_p3 = tx_packetInfoFifo_dout[32'd1];

assign tmp_190_fu_305_p3 = tx_exh2payFifo_dout[1024'd576];

assign tmp_380_i_nbreadreq_fu_126_p3 = tx_rawPayFifo_empty_n;

assign tmp_381_i_nbreadreq_fu_98_p3 = tx_aethShift2payFifo_empty_n;

assign tmp_382_i_nbreadreq_fu_84_p3 = tx_rethShift2payFifo_empty_n;

assign tmp_89_fu_399_p3 = {{tmp_88_reg_451}, {ap_phi_reg_pp0_iter1_sendWord_data_V_21_reg_161}};

assign tmp_i_319_nbreadreq_fu_112_p3 = tx_exh2payFifo_empty_n;

assign tmp_i_nbreadreq_fu_140_p3 = tx_packetInfoFifo_empty_n;

assign tmp_s_fu_411_p3 = {{tmp_reg_473}, {ap_phi_reg_pp0_iter1_sendWord_data_V_19_reg_170}};

assign trunc_ln2252_fu_353_p1 = tx_packetInfoFifo_dout[0:0];

assign trunc_ln2269_fu_295_p1 = tx_exh2payFifo_dout[127:0];

assign trunc_ln628_fu_257_p1 = prevWord_data_V_7[31:0];

assign zext_ln2325_fu_418_p1 = tmp_s_fu_411_p3;

assign zext_ln2353_fu_406_p1 = tmp_89_fu_399_p3;

endmodule //rocev2_top_append_payload_512_0_s
