# system info ECE5722hw5ab_tb on 2023.11.09.20:46:01
system_info:
name,value
DEVICE,5CEBA4F23C7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1699580736
#
#
# Files generated for ECE5722hw5ab_tb on 2023.11.09.20:46:01
files:
filepath,kind,attributes,module,is_top
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/ECE5722hw5ab_tb.v,VERILOG,,ECE5722hw5ab_tb,true
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab.v,VERILOG,,ECE5722hw5ab,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0.v,VERILOG,,ECE5722hw5ab_nios2_gen2_0,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_onchip_memory2_0.hex,HEX,,ECE5722hw5ab_onchip_memory2_0,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_onchip_memory2_0.v,VERILOG,,ECE5722hw5ab_onchip_memory2_0,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_pio_0.v,VERILOG,,ECE5722hw5ab_pio_0,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0.v,VERILOG,,ECE5722hw5ab_mm_interconnect_0,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_irq_mapper.sv,SYSTEM_VERILOG,,ECE5722hw5ab_irq_mapper,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu.sdc,SDC,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu.v,VERILOG,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_nios2_gen2_0_cpu_test_bench.v,VERILOG,,ECE5722hw5ab_nios2_gen2_0_cpu,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_router,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_router_001,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_router_002,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_router_004,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_cmd_demux,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_cmd_demux_001,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_cmd_mux,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_cmd_mux,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_cmd_mux_002,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_cmd_mux_002,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_rsp_demux_002,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_rsp_mux,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_rsp_mux,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_rsp_mux_001,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_rsp_mux_001,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,ECE5722hw5ab_mm_interconnect_0_avalon_st_adapter,false
ECE5722hw5ab/testbench/ECE5722hw5ab_tb/simulation/submodules/ECE5722hw5ab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,ECE5722hw5ab_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ECE5722hw5ab_tb.ECE5722hw5ab_inst,ECE5722hw5ab
ECE5722hw5ab_tb.ECE5722hw5ab_inst.nios2_gen2_0,ECE5722hw5ab_nios2_gen2_0
ECE5722hw5ab_tb.ECE5722hw5ab_inst.nios2_gen2_0.cpu,ECE5722hw5ab_nios2_gen2_0_cpu
ECE5722hw5ab_tb.ECE5722hw5ab_inst.onchip_memory2_0,ECE5722hw5ab_onchip_memory2_0
ECE5722hw5ab_tb.ECE5722hw5ab_inst.pio_0,ECE5722hw5ab_pio_0
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0,ECE5722hw5ab_mm_interconnect_0
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.router,ECE5722hw5ab_mm_interconnect_0_router
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.router_001,ECE5722hw5ab_mm_interconnect_0_router_001
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.router_002,ECE5722hw5ab_mm_interconnect_0_router_002
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.router_003,ECE5722hw5ab_mm_interconnect_0_router_002
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.router_004,ECE5722hw5ab_mm_interconnect_0_router_004
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.cmd_demux,ECE5722hw5ab_mm_interconnect_0_cmd_demux
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.cmd_demux_001,ECE5722hw5ab_mm_interconnect_0_cmd_demux_001
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.rsp_demux,ECE5722hw5ab_mm_interconnect_0_cmd_demux_001
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.rsp_demux_001,ECE5722hw5ab_mm_interconnect_0_cmd_demux_001
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.cmd_mux,ECE5722hw5ab_mm_interconnect_0_cmd_mux
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.cmd_mux_001,ECE5722hw5ab_mm_interconnect_0_cmd_mux
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.cmd_mux_002,ECE5722hw5ab_mm_interconnect_0_cmd_mux_002
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.rsp_demux_002,ECE5722hw5ab_mm_interconnect_0_rsp_demux_002
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.rsp_mux,ECE5722hw5ab_mm_interconnect_0_rsp_mux
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.rsp_mux_001,ECE5722hw5ab_mm_interconnect_0_rsp_mux_001
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.avalon_st_adapter,ECE5722hw5ab_mm_interconnect_0_avalon_st_adapter
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,ECE5722hw5ab_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.avalon_st_adapter_001,ECE5722hw5ab_mm_interconnect_0_avalon_st_adapter
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,ECE5722hw5ab_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.avalon_st_adapter_002,ECE5722hw5ab_mm_interconnect_0_avalon_st_adapter
ECE5722hw5ab_tb.ECE5722hw5ab_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,ECE5722hw5ab_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ECE5722hw5ab_tb.ECE5722hw5ab_inst.irq_mapper,ECE5722hw5ab_irq_mapper
ECE5722hw5ab_tb.ECE5722hw5ab_inst.rst_controller,altera_reset_controller
ECE5722hw5ab_tb.ECE5722hw5ab_inst_clk_bfm,altera_avalon_clock_source
ECE5722hw5ab_tb.ECE5722hw5ab_inst_ledab_bfm,altera_conduit_bfm
ECE5722hw5ab_tb.ECE5722hw5ab_inst_reset_bfm,altera_avalon_reset_source
