	component mySystem is
		port (
			clk_clk                            : in  std_logic                    := 'X';             -- clk
			input_key_0_keys_writebyteenable_n : in  std_logic_vector(3 downto 0) := (others => 'X'); -- writebyteenable_n
			input_key_0_keys_readdata          : out std_logic_vector(3 downto 0);                    -- readdata
			reset_reset_n                      : in  std_logic                    := 'X';             -- reset_n
			segmentdisplay_0_display_select    : out std_logic_vector(3 downto 0);                    -- select
			segmentdisplay_0_display_segment   : out std_logic_vector(7 downto 0);                    -- segment
			uart_fast_0_uart_rx                : in  std_logic                    := 'X';             -- rx
			uart_fast_0_uart_tx                : out std_logic                                        -- tx
		);
	end component mySystem;

