#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002033648d320 .scope module, "main_tb" "main_tb" 2 3;
 .timescale -9 -12;
v0000020336524770_0 .var "clk", 0 0;
S_000002033648d4b0 .scope module, "uut" "main" 2 11, 3 3 0, S_000002033648d320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
RS_00000203364c6ba8 .resolv tri, L_00000203364c0cf0, L_00000203364c0ba0;
L_00000203364c1070 .functor BUFZ 32, RS_00000203364c6ba8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020336522ee0_0 .net "addr26", 25 0, L_00000203364c18c0;  1 drivers
v0000020336523a20_0 .net "alu_ctrl", 4 0, v000002033651d9f0_0;  1 drivers
v0000020336522b20_0 .net "alu_result", 31 0, v00000203364abe70_0;  1 drivers
v0000020336522d00_0 .net "alu_src", 0 0, v000002033651d1d0_0;  1 drivers
v0000020336522f80_0 .net "bool_eq", 0 0, v00000203364ac370_0;  1 drivers
v0000020336522260_0 .net "bool_gt", 0 0, v000002033651cb90_0;  1 drivers
v00000203365221c0_0 .net "bool_gte", 0 0, v000002033651c410_0;  1 drivers
v0000020336523020_0 .net "bool_gtu", 0 0, v000002033651d450_0;  1 drivers
v0000020336523b60_0 .net "bool_lt", 0 0, v000002033651d810_0;  1 drivers
v0000020336523c00_0 .net "bool_lte", 0 0, v000002033651d090_0;  1 drivers
v0000020336523660_0 .net "bool_ltu", 0 0, v000002033651d8b0_0;  1 drivers
v0000020336523de0_0 .net "branch_eq", 0 0, v000002033651cff0_0;  1 drivers
v00000203365230c0_0 .net "branch_gt", 0 0, v000002033651c9b0_0;  1 drivers
v0000020336523160_0 .net "branch_gte", 0 0, v000002033651c5f0_0;  1 drivers
v0000020336523200_0 .net "branch_gtu", 0 0, v000002033651d310_0;  1 drivers
v0000020336523e80_0 .net "branch_lt", 0 0, v000002033651dbd0_0;  1 drivers
v0000020336522300_0 .net "branch_lte", 0 0, v000002033651c730_0;  1 drivers
v0000020336523520_0 .net "branch_ltu", 0 0, v000002033651d770_0;  1 drivers
v00000203365233e0_0 .net "branch_ne", 0 0, v000002033651dd10_0;  1 drivers
o00000203364c66c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020336523f20_0 .net "branch_neq", 0 0, o00000203364c66c8;  0 drivers
v0000020336523fc0_0 .net "clk", 0 0, v0000020336524770_0;  1 drivers
o00000203364c6428 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000203365235c0_0 .net "d", 31 0, o00000203364c6428;  0 drivers
v0000020336523340_0 .net "data1", 31 0, L_00000203364c1070;  1 drivers
v0000020336522760_0 .net "data2", 31 0, L_0000020336525fd0;  1 drivers
v00000203365223a0_0 .net "imm16", 15 0, L_00000203364c1380;  1 drivers
v0000020336523700_0 .net "imm_se", 31 0, L_0000020336525030;  1 drivers
v0000020336522440_0 .net "imm_ze", 31 0, L_0000020336525c10;  1 drivers
v00000203365224e0_0 .net "instruction", 31 0, L_00000203364c1700;  1 drivers
v0000020336522580_0 .net "jump", 0 0, v000002033651db30_0;  1 drivers
v0000020336525ad0_0 .net "jump_reg", 0 0, v000002033651de50_0;  1 drivers
v0000020336524ef0_0 .net "link", 0 0, v000002033651c7d0_0;  1 drivers
v00000203365249f0_0 .net "mem_read", 0 0, v000002033651c4b0_0;  1 drivers
v0000020336524310_0 .net "mem_to_reg", 0 0, v000002033651def0_0;  1 drivers
v0000020336524630_0 .net "mem_write", 0 0, v000002033651c0f0_0;  1 drivers
v0000020336525210_0 .net "next_pc", 31 0, v000002033651eec0_0;  1 drivers
L_00000203365260f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_00000203364c6608 .resolv tri, v000002033651f280_0, L_00000203365260f8;
v00000203365243b0_0 .net8 "pc_out", 31 0, RS_00000203364c6608;  2 drivers
RS_00000203364c5be8 .resolv tri, L_00000203364c1930, L_00000203365250d0;
v00000203365257b0_0 .net8 "rd", 4 0, RS_00000203364c5be8;  2 drivers
v0000020336525cb0_0 .net "read_data", 31 0, v000002033651d130_0;  1 drivers
v00000203365244f0_0 .net8 "read_data1", 31 0, RS_00000203364c6ba8;  2 drivers
RS_00000203364c5618 .resolv tri, L_00000203364c14d0, L_00000203364c0a50;
v0000020336524590_0 .net8 "read_data2", 31 0, RS_00000203364c5618;  2 drivers
v00000203365246d0_0 .net "reg_dst", 0 0, v000002033651caf0_0;  1 drivers
v0000020336524e50_0 .net "reg_write", 0 0, v000002033651cc30_0;  1 drivers
v0000020336525990_0 .net "rs", 4 0, L_00000203364c17e0;  1 drivers
v00000203365255d0_0 .net "rt", 4 0, L_00000203364c1460;  1 drivers
v0000020336525d50_0 .net "shamt", 4 0, L_00000203364c1850;  1 drivers
o00000203364c6488 .functor BUFZ 1, C4<z>; HiZ drive
v00000203365252b0_0 .net "we", 0 0, o00000203364c6488;  0 drivers
v0000020336524bd0_0 .net "write_data1", 31 0, L_0000020336525710;  1 drivers
L_0000020336525b70 .part RS_00000203364c6608, 0, 10;
L_0000020336524950 .part RS_00000203364c6608, 0, 10;
L_0000020336525710 .functor MUXZ 32, v00000203364abe70_0, v000002033651d130_0, v000002033651def0_0, C4<>;
L_00000203365250d0 .functor MUXZ 5, L_00000203364c1460, RS_00000203364c5be8, v000002033651caf0_0, C4<>;
L_0000020336525fd0 .functor MUXZ 32, RS_00000203364c5618, L_0000020336525030, v000002033651d1d0_0, C4<>;
S_000002033649dc60 .scope module, "alu" "ALU" 3 47, 4 3 0, S_000002033648d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "alu_ctrl";
    .port_info 1 /INPUT 32 "data1";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "data2";
    .port_info 4 /OUTPUT 32 "alu_result";
    .port_info 5 /OUTPUT 1 "bool_eq";
    .port_info 6 /OUTPUT 1 "bool_gt";
    .port_info 7 /OUTPUT 1 "bool_lt";
    .port_info 8 /OUTPUT 1 "bool_gte";
    .port_info 9 /OUTPUT 1 "bool_lte";
    .port_info 10 /OUTPUT 1 "bool_gtu";
    .port_info 11 /OUTPUT 1 "bool_ltu";
v00000203364abfb0_0 .net "alu_ctrl", 4 0, v000002033651d9f0_0;  alias, 1 drivers
v00000203364abe70_0 .var "alu_result", 31 0;
v00000203364ac370_0 .var "bool_eq", 0 0;
v000002033651cb90_0 .var "bool_gt", 0 0;
v000002033651c410_0 .var "bool_gte", 0 0;
v000002033651d450_0 .var "bool_gtu", 0 0;
v000002033651d810_0 .var "bool_lt", 0 0;
v000002033651d090_0 .var "bool_lte", 0 0;
v000002033651d8b0_0 .var "bool_ltu", 0 0;
v000002033651c550_0 .net "data1", 31 0, L_00000203364c1070;  alias, 1 drivers
v000002033651c690_0 .net "data2", 31 0, L_0000020336525fd0;  alias, 1 drivers
v000002033651c870_0 .net "instruction", 31 0, L_00000203364c1700;  alias, 1 drivers
E_00000203364bab80 .event anyedge, v00000203364abe70_0, v000002033651c690_0, v000002033651c550_0;
E_00000203364ba2c0 .event anyedge, v000002033651c690_0, v000002033651c550_0, v00000203364abfb0_0;
S_000002033649ddf0 .scope module, "data_memory" "Data_memory" 3 51, 5 3 0, S_000002033648d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 32 "read_data";
v000002033651ceb0_0 .net "address", 31 0, v00000203364abe70_0;  alias, 1 drivers
v000002033651df90_0 .net "clk", 0 0, v0000020336524770_0;  alias, 1 drivers
v000002033651dc70_0 .net "mem_read", 0 0, v000002033651c4b0_0;  alias, 1 drivers
v000002033651c370_0 .net "mem_write", 0 0, v000002033651c0f0_0;  alias, 1 drivers
v000002033651d270 .array "memory", 1023 0, 31 0;
v000002033651d130_0 .var "read_data", 31 0;
v000002033651d6d0_0 .net8 "write_data", 31 0, RS_00000203364c5618;  alias, 2 drivers
E_00000203364ba4c0 .event posedge, v000002033651df90_0;
S_0000020336494ce0 .scope module, "decode" "Decode" 3 34, 6 23 0, S_000002033648d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs";
    .port_info 2 /OUTPUT 5 "rt";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 5 "shamt";
    .port_info 5 /OUTPUT 16 "imm16";
    .port_info 6 /OUTPUT 32 "imm_se";
    .port_info 7 /OUTPUT 32 "imm_ze";
    .port_info 8 /OUTPUT 26 "addr26";
    .port_info 9 /OUTPUT 1 "reg_dst";
    .port_info 10 /OUTPUT 1 "alu_src";
    .port_info 11 /OUTPUT 1 "mem_to_reg";
    .port_info 12 /OUTPUT 1 "reg_write";
    .port_info 13 /OUTPUT 1 "mem_read";
    .port_info 14 /OUTPUT 1 "mem_write";
    .port_info 15 /OUTPUT 1 "branch_eq";
    .port_info 16 /OUTPUT 1 "branch_ne";
    .port_info 17 /OUTPUT 1 "branch_gt";
    .port_info 18 /OUTPUT 1 "branch_gte";
    .port_info 19 /OUTPUT 1 "branch_lt";
    .port_info 20 /OUTPUT 1 "branch_lte";
    .port_info 21 /OUTPUT 1 "branch_gtu";
    .port_info 22 /OUTPUT 1 "branch_ltu";
    .port_info 23 /OUTPUT 1 "jump";
    .port_info 24 /OUTPUT 1 "jump_reg";
    .port_info 25 /OUTPUT 1 "link";
    .port_info 26 /OUTPUT 5 "alu_ctrl";
L_00000203364c17e0 .functor BUFZ 5, L_00000203365248b0, C4<00000>, C4<00000>, C4<00000>;
L_00000203364c1460 .functor BUFZ 5, L_0000020336525670, C4<00000>, C4<00000>, C4<00000>;
L_00000203364c1930 .functor BUFZ 5, L_0000020336525850, C4<00000>, C4<00000>, C4<00000>;
L_00000203364c1850 .functor BUFZ 5, L_0000020336525a30, C4<00000>, C4<00000>, C4<00000>;
L_00000203364c1380 .functor BUFZ 16, L_0000020336524a90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000203364c18c0 .functor BUFZ 26, L_0000020336524db0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v000002033651ce10_0 .net *"_ivl_29", 0 0, L_0000020336524f90;  1 drivers
v000002033651d3b0_0 .net *"_ivl_30", 15 0, L_0000020336525170;  1 drivers
L_00000203365261d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002033651d950_0 .net/2u *"_ivl_34", 15 0, L_00000203365261d0;  1 drivers
v000002033651cf50_0 .net "addr26", 25 0, L_00000203364c18c0;  alias, 1 drivers
v000002033651c230_0 .net "addr_f", 25 0, L_0000020336524db0;  1 drivers
v000002033651d9f0_0 .var "alu_ctrl", 4 0;
v000002033651d1d0_0 .var "alu_src", 0 0;
v000002033651cff0_0 .var "branch_eq", 0 0;
v000002033651c9b0_0 .var "branch_gt", 0 0;
v000002033651c5f0_0 .var "branch_gte", 0 0;
v000002033651d310_0 .var "branch_gtu", 0 0;
v000002033651dbd0_0 .var "branch_lt", 0 0;
v000002033651c730_0 .var "branch_lte", 0 0;
v000002033651d770_0 .var "branch_ltu", 0 0;
v000002033651dd10_0 .var "branch_ne", 0 0;
v000002033651d590_0 .net "funct", 5 0, L_0000020336524450;  1 drivers
v000002033651da90_0 .net "imm16", 15 0, L_00000203364c1380;  alias, 1 drivers
v000002033651c2d0_0 .net "imm_f", 15 0, L_0000020336524a90;  1 drivers
v000002033651d4f0_0 .net "imm_se", 31 0, L_0000020336525030;  alias, 1 drivers
v000002033651ddb0_0 .net "imm_ze", 31 0, L_0000020336525c10;  alias, 1 drivers
v000002033651d630_0 .net "instr", 31 0, L_00000203364c1700;  alias, 1 drivers
v000002033651db30_0 .var "jump", 0 0;
v000002033651de50_0 .var "jump_reg", 0 0;
v000002033651c7d0_0 .var "link", 0 0;
v000002033651c4b0_0 .var "mem_read", 0 0;
v000002033651def0_0 .var "mem_to_reg", 0 0;
v000002033651c0f0_0 .var "mem_write", 0 0;
v000002033651c190_0 .net "opcode", 5 0, L_00000203365241d0;  1 drivers
v000002033651c910_0 .net8 "rd", 4 0, RS_00000203364c5be8;  alias, 2 drivers
v000002033651ca50_0 .net "rd_f", 4 0, L_0000020336525850;  1 drivers
v000002033651caf0_0 .var "reg_dst", 0 0;
v000002033651cc30_0 .var "reg_write", 0 0;
v000002033651ccd0_0 .net "rs", 4 0, L_00000203364c17e0;  alias, 1 drivers
v000002033651cd70_0 .net "rs_f", 4 0, L_00000203365248b0;  1 drivers
v000002033651e600_0 .net "rt", 4 0, L_00000203364c1460;  alias, 1 drivers
v000002033651eba0_0 .net "rt_f", 4 0, L_0000020336525670;  1 drivers
v000002033651ea60_0 .net "shamt", 4 0, L_00000203364c1850;  alias, 1 drivers
v000002033651f960_0 .net "shamt_f", 4 0, L_0000020336525a30;  1 drivers
E_00000203364ba3c0 .event anyedge, v000002033651c190_0, v000002033651d590_0;
L_00000203365241d0 .part L_00000203364c1700, 26, 6;
L_00000203365248b0 .part L_00000203364c1700, 21, 5;
L_0000020336525670 .part L_00000203364c1700, 16, 5;
L_0000020336525850 .part L_00000203364c1700, 11, 5;
L_0000020336525a30 .part L_00000203364c1700, 6, 5;
L_0000020336524450 .part L_00000203364c1700, 0, 6;
L_0000020336524a90 .part L_00000203364c1700, 0, 16;
L_0000020336524db0 .part L_00000203364c1700, 0, 26;
L_0000020336524f90 .part L_0000020336524a90, 15, 1;
LS_0000020336525170_0_0 .concat [ 1 1 1 1], L_0000020336524f90, L_0000020336524f90, L_0000020336524f90, L_0000020336524f90;
LS_0000020336525170_0_4 .concat [ 1 1 1 1], L_0000020336524f90, L_0000020336524f90, L_0000020336524f90, L_0000020336524f90;
LS_0000020336525170_0_8 .concat [ 1 1 1 1], L_0000020336524f90, L_0000020336524f90, L_0000020336524f90, L_0000020336524f90;
LS_0000020336525170_0_12 .concat [ 1 1 1 1], L_0000020336524f90, L_0000020336524f90, L_0000020336524f90, L_0000020336524f90;
L_0000020336525170 .concat [ 4 4 4 4], LS_0000020336525170_0_0, LS_0000020336525170_0_4, LS_0000020336525170_0_8, LS_0000020336525170_0_12;
L_0000020336525030 .concat [ 16 16 0 0], L_0000020336524a90, L_0000020336525170;
L_0000020336525c10 .concat [ 16 16 0 0], L_0000020336524a90, L_00000203365261d0;
S_000002033648b0a0 .scope module, "instruction_memory" "Instruction_memory" 3 31, 7 3 0, S_000002033648d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /INPUT 10 "dpra";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /OUTPUT 32 "dpo";
P_00000203364ba7c0 .param/l "INSTR_MEM_HEIGHT" 0 7 12, +C4<00000000000000000000010000000000>;
L_00000203364c1700 .functor BUFZ 32, L_0000020336524d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002033651e420_0 .net *"_ivl_0", 31 0, L_0000020336524d10;  1 drivers
L_0000020336526188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002033651fdc0_0 .net *"_ivl_11", 1 0, L_0000020336526188;  1 drivers
v000002033651e100_0 .net *"_ivl_2", 9 0, L_0000020336524b30;  1 drivers
v000002033651fa00_0 .net *"_ivl_4", 7 0, L_0000020336524810;  1 drivers
L_0000020336526140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002033651faa0_0 .net *"_ivl_6", 1 0, L_0000020336526140;  1 drivers
v000002033651f820_0 .net *"_ivl_8", 11 0, L_0000020336524c70;  1 drivers
v000002033651ee20_0 .net "a", 9 0, L_0000020336525b70;  1 drivers
v000002033651f1e0_0 .net "clk", 0 0, v0000020336524770_0;  alias, 1 drivers
v000002033651e560_0 .net "d", 31 0, o00000203364c6428;  alias, 0 drivers
v000002033651fb40_0 .net "dpo", 31 0, L_00000203364c1700;  alias, 1 drivers
v000002033651e1a0_0 .net "dpra", 9 0, L_0000020336524950;  1 drivers
v000002033651f320 .array "instr_mem", 0 1023, 31 0;
v000002033651e920_0 .net "we", 0 0, o00000203364c6488;  alias, 0 drivers
L_0000020336524d10 .array/port v000002033651f320, L_0000020336524c70;
L_0000020336524810 .part L_0000020336524950, 2, 8;
L_0000020336524b30 .concat [ 8 2 0 0], L_0000020336524810, L_0000020336526140;
L_0000020336524c70 .concat [ 10 2 0 0], L_0000020336524b30, L_0000020336526188;
S_000002033646dfa0 .scope module, "pc" "PC" 3 20, 8 3 0, S_000002033648d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_pc";
    .port_info 2 /OUTPUT 32 "pc_out";
v000002033651e6a0_0 .net "clk", 0 0, v0000020336524770_0;  alias, 1 drivers
v000002033651f5a0_0 .net "next_pc", 31 0, v000002033651eec0_0;  alias, 1 drivers
v000002033651f280_0 .var "pc_out", 31 0;
S_000002033646e130 .scope module, "pc_update" "PC_update" 3 36, 9 3 0, S_000002033648d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 1 "branch_eq";
    .port_info 2 /INPUT 1 "branch_neq";
    .port_info 3 /INPUT 1 "branch_gt";
    .port_info 4 /INPUT 1 "branch_gte";
    .port_info 5 /INPUT 1 "branch_lt";
    .port_info 6 /INPUT 1 "branch_lte";
    .port_info 7 /INPUT 1 "branch_gtu";
    .port_info 8 /INPUT 1 "branch_ltu";
    .port_info 9 /INPUT 32 "instruction";
    .port_info 10 /INPUT 32 "pc_in";
    .port_info 11 /INPUT 1 "bool_eq";
    .port_info 12 /INPUT 1 "bool_gt";
    .port_info 13 /INPUT 1 "bool_lt";
    .port_info 14 /INPUT 1 "bool_gte";
    .port_info 15 /INPUT 1 "bool_lte";
    .port_info 16 /INPUT 1 "bool_gtu";
    .port_info 17 /INPUT 1 "bool_ltu";
    .port_info 18 /OUTPUT 32 "pc_out";
v000002033651fc80_0 .net "bool_eq", 0 0, v00000203364ac370_0;  alias, 1 drivers
v000002033651f0a0_0 .net "bool_gt", 0 0, v000002033651cb90_0;  alias, 1 drivers
v000002033651fe60_0 .net "bool_gte", 0 0, v000002033651c410_0;  alias, 1 drivers
v000002033651e240_0 .net "bool_gtu", 0 0, v000002033651d450_0;  alias, 1 drivers
v000002033651eb00_0 .net "bool_lt", 0 0, v000002033651d810_0;  alias, 1 drivers
v000002033651e4c0_0 .net "bool_lte", 0 0, v000002033651d090_0;  alias, 1 drivers
v000002033651f8c0_0 .net "bool_ltu", 0 0, v000002033651d8b0_0;  alias, 1 drivers
v000002033651f640_0 .net "branch_eq", 0 0, v000002033651cff0_0;  alias, 1 drivers
v000002033651fd20_0 .net "branch_gt", 0 0, v000002033651c9b0_0;  alias, 1 drivers
v000002033651e740_0 .net "branch_gte", 0 0, v000002033651c5f0_0;  alias, 1 drivers
v000002033651e2e0_0 .net "branch_gtu", 0 0, v000002033651d310_0;  alias, 1 drivers
v000002033651f6e0_0 .net "branch_lt", 0 0, v000002033651dbd0_0;  alias, 1 drivers
v000002033651f000_0 .net "branch_lte", 0 0, v000002033651c730_0;  alias, 1 drivers
v000002033651e7e0_0 .net "branch_ltu", 0 0, v000002033651d770_0;  alias, 1 drivers
v000002033651f500_0 .net "branch_neq", 0 0, o00000203364c66c8;  alias, 0 drivers
v000002033651f3c0_0 .net "instruction", 31 0, L_00000203364c1700;  alias, 1 drivers
v000002033651f780_0 .net "jump", 0 0, v000002033651db30_0;  alias, 1 drivers
v000002033651ff00_0 .net8 "pc_in", 31 0, RS_00000203364c6608;  alias, 2 drivers
v000002033651eec0_0 .var "pc_out", 31 0;
E_00000203364b7880/0 .event anyedge, v000002033651db30_0, v000002033651c870_0, v000002033651cff0_0, v00000203364ac370_0;
E_00000203364b7880/1 .event anyedge, v000002033651f280_0, v000002033651f500_0, v000002033651c9b0_0, v000002033651cb90_0;
E_00000203364b7880/2 .event anyedge, v000002033651c5f0_0, v000002033651c410_0, v000002033651dbd0_0, v000002033651d810_0;
E_00000203364b7880/3 .event anyedge, v000002033651c730_0, v000002033651d090_0, v000002033651d310_0, v000002033651d450_0;
E_00000203364b7880/4 .event anyedge, v000002033651d770_0, v000002033651d8b0_0;
E_00000203364b7880 .event/or E_00000203364b7880/0, E_00000203364b7880/1, E_00000203364b7880/2, E_00000203364b7880/3, E_00000203364b7880/4;
S_000002033646aac0 .scope module, "registers" "Registers" 3 42, 10 3 0, S_000002033648d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /OUTPUT 32 "read_data2";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /INPUT 1 "clk";
L_00000203364c0cf0 .functor BUFZ 32, L_0000020336525df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000203364c14d0 .functor BUFZ 32, L_0000020336525350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002033651ffa0_0 .net *"_ivl_0", 31 0, L_0000020336525df0;  1 drivers
v000002033651e9c0_0 .net *"_ivl_10", 6 0, L_00000203365253f0;  1 drivers
L_0000020336526260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002033651fbe0_0 .net *"_ivl_13", 1 0, L_0000020336526260;  1 drivers
v000002033651ec40_0 .net *"_ivl_2", 6 0, L_0000020336525e90;  1 drivers
L_0000020336526218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002033651e380_0 .net *"_ivl_5", 1 0, L_0000020336526218;  1 drivers
v000002033651f140_0 .net *"_ivl_8", 31 0, L_0000020336525350;  1 drivers
v000002033651ece0_0 .net "clk", 0 0, v0000020336524770_0;  alias, 1 drivers
v000002033651ed80_0 .net8 "rd", 4 0, RS_00000203364c5be8;  alias, 2 drivers
v000002033651ef60_0 .net8 "read_data1", 31 0, RS_00000203364c6ba8;  alias, 2 drivers
v00000203365238e0_0 .net8 "read_data2", 31 0, RS_00000203364c5618;  alias, 2 drivers
v0000020336522940_0 .net "reg_write", 0 0, v000002033651cc30_0;  alias, 1 drivers
v00000203365228a0 .array "registers", 31 0, 31 0;
v0000020336523480_0 .net "rs", 4 0, L_00000203364c17e0;  alias, 1 drivers
v0000020336523d40_0 .net "rt", 4 0, L_00000203364c1460;  alias, 1 drivers
v0000020336522800_0 .net "write_data", 31 0, L_0000020336525710;  alias, 1 drivers
L_0000020336525df0 .array/port v00000203365228a0, L_0000020336525e90;
L_0000020336525e90 .concat [ 5 2 0 0], L_00000203364c17e0, L_0000020336526218;
L_0000020336525350 .array/port v00000203365228a0, L_00000203365253f0;
L_00000203365253f0 .concat [ 5 2 0 0], L_00000203364c1460, L_0000020336526260;
S_000002033646ac50 .scope module, "registers1" "Registers" 3 49, 10 3 0, S_000002033648d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /OUTPUT 32 "read_data2";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /INPUT 1 "clk";
L_00000203364c0ba0 .functor BUFZ 32, L_0000020336525490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000203364c0a50 .functor BUFZ 32, L_00000203365258f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020336522120_0 .net *"_ivl_0", 31 0, L_0000020336525490;  1 drivers
v0000020336522620_0 .net *"_ivl_10", 6 0, L_0000020336525f30;  1 drivers
L_00000203365262f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020336522a80_0 .net *"_ivl_13", 1 0, L_00000203365262f0;  1 drivers
v0000020336523840_0 .net *"_ivl_2", 6 0, L_0000020336525530;  1 drivers
L_00000203365262a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020336522e40_0 .net *"_ivl_5", 1 0, L_00000203365262a8;  1 drivers
v0000020336523980_0 .net *"_ivl_8", 31 0, L_00000203365258f0;  1 drivers
v00000203365226c0_0 .net "clk", 0 0, v0000020336524770_0;  alias, 1 drivers
v0000020336523ac0_0 .net8 "rd", 4 0, RS_00000203364c5be8;  alias, 2 drivers
v0000020336522bc0_0 .net8 "read_data1", 31 0, RS_00000203364c6ba8;  alias, 2 drivers
v00000203365232a0_0 .net8 "read_data2", 31 0, RS_00000203364c5618;  alias, 2 drivers
v00000203365229e0_0 .net "reg_write", 0 0, v000002033651cc30_0;  alias, 1 drivers
v0000020336523ca0 .array "registers", 31 0, 31 0;
v0000020336522da0_0 .net "rs", 4 0, L_00000203364c17e0;  alias, 1 drivers
v00000203365237a0_0 .net "rt", 4 0, L_00000203364c1460;  alias, 1 drivers
v0000020336522c60_0 .net "write_data", 31 0, L_0000020336525710;  alias, 1 drivers
L_0000020336525490 .array/port v0000020336523ca0, L_0000020336525530;
L_0000020336525530 .concat [ 5 2 0 0], L_00000203364c17e0, L_00000203365262a8;
L_00000203365258f0 .array/port v0000020336523ca0, L_0000020336525f30;
L_0000020336525f30 .concat [ 5 2 0 0], L_00000203364c1460, L_00000203365262f0;
    .scope S_000002033646dfa0;
T_0 ;
    %wait E_00000203364ba4c0;
    %load/vec4 v000002033651f5a0_0;
    %assign/vec4 v000002033651f280_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000002033648b0a0;
T_1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002033651f320, 4, 0;
    %pushi/vec4 539099156, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002033651f320, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000020336494ce0;
T_2 ;
    %wait E_00000203364ba3c0;
    %pushi/vec4 0, 0, 17;
    %split/vec4 1;
    %store/vec4 v000002033651c7d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651de50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651db30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651d770_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651d310_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651c730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651dbd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651c5f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651c9b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651dd10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651cff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651c0f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651c4b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651cc30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651def0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002033651d1d0_0, 0, 1;
    %store/vec4 v000002033651caf0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %load/vec4 v000002033651c190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %jmp T_2.22;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651cc30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %load/vec4 v000002033651d590_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %jmp T_2.35;
T_2.23 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.35;
T_2.24 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.35;
T_2.25 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.35;
T_2.26 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.35;
T_2.27 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.35;
T_2.28 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.35;
T_2.29 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.35;
T_2.30 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.35;
T_2.31 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.35;
T_2.32 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.35;
T_2.33 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.35;
T_2.35 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002033651caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651d1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651cc30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002033651caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651d1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651cc30_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002033651caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651d1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651cc30_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002033651caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651d1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651cc30_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002033651caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651d1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651cc30_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002033651caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651d1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651cc30_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002033651caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651d1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651cc30_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002033651caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651d1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651def0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651cc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651d1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651c0f0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651cff0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651dd10_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651c9b0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651c5f0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651dbd0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651c730_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651d770_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651d310_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002033651d9f0_0, 0, 5;
    %jmp T_2.22;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651db30_0, 0, 1;
    %jmp T_2.22;
T_2.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651db30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651c7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651cc30_0, 0, 1;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v000002033651d590_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_2.36, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002033651de50_0, 0, 1;
T_2.36 ;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002033646e130;
T_3 ;
    %wait E_00000203364b7880;
    %load/vec4 v000002033651f780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002033651f3c0_0;
    %parti/s 26, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002033651eec0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002033651f640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000002033651fc80_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002033651ff00_0;
    %addi 4, 0, 32;
    %load/vec4 v000002033651f3c0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000002033651eec0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002033651f500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v000002033651fc80_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000002033651ff00_0;
    %addi 4, 0, 32;
    %load/vec4 v000002033651f3c0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000002033651eec0_0, 0, 32;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v000002033651fd20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v000002033651f0a0_0;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v000002033651ff00_0;
    %addi 4, 0, 32;
    %load/vec4 v000002033651f3c0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000002033651eec0_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000002033651e740_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.13, 9;
    %load/vec4 v000002033651fe60_0;
    %and;
T_3.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v000002033651ff00_0;
    %addi 4, 0, 32;
    %load/vec4 v000002033651f3c0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000002033651eec0_0, 0, 32;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v000002033651f6e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.16, 9;
    %load/vec4 v000002033651eb00_0;
    %and;
T_3.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v000002033651ff00_0;
    %addi 4, 0, 32;
    %load/vec4 v000002033651f3c0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000002033651eec0_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v000002033651f000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.19, 9;
    %load/vec4 v000002033651e4c0_0;
    %and;
T_3.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v000002033651ff00_0;
    %addi 4, 0, 32;
    %load/vec4 v000002033651f3c0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000002033651eec0_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v000002033651e2e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.22, 9;
    %load/vec4 v000002033651e240_0;
    %and;
T_3.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %load/vec4 v000002033651ff00_0;
    %addi 4, 0, 32;
    %load/vec4 v000002033651f3c0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000002033651eec0_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v000002033651e7e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.25, 9;
    %load/vec4 v000002033651f8c0_0;
    %and;
T_3.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.23, 8;
    %load/vec4 v000002033651ff00_0;
    %addi 4, 0, 32;
    %load/vec4 v000002033651f3c0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000002033651eec0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v000002033651ff00_0;
    %addi 4, 0, 32;
    %store/vec4 v000002033651eec0_0, 0, 32;
T_3.24 ;
T_3.21 ;
T_3.18 ;
T_3.15 ;
T_3.12 ;
T_3.9 ;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002033646aac0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203365228a0, 4, 0;
    %end;
    .thread T_4;
    .scope S_000002033646aac0;
T_5 ;
    %wait E_00000203364ba4c0;
    %load/vec4 v0000020336522940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000020336522800_0;
    %load/vec4 v000002033651ed80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203365228a0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002033646aac0;
T_6 ;
    %vpi_call 10 55 "$monitor", "Register 0: %d, Register 1: %d, Register 2: %d", &A<v00000203365228a0, 0>, &A<v00000203365228a0, 1>, &A<v00000203365228a0, 2> {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002033649dc60;
T_7 ;
    %wait E_00000203364ba2c0;
    %load/vec4 v00000203364abfb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.0 ;
    %load/vec4 v000002033651c550_0;
    %load/vec4 v000002033651c690_0;
    %add;
    %store/vec4 v00000203364abe70_0, 0, 32;
    %jmp T_7.12;
T_7.1 ;
    %load/vec4 v000002033651c550_0;
    %load/vec4 v000002033651c690_0;
    %add;
    %store/vec4 v00000203364abe70_0, 0, 32;
    %jmp T_7.12;
T_7.2 ;
    %load/vec4 v000002033651c550_0;
    %load/vec4 v000002033651c690_0;
    %sub;
    %store/vec4 v00000203364abe70_0, 0, 32;
    %jmp T_7.12;
T_7.3 ;
    %load/vec4 v000002033651c550_0;
    %load/vec4 v000002033651c690_0;
    %sub;
    %store/vec4 v00000203364abe70_0, 0, 32;
    %jmp T_7.12;
T_7.4 ;
    %load/vec4 v000002033651c550_0;
    %load/vec4 v000002033651c690_0;
    %and;
    %store/vec4 v00000203364abe70_0, 0, 32;
    %jmp T_7.12;
T_7.5 ;
    %load/vec4 v000002033651c550_0;
    %load/vec4 v000002033651c690_0;
    %or;
    %store/vec4 v00000203364abe70_0, 0, 32;
    %jmp T_7.12;
T_7.6 ;
    %load/vec4 v000002033651c550_0;
    %load/vec4 v000002033651c690_0;
    %xor;
    %store/vec4 v00000203364abe70_0, 0, 32;
    %jmp T_7.12;
T_7.7 ;
    %load/vec4 v000002033651c550_0;
    %load/vec4 v000002033651c690_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.14, 8;
T_7.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.14, 8;
 ; End of false expr.
    %blend;
T_7.14;
    %store/vec4 v00000203364abe70_0, 0, 32;
    %jmp T_7.12;
T_7.8 ;
    %load/vec4 v000002033651c690_0;
    %load/vec4 v000002033651c870_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000203364abe70_0, 0, 32;
    %jmp T_7.12;
T_7.9 ;
    %load/vec4 v000002033651c690_0;
    %load/vec4 v000002033651c870_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000203364abe70_0, 0, 32;
    %jmp T_7.12;
T_7.10 ;
    %load/vec4 v000002033651c690_0;
    %load/vec4 v000002033651c870_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000203364abe70_0, 0, 32;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v000002033651c870_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v00000203364abe70_0, 0, 32;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002033649dc60;
T_8 ;
    %wait E_00000203364bab80;
    %load/vec4 v00000203364abe70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %pad/s 1;
    %store/vec4 v00000203364ac370_0, 0, 1;
    %load/vec4 v00000203364abe70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %pad/s 1;
    %store/vec4 v000002033651cb90_0, 0, 1;
    %load/vec4 v00000203364abe70_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %pad/s 1;
    %store/vec4 v000002033651d810_0, 0, 1;
    %load/vec4 v00000203364abe70_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %pad/s 1;
    %store/vec4 v000002033651c410_0, 0, 1;
    %load/vec4 v00000203364abe70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %pad/s 1;
    %store/vec4 v000002033651d090_0, 0, 1;
    %load/vec4 v00000203364abe70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %pad/s 1;
    %store/vec4 v000002033651d450_0, 0, 1;
    %load/vec4 v00000203364abe70_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %pad/s 1;
    %store/vec4 v000002033651d8b0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002033646ac50;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020336523ca0, 4, 0;
    %end;
    .thread T_9;
    .scope S_000002033646ac50;
T_10 ;
    %wait E_00000203364ba4c0;
    %load/vec4 v00000203365229e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000020336522c60_0;
    %load/vec4 v0000020336523ac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020336523ca0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002033646ac50;
T_11 ;
    %vpi_call 10 55 "$monitor", "Register 0: %d, Register 1: %d, Register 2: %d", &A<v0000020336523ca0, 0>, &A<v0000020336523ca0, 1>, &A<v0000020336523ca0, 2> {0 0 0};
    %end;
    .thread T_11;
    .scope S_000002033649ddf0;
T_12 ;
    %wait E_00000203364ba4c0;
    %load/vec4 v000002033651c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002033651d6d0_0;
    %load/vec4 v000002033651ceb0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002033651d270, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002033649ddf0;
T_13 ;
    %wait E_00000203364ba4c0;
    %load/vec4 v000002033651dc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002033651ceb0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002033651d270, 4;
    %assign/vec4 v000002033651d130_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002033648d320;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020336524770_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000002033648d320;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v0000020336524770_0;
    %inv;
    %store/vec4 v0000020336524770_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "main_tb.v";
    "main.v";
    "ALU.v";
    "Data_Memory.v";
    "Decode.v";
    "Instruction_Memory.v";
    "PC.v";
    "PC_update.v";
    "Registers.v";
