
DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000026c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003f4  080003f4  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003f4  080003f4  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080003f4  080003f4  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080003f4  080003f4  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003f4  080003f4  000013f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080003f8  080003f8  000013f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080003fc  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          0000001c  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00002004  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000bb6  00000000  00000000  0000202e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000003a9  00000000  00000000  00002be4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000b0  00000000  00000000  00002f90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000071  00000000  00000000  00003040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018eb8  00000000  00000000  000030b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000efd  00000000  00000000  0001bf69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b853  00000000  00000000  0001ce66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a86b9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000160  00000000  00000000  000a86fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000a885c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000004a  00000000  00000000  000a8881  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080003dc 	.word	0x080003dc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080003dc 	.word	0x080003dc

080001c8 <DacInit>:
 *      Author: admin
 */

#include "dac.h"

void DacInit(void) {
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
	//1. Enable GPIOA peripheral. (DAC1_OUT=PA4)
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80001cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000200 <DacInit+0x38>)
 80001ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000200 <DacInit+0x38>)
 80001d2:	f043 0301 	orr.w	r3, r3, #1
 80001d6:	6313      	str	r3, [r2, #48]	@ 0x30
	//2. Set GPIO mode to Analog. (MODER = 0b11).
	GPIOA->MODER |= BV(4*2) | BV(4*2+1);
 80001d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000204 <DacInit+0x3c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a09      	ldr	r2, [pc, #36]	@ (8000204 <DacInit+0x3c>)
 80001de:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80001e2:	6013      	str	r3, [r2, #0]
	//3. Enable DAC peripheral (APB1).
	RCC->APB1ENR |= RCC_APB1ENR_DACEN;
 80001e4:	4b06      	ldr	r3, [pc, #24]	@ (8000200 <DacInit+0x38>)
 80001e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80001e8:	4a05      	ldr	r2, [pc, #20]	@ (8000200 <DacInit+0x38>)
 80001ea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80001ee:	6413      	str	r3, [r2, #64]	@ 0x40
	//4. Enable DAC channel, Output buffer, Enable trigger, and select Trigger (Software=0b111) (CR).
	DAC1->CR = DAC_CR_EN1 | DAC_CR_TEN1 | DAC_CR_TSEL1_0 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_2;
 80001f0:	4b05      	ldr	r3, [pc, #20]	@ (8000208 <DacInit+0x40>)
 80001f2:	223d      	movs	r2, #61	@ 0x3d
 80001f4:	601a      	str	r2, [r3, #0]
}
 80001f6:	bf00      	nop
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bc80      	pop	{r7}
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	40023800 	.word	0x40023800
 8000204:	40020000 	.word	0x40020000
 8000208:	40007400 	.word	0x40007400

0800020c <DacSetValue>:

void DacSetValue(uint16_t val) {
 800020c:	b480      	push	{r7}
 800020e:	b083      	sub	sp, #12
 8000210:	af00      	add	r7, sp, #0
 8000212:	4603      	mov	r3, r0
 8000214:	80fb      	strh	r3, [r7, #6]
	//1. Set value in DAC register. (DHRxR)
	DAC1->DHR12R1 = val;
 8000216:	4a07      	ldr	r2, [pc, #28]	@ (8000234 <DacSetValue+0x28>)
 8000218:	88fb      	ldrh	r3, [r7, #6]
 800021a:	6093      	str	r3, [r2, #8]
	//2. Trigger conversion (in SWTRIGR).
	DAC1->SWTRIGR |= DAC_SWTRIGR_SWTRIG1;
 800021c:	4b05      	ldr	r3, [pc, #20]	@ (8000234 <DacSetValue+0x28>)
 800021e:	685b      	ldr	r3, [r3, #4]
 8000220:	4a04      	ldr	r2, [pc, #16]	@ (8000234 <DacSetValue+0x28>)
 8000222:	f043 0301 	orr.w	r3, r3, #1
 8000226:	6053      	str	r3, [r2, #4]
}
 8000228:	bf00      	nop
 800022a:	370c      	adds	r7, #12
 800022c:	46bd      	mov	sp, r7
 800022e:	bc80      	pop	{r7}
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	40007400 	.word	0x40007400

08000238 <DelayMs>:

void SwDelayMs(uint32_t ms);

uint32_t DWT_Init(void);

static inline void DelayMs(volatile uint32_t ms) {
 8000238:	b480      	push	{r7}
 800023a:	b085      	sub	sp, #20
 800023c:	af00      	add	r7, sp, #0
 800023e:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000240:	4b0e      	ldr	r3, [pc, #56]	@ (800027c <DelayMs+0x44>)
 8000242:	685b      	ldr	r3, [r3, #4]
 8000244:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 8000246:	4b0e      	ldr	r3, [pc, #56]	@ (8000280 <DelayMs+0x48>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	4a0e      	ldr	r2, [pc, #56]	@ (8000284 <DelayMs+0x4c>)
 800024c:	fba2 2303 	umull	r2, r3, r2, r3
 8000250:	099b      	lsrs	r3, r3, #6
 8000252:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	68ba      	ldr	r2, [r7, #8]
 8000258:	fb02 f303 	mul.w	r3, r2, r3
 800025c:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 800025e:	bf00      	nop
 8000260:	4b06      	ldr	r3, [pc, #24]	@ (800027c <DelayMs+0x44>)
 8000262:	685a      	ldr	r2, [r3, #4]
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	1ad2      	subs	r2, r2, r3
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	429a      	cmp	r2, r3
 800026c:	d3f8      	bcc.n	8000260 <DelayMs+0x28>
}
 800026e:	bf00      	nop
 8000270:	bf00      	nop
 8000272:	3714      	adds	r7, #20
 8000274:	46bd      	mov	sp, r7
 8000276:	bc80      	pop	{r7}
 8000278:	4770      	bx	lr
 800027a:	bf00      	nop
 800027c:	e0001000 	.word	0xe0001000
 8000280:	20000000 	.word	0x20000000
 8000284:	10624dd3 	.word	0x10624dd3

08000288 <main>:

#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void) {
 8000288:	b580      	push	{r7, lr}
 800028a:	b082      	sub	sp, #8
 800028c:	af00      	add	r7, sp, #0
	DacInit();
 800028e:	f7ff ff9b 	bl	80001c8 <DacInit>
	while(1) {
		uint16_t val;
		for(val = 0; val < 4095; val += 8) {
 8000292:	2300      	movs	r3, #0
 8000294:	80fb      	strh	r3, [r7, #6]
 8000296:	e009      	b.n	80002ac <main+0x24>
			DacSetValue(val);
 8000298:	88fb      	ldrh	r3, [r7, #6]
 800029a:	4618      	mov	r0, r3
 800029c:	f7ff ffb6 	bl	800020c <DacSetValue>
			DelayMs(10);
 80002a0:	200a      	movs	r0, #10
 80002a2:	f7ff ffc9 	bl	8000238 <DelayMs>
		for(val = 0; val < 4095; val += 8) {
 80002a6:	88fb      	ldrh	r3, [r7, #6]
 80002a8:	3308      	adds	r3, #8
 80002aa:	80fb      	strh	r3, [r7, #6]
 80002ac:	88fb      	ldrh	r3, [r7, #6]
 80002ae:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80002b2:	4293      	cmp	r3, r2
 80002b4:	d9f0      	bls.n	8000298 <main+0x10>
		}
		for(; val > 0; val -= 8) {
 80002b6:	e009      	b.n	80002cc <main+0x44>
			DacSetValue(val);
 80002b8:	88fb      	ldrh	r3, [r7, #6]
 80002ba:	4618      	mov	r0, r3
 80002bc:	f7ff ffa6 	bl	800020c <DacSetValue>
			DelayMs(10);
 80002c0:	200a      	movs	r0, #10
 80002c2:	f7ff ffb9 	bl	8000238 <DelayMs>
		for(; val > 0; val -= 8) {
 80002c6:	88fb      	ldrh	r3, [r7, #6]
 80002c8:	3b08      	subs	r3, #8
 80002ca:	80fb      	strh	r3, [r7, #6]
 80002cc:	88fb      	ldrh	r3, [r7, #6]
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d1f2      	bne.n	80002b8 <main+0x30>
	while(1) {
 80002d2:	e7de      	b.n	8000292 <main+0xa>

080002d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 80002d8:	f000 f802 	bl	80002e0 <DWT_Init>
}
 80002dc:	bf00      	nop
 80002de:	bd80      	pop	{r7, pc}

080002e0 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80002e4:	4b14      	ldr	r3, [pc, #80]	@ (8000338 <DWT_Init+0x58>)
 80002e6:	68db      	ldr	r3, [r3, #12]
 80002e8:	4a13      	ldr	r2, [pc, #76]	@ (8000338 <DWT_Init+0x58>)
 80002ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80002ee:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80002f0:	4b11      	ldr	r3, [pc, #68]	@ (8000338 <DWT_Init+0x58>)
 80002f2:	68db      	ldr	r3, [r3, #12]
 80002f4:	4a10      	ldr	r2, [pc, #64]	@ (8000338 <DWT_Init+0x58>)
 80002f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80002fa:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80002fc:	4b0f      	ldr	r3, [pc, #60]	@ (800033c <DWT_Init+0x5c>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a0e      	ldr	r2, [pc, #56]	@ (800033c <DWT_Init+0x5c>)
 8000302:	f023 0301 	bic.w	r3, r3, #1
 8000306:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000308:	4b0c      	ldr	r3, [pc, #48]	@ (800033c <DWT_Init+0x5c>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a0b      	ldr	r2, [pc, #44]	@ (800033c <DWT_Init+0x5c>)
 800030e:	f043 0301 	orr.w	r3, r3, #1
 8000312:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000314:	4b09      	ldr	r3, [pc, #36]	@ (800033c <DWT_Init+0x5c>)
 8000316:	2200      	movs	r2, #0
 8000318:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800031a:	bf00      	nop
    __ASM volatile ("NOP");
 800031c:	bf00      	nop
    __ASM volatile ("NOP");
 800031e:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000320:	4b06      	ldr	r3, [pc, #24]	@ (800033c <DWT_Init+0x5c>)
 8000322:	685b      	ldr	r3, [r3, #4]
 8000324:	2b00      	cmp	r3, #0
 8000326:	bf0c      	ite	eq
 8000328:	2301      	moveq	r3, #1
 800032a:	2300      	movne	r3, #0
 800032c:	b2db      	uxtb	r3, r3
}
 800032e:	4618      	mov	r0, r3
 8000330:	46bd      	mov	sp, r7
 8000332:	bc80      	pop	{r7}
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	e000edf0 	.word	0xe000edf0
 800033c:	e0001000 	.word	0xe0001000

08000340 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000340:	480d      	ldr	r0, [pc, #52]	@ (8000378 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000342:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000344:	f7ff ffc6 	bl	80002d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000348:	480c      	ldr	r0, [pc, #48]	@ (800037c <LoopForever+0x6>)
  ldr r1, =_edata
 800034a:	490d      	ldr	r1, [pc, #52]	@ (8000380 <LoopForever+0xa>)
  ldr r2, =_sidata
 800034c:	4a0d      	ldr	r2, [pc, #52]	@ (8000384 <LoopForever+0xe>)
  movs r3, #0
 800034e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000350:	e002      	b.n	8000358 <LoopCopyDataInit>

08000352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000356:	3304      	adds	r3, #4

08000358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800035a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800035c:	d3f9      	bcc.n	8000352 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800035e:	4a0a      	ldr	r2, [pc, #40]	@ (8000388 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000360:	4c0a      	ldr	r4, [pc, #40]	@ (800038c <LoopForever+0x16>)
  movs r3, #0
 8000362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000364:	e001      	b.n	800036a <LoopFillZerobss>

08000366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000368:	3204      	adds	r2, #4

0800036a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800036a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800036c:	d3fb      	bcc.n	8000366 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800036e:	f000 f811 	bl	8000394 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000372:	f7ff ff89 	bl	8000288 <main>

08000376 <LoopForever>:

LoopForever:
  b LoopForever
 8000376:	e7fe      	b.n	8000376 <LoopForever>
  ldr   r0, =_estack
 8000378:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800037c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000380:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000384:	080003fc 	.word	0x080003fc
  ldr r2, =_sbss
 8000388:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800038c:	20000020 	.word	0x20000020

08000390 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000390:	e7fe      	b.n	8000390 <ADC_IRQHandler>
	...

08000394 <__libc_init_array>:
 8000394:	b570      	push	{r4, r5, r6, lr}
 8000396:	4d0d      	ldr	r5, [pc, #52]	@ (80003cc <__libc_init_array+0x38>)
 8000398:	4c0d      	ldr	r4, [pc, #52]	@ (80003d0 <__libc_init_array+0x3c>)
 800039a:	1b64      	subs	r4, r4, r5
 800039c:	10a4      	asrs	r4, r4, #2
 800039e:	2600      	movs	r6, #0
 80003a0:	42a6      	cmp	r6, r4
 80003a2:	d109      	bne.n	80003b8 <__libc_init_array+0x24>
 80003a4:	4d0b      	ldr	r5, [pc, #44]	@ (80003d4 <__libc_init_array+0x40>)
 80003a6:	4c0c      	ldr	r4, [pc, #48]	@ (80003d8 <__libc_init_array+0x44>)
 80003a8:	f000 f818 	bl	80003dc <_init>
 80003ac:	1b64      	subs	r4, r4, r5
 80003ae:	10a4      	asrs	r4, r4, #2
 80003b0:	2600      	movs	r6, #0
 80003b2:	42a6      	cmp	r6, r4
 80003b4:	d105      	bne.n	80003c2 <__libc_init_array+0x2e>
 80003b6:	bd70      	pop	{r4, r5, r6, pc}
 80003b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80003bc:	4798      	blx	r3
 80003be:	3601      	adds	r6, #1
 80003c0:	e7ee      	b.n	80003a0 <__libc_init_array+0xc>
 80003c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80003c6:	4798      	blx	r3
 80003c8:	3601      	adds	r6, #1
 80003ca:	e7f2      	b.n	80003b2 <__libc_init_array+0x1e>
 80003cc:	080003f4 	.word	0x080003f4
 80003d0:	080003f4 	.word	0x080003f4
 80003d4:	080003f4 	.word	0x080003f4
 80003d8:	080003f8 	.word	0x080003f8

080003dc <_init>:
 80003dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003de:	bf00      	nop
 80003e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003e2:	bc08      	pop	{r3}
 80003e4:	469e      	mov	lr, r3
 80003e6:	4770      	bx	lr

080003e8 <_fini>:
 80003e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ea:	bf00      	nop
 80003ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ee:	bc08      	pop	{r3}
 80003f0:	469e      	mov	lr, r3
 80003f2:	4770      	bx	lr
