<InterfaceSummary>
<RtlPorts>
<name>w_div</name>
<CType>
<TypeName>int8</TypeName>
<TypeWidth>8</TypeWidth>
<PhysicalWidth>8</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>h_div</name>
<CType>
<TypeName>int8</TypeName>
<TypeWidth>8</TypeWidth>
<PhysicalWidth>8</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>d_w</name>
<CType>
<TypeName>int13</TypeName>
<TypeWidth>13</TypeWidth>
<PhysicalWidth>13</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>d_h</name>
<CType>
<TypeName>int13</TypeName>
<TypeWidth>13</TypeWidth>
<PhysicalWidth>13</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>s_w</name>
<CType>
<TypeName>int13</TypeName>
<TypeWidth>13</TypeWidth>
<PhysicalWidth>13</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>s_h</name>
<CType>
<TypeName>int13</TypeName>
<TypeWidth>13</TypeWidth>
<PhysicalWidth>13</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>M0</name>
<CType>
<TypeName>int27</TypeName>
<TypeWidth>27</TypeWidth>
<PhysicalWidth>27</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>M1</name>
<CType>
<TypeName>int27</TypeName>
<TypeWidth>27</TypeWidth>
<PhysicalWidth>27</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>M2</name>
<CType>
<TypeName>int27</TypeName>
<TypeWidth>27</TypeWidth>
<PhysicalWidth>27</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>M3</name>
<CType>
<TypeName>int27</TypeName>
<TypeWidth>27</TypeWidth>
<PhysicalWidth>27</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>M4</name>
<CType>
<TypeName>int27</TypeName>
<TypeWidth>27</TypeWidth>
<PhysicalWidth>27</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>M5</name>
<CType>
<TypeName>int27</TypeName>
<TypeWidth>27</TypeWidth>
<PhysicalWidth>27</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>c</name>
<CType>
<TypeName>int8</TypeName>
<TypeWidth>8</TypeWidth>
<PhysicalWidth>8</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>r</name>
<CType>
<TypeName>int8</TypeName>
<TypeWidth>8</TypeWidth>
<PhysicalWidth>8</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>hs_p</name>
<CType>
<TypeName>int15</TypeName>
<TypeWidth>15</TypeWidth>
<PhysicalWidth>15</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>hs</name>
<CType>
<TypeName>int15</TypeName>
<TypeWidth>15</TypeWidth>
<PhysicalWidth>15</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>ws</name>
<CType>
<TypeName>int15</TypeName>
<TypeWidth>15</TypeWidth>
<PhysicalWidth>15</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>tile_valid</name>
<CType>
<TypeName>int1</TypeName>
<TypeWidth>1</TypeWidth>
<PhysicalWidth>1</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>left_col</name>
<CType>
<TypeName>int12</TypeName>
<TypeWidth>12</TypeWidth>
<PhysicalWidth>12</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>top_row</name>
<CType>
<TypeName>int12</TypeName>
<TypeWidth>12</TypeWidth>
<PhysicalWidth>12</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>baddr</name>
<CType>
<TypeName>int32</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>cd0</name>
<CType>
<TypeName>int13</TypeName>
<TypeWidth>13</TypeWidth>
<PhysicalWidth>13</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>cd1</name>
<CType>
<TypeName>int13</TypeName>
<TypeWidth>13</TypeWidth>
<PhysicalWidth>13</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>cd2</name>
<CType>
<TypeName>int13</TypeName>
<TypeWidth>13</TypeWidth>
<PhysicalWidth>13</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>cd3</name>
<CType>
<TypeName>int13</TypeName>
<TypeWidth>13</TypeWidth>
<PhysicalWidth>13</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>mod_db</name>
<CType>
<TypeName>uint2</TypeName>
<TypeWidth>2</TypeWidth>
<PhysicalWidth>2</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

