Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Jul 19 06:16:14 2018
| Host         : ubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sys_clk_i (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.476      -41.814                     33                 1300        0.100        0.000                      0                 1282        4.020        0.000                       0                   640  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1   {0.000 10.000}       20.000          50.000          
  clk_100_180_design_1_clk_wiz_0_0  {5.000 10.000}       10.000          100.000         
  clk_100_design_1_clk_wiz_0_0      {0.000 5.000}        10.000          100.000         
  clk_25_design_1_clk_wiz_0_0       {0.000 20.000}       40.000          25.000          
  clk_50_design_1_clk_wiz_0_0       {0.000 7.143}        14.286          70.000          
  clkfbout_design_1_clk_wiz_0_0     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                     7.000        0.000                       0                     1  
  clk_100_180_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     2  
  clk_100_design_1_clk_wiz_0_0            5.403        0.000                      0                  278        0.122        0.000                      0                  278        4.020        0.000                       0                   141  
  clk_25_design_1_clk_wiz_0_0            37.503        0.000                      0                   24        0.252        0.000                      0                   24       19.500        0.000                       0                    26  
  clk_50_design_1_clk_wiz_0_0             4.092        0.000                      0                  955        0.109        0.000                      0                  955        6.163        0.000                       0                   467  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50_design_1_clk_wiz_0_0   clk_100_design_1_clk_wiz_0_0       -1.476      -41.814                     33                   42        0.100        0.000                      0                   33  
clk_100_design_1_clk_wiz_0_0  clk_50_design_1_clk_wiz_0_0         8.763        0.000                      0                    9                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_100_design_1_clk_wiz_0_0  clk_100_design_1_clk_wiz_0_0        7.400        0.000                      0                    1        0.492        0.000                      0                    1  
**async_default**             clk_100_design_1_clk_wiz_0_0  clk_25_design_1_clk_wiz_0_0         6.734        0.000                      0                   24        0.182        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_180_design_1_clk_wiz_0_0
  To Clock:  clk_100_180_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_180_design_1_clk_wiz_0_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.766ns (19.390%)  route 3.185ns (80.610%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.908ns = ( 7.092 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.569    -2.400    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/Q
                         net (fo=10, routed)          1.758    -0.124    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y65         LUT4 (Prop_lut4_I1_O)        0.124    -0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=2, routed)           0.725     0.725    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124     0.849 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.701     1.551    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N11                  IBUF                         0.000    10.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     3.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     5.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.473     7.092    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.412     7.504    
                         clock uncertainty           -0.107     7.397    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.954    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.967ns (45.947%)  route 2.314ns (54.053%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 7.050 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.552    -2.417    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.478    -1.939 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           1.209    -0.731    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.295    -0.436 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000    -0.436    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg_0[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.114 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_3
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.385 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.542     0.927    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp1
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.373     1.300 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.564     1.864    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X44Y65         FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N11                  IBUF                         0.000    10.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     3.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     5.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.432     7.050    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X44Y65         FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.491     7.541    
                         clock uncertainty           -0.107     7.434    
    SLICE_X44Y65         FDSE (Setup_fdse_C_D)       -0.047     7.387    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.387    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.967ns (47.544%)  route 2.170ns (52.456%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 7.050 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.552    -2.417    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.478    -1.939 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           1.209    -0.731    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.295    -0.436 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000    -0.436    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg_0[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.114 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_3
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.385 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.542     0.927    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp1
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.373     1.300 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.420     1.720    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X44Y65         FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N11                  IBUF                         0.000    10.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     3.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     5.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.432     7.050    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X44Y65         FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.491     7.541    
                         clock uncertainty           -0.107     7.434    
    SLICE_X44Y65         FDSE (Setup_fdse_C_D)       -0.058     7.376    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.642ns (18.090%)  route 2.907ns (81.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 7.054 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.569    -2.400    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/Q
                         net (fo=10, routed)          2.144     0.262    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124     0.386 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.763     1.149    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X51Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N11                  IBUF                         0.000    10.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     3.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     5.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.436     7.054    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.412     7.466    
                         clock uncertainty           -0.107     7.360    
    SLICE_X51Y65         FDRE (Setup_fdre_C_CE)      -0.205     7.155    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.642ns (18.090%)  route 2.907ns (81.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 7.054 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.569    -2.400    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/Q
                         net (fo=10, routed)          2.144     0.262    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124     0.386 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.763     1.149    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X51Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N11                  IBUF                         0.000    10.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     3.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     5.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.436     7.054    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.412     7.466    
                         clock uncertainty           -0.107     7.360    
    SLICE_X51Y65         FDRE (Setup_fdre_C_CE)      -0.205     7.155    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.642ns (18.090%)  route 2.907ns (81.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 7.054 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.569    -2.400    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/Q
                         net (fo=10, routed)          2.144     0.262    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124     0.386 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.763     1.149    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X51Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N11                  IBUF                         0.000    10.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     3.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     5.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.436     7.054    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.412     7.466    
                         clock uncertainty           -0.107     7.360    
    SLICE_X51Y65         FDRE (Setup_fdre_C_CE)      -0.205     7.155    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.642ns (18.090%)  route 2.907ns (81.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 7.054 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.569    -2.400    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/Q
                         net (fo=10, routed)          2.144     0.262    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124     0.386 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.763     1.149    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X51Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N11                  IBUF                         0.000    10.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     3.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     5.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.436     7.054    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.412     7.466    
                         clock uncertainty           -0.107     7.360    
    SLICE_X51Y65         FDRE (Setup_fdre_C_CE)      -0.205     7.155    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.642ns (18.090%)  route 2.907ns (81.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 7.054 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.569    -2.400    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/Q
                         net (fo=10, routed)          2.144     0.262    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124     0.386 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.763     1.149    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X51Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N11                  IBUF                         0.000    10.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     3.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     5.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.436     7.054    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.412     7.466    
                         clock uncertainty           -0.107     7.360    
    SLICE_X51Y65         FDRE (Setup_fdre_C_CE)      -0.205     7.155    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.642ns (18.203%)  route 2.885ns (81.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.569    -2.400    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/Q
                         net (fo=10, routed)          2.144     0.262    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124     0.386 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.741     1.127    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X51Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N11                  IBUF                         0.000    10.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     3.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     5.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.437     7.055    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.412     7.467    
                         clock uncertainty           -0.107     7.361    
    SLICE_X51Y64         FDRE (Setup_fdre_C_CE)      -0.205     7.156    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.156    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.642ns (18.203%)  route 2.885ns (81.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.569    -2.400    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  design_1_i/fifo_read_controller_0/inst/fifo_rd_en_reg/Q
                         net (fo=10, routed)          2.144     0.262    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124     0.386 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.741     1.127    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X51Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N11                  IBUF                         0.000    10.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     3.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     5.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.437     7.055    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.412     7.467    
                         clock uncertainty           -0.107     7.361    
    SLICE_X51Y64         FDRE (Setup_fdre_C_CE)      -0.205     7.156    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.156    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                  6.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.560    -0.848    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.651    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X53Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.829    -1.273    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.425    -0.848    
    SLICE_X53Y64         FDRE (Hold_fdre_C_D)         0.075    -0.773    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.560    -0.848    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.651    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X53Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.828    -1.274    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y65         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.426    -0.848    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.075    -0.773    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.558    -0.850    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X45Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.653    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X45Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.826    -1.276    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X45Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.426    -0.850    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.075    -0.775    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.561    -0.847    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.650    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X53Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.830    -1.272    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.425    -0.847    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.075    -0.772    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.561    -0.847    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.650    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X53Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.830    -1.272    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.425    -0.847    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.071    -0.776    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.558    -0.850    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.643    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X44Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.826    -1.276    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.426    -0.850    
    SLICE_X44Y63         FDRE (Hold_fdre_C_D)         0.075    -0.775    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.560    -0.848    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.628    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X52Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.829    -1.273    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.425    -0.848    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.064    -0.784    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.560    -0.848    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.628    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X52Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.829    -1.273    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.425    -0.848    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.064    -0.784    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.560    -0.848    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.628    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X52Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.829    -1.273    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.425    -0.848    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.060    -0.788    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.560    -0.848    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.628    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X52Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.829    -1.273    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.425    -0.848    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.053    -0.795    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.795    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X44Y65     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X44Y65     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X44Y64     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X44Y64     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X44Y64     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y64     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y65     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y66     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y66     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y65     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y65     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y65     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y62     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y63     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y62     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y63     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y63     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y66     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y66     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y20     design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y18     design_1_i/sys_ctrl_0/inst/sys_rst_nr_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y65     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y65     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y64     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y64     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y64     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y64     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_design_1_clk_wiz_0_0
  To Clock:  clk_25_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.503ns  (required time - arrival time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 37.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.547    -2.422    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  design_1_i/led_controller_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.485    design_1_i/led_controller_0/inst/cnt_reg_n_0_[1]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.811 r  design_1_i/led_controller_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.811    design_1_i/led_controller_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.697 r  design_1_i/led_controller_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.697    design_1_i/led_controller_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.583 r  design_1_i/led_controller_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.583    design_1_i/led_controller_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.469 r  design_1_i/led_controller_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.469    design_1_i/led_controller_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.355 r  design_1_i/led_controller_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.355    design_1_i/led_controller_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.021 r  design_1_i/led_controller_0/inst/cnt_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.021    design_1_i/led_controller_0/inst/cnt_reg[23]_i_1_n_6
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.435    37.054    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[21]/C
                         clock pessimism              0.507    37.561    
                         clock uncertainty           -0.141    37.420    
    SLICE_X37Y31         FDCE (Setup_fdce_C_D)        0.062    37.482    design_1_i/led_controller_0/inst/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         37.482    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                 37.503    

Slack (MET) :             37.524ns  (required time - arrival time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 37.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.547    -2.422    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  design_1_i/led_controller_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.485    design_1_i/led_controller_0/inst/cnt_reg_n_0_[1]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.811 r  design_1_i/led_controller_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.811    design_1_i/led_controller_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.697 r  design_1_i/led_controller_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.697    design_1_i/led_controller_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.583 r  design_1_i/led_controller_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.583    design_1_i/led_controller_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.469 r  design_1_i/led_controller_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.469    design_1_i/led_controller_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.355 r  design_1_i/led_controller_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.355    design_1_i/led_controller_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.042 r  design_1_i/led_controller_0/inst/cnt_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.042    design_1_i/led_controller_0/inst/cnt_reg[23]_i_1_n_4
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.435    37.054    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[23]/C
                         clock pessimism              0.507    37.561    
                         clock uncertainty           -0.141    37.420    
    SLICE_X37Y31         FDCE (Setup_fdce_C_D)        0.062    37.482    design_1_i/led_controller_0/inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         37.482    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                 37.524    

Slack (MET) :             37.598ns  (required time - arrival time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 37.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.547    -2.422    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  design_1_i/led_controller_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.485    design_1_i/led_controller_0/inst/cnt_reg_n_0_[1]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.811 r  design_1_i/led_controller_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.811    design_1_i/led_controller_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.697 r  design_1_i/led_controller_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.697    design_1_i/led_controller_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.583 r  design_1_i/led_controller_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.583    design_1_i/led_controller_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.469 r  design_1_i/led_controller_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.469    design_1_i/led_controller_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.355 r  design_1_i/led_controller_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.355    design_1_i/led_controller_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.116 r  design_1_i/led_controller_0/inst/cnt_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    design_1_i/led_controller_0/inst/cnt_reg[23]_i_1_n_5
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.435    37.054    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[22]/C
                         clock pessimism              0.507    37.561    
                         clock uncertainty           -0.141    37.420    
    SLICE_X37Y31         FDCE (Setup_fdce_C_D)        0.062    37.482    design_1_i/led_controller_0/inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         37.482    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                 37.598    

Slack (MET) :             37.614ns  (required time - arrival time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 37.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.547    -2.422    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  design_1_i/led_controller_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.485    design_1_i/led_controller_0/inst/cnt_reg_n_0_[1]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.811 r  design_1_i/led_controller_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.811    design_1_i/led_controller_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.697 r  design_1_i/led_controller_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.697    design_1_i/led_controller_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.583 r  design_1_i/led_controller_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.583    design_1_i/led_controller_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.469 r  design_1_i/led_controller_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.469    design_1_i/led_controller_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.355 r  design_1_i/led_controller_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.355    design_1_i/led_controller_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.132 r  design_1_i/led_controller_0/inst/cnt_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.132    design_1_i/led_controller_0/inst/cnt_reg[23]_i_1_n_7
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.435    37.054    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[20]/C
                         clock pessimism              0.507    37.561    
                         clock uncertainty           -0.141    37.420    
    SLICE_X37Y31         FDCE (Setup_fdce_C_D)        0.062    37.482    design_1_i/led_controller_0/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         37.482    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                 37.614    

Slack (MET) :             37.616ns  (required time - arrival time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.547    -2.422    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  design_1_i/led_controller_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.485    design_1_i/led_controller_0/inst/cnt_reg_n_0_[1]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.811 r  design_1_i/led_controller_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.811    design_1_i/led_controller_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.697 r  design_1_i/led_controller_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.697    design_1_i/led_controller_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.583 r  design_1_i/led_controller_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.583    design_1_i/led_controller_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.469 r  design_1_i/led_controller_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.469    design_1_i/led_controller_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.135 r  design_1_i/led_controller_0/inst/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    design_1_i/led_controller_0/inst/cnt_reg[16]_i_1_n_6
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.434    37.053    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[17]/C
                         clock pessimism              0.507    37.560    
                         clock uncertainty           -0.141    37.419    
    SLICE_X37Y30         FDCE (Setup_fdce_C_D)        0.062    37.481    design_1_i/led_controller_0/inst/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         37.481    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                 37.616    

Slack (MET) :             37.637ns  (required time - arrival time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.547    -2.422    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  design_1_i/led_controller_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.485    design_1_i/led_controller_0/inst/cnt_reg_n_0_[1]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.811 r  design_1_i/led_controller_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.811    design_1_i/led_controller_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.697 r  design_1_i/led_controller_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.697    design_1_i/led_controller_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.583 r  design_1_i/led_controller_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.583    design_1_i/led_controller_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.469 r  design_1_i/led_controller_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.469    design_1_i/led_controller_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.156 r  design_1_i/led_controller_0/inst/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    design_1_i/led_controller_0/inst/cnt_reg[16]_i_1_n_4
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.434    37.053    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[19]/C
                         clock pessimism              0.507    37.560    
                         clock uncertainty           -0.141    37.419    
    SLICE_X37Y30         FDCE (Setup_fdce_C_D)        0.062    37.481    design_1_i/led_controller_0/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         37.481    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                 37.637    

Slack (MET) :             37.711ns  (required time - arrival time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.547    -2.422    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  design_1_i/led_controller_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.485    design_1_i/led_controller_0/inst/cnt_reg_n_0_[1]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.811 r  design_1_i/led_controller_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.811    design_1_i/led_controller_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.697 r  design_1_i/led_controller_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.697    design_1_i/led_controller_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.583 r  design_1_i/led_controller_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.583    design_1_i/led_controller_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.469 r  design_1_i/led_controller_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.469    design_1_i/led_controller_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.230 r  design_1_i/led_controller_0/inst/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.230    design_1_i/led_controller_0/inst/cnt_reg[16]_i_1_n_5
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.434    37.053    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[18]/C
                         clock pessimism              0.507    37.560    
                         clock uncertainty           -0.141    37.419    
    SLICE_X37Y30         FDCE (Setup_fdce_C_D)        0.062    37.481    design_1_i/led_controller_0/inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         37.481    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                 37.711    

Slack (MET) :             37.727ns  (required time - arrival time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.547    -2.422    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  design_1_i/led_controller_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.485    design_1_i/led_controller_0/inst/cnt_reg_n_0_[1]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.811 r  design_1_i/led_controller_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.811    design_1_i/led_controller_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.697 r  design_1_i/led_controller_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.697    design_1_i/led_controller_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.583 r  design_1_i/led_controller_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.583    design_1_i/led_controller_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.469 r  design_1_i/led_controller_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.469    design_1_i/led_controller_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.246 r  design_1_i/led_controller_0/inst/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.246    design_1_i/led_controller_0/inst/cnt_reg[16]_i_1_n_7
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.434    37.053    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[16]/C
                         clock pessimism              0.507    37.560    
                         clock uncertainty           -0.141    37.419    
    SLICE_X37Y30         FDCE (Setup_fdce_C_D)        0.062    37.481    design_1_i/led_controller_0/inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         37.481    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                 37.727    

Slack (MET) :             37.730ns  (required time - arrival time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.547    -2.422    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  design_1_i/led_controller_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.485    design_1_i/led_controller_0/inst/cnt_reg_n_0_[1]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.811 r  design_1_i/led_controller_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.811    design_1_i/led_controller_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.697 r  design_1_i/led_controller_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.697    design_1_i/led_controller_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.583 r  design_1_i/led_controller_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.583    design_1_i/led_controller_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.249 r  design_1_i/led_controller_0/inst/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.249    design_1_i/led_controller_0/inst/cnt_reg[12]_i_1_n_6
    SLICE_X37Y29         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.434    37.053    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[13]/C
                         clock pessimism              0.507    37.560    
                         clock uncertainty           -0.141    37.419    
    SLICE_X37Y29         FDCE (Setup_fdce_C_D)        0.062    37.481    design_1_i/led_controller_0/inst/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         37.481    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                 37.730    

Slack (MET) :             37.751ns  (required time - arrival time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.547    -2.422    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.966 r  design_1_i/led_controller_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480    -1.485    design_1_i/led_controller_0/inst/cnt_reg_n_0_[1]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.811 r  design_1_i/led_controller_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.811    design_1_i/led_controller_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.697 r  design_1_i/led_controller_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.697    design_1_i/led_controller_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.583 r  design_1_i/led_controller_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.583    design_1_i/led_controller_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.270 r  design_1_i/led_controller_0/inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.270    design_1_i/led_controller_0/inst/cnt_reg[12]_i_1_n_4
    SLICE_X37Y29         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.434    37.053    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[15]/C
                         clock pessimism              0.507    37.560    
                         clock uncertainty           -0.141    37.419    
    SLICE_X37Y29         FDCE (Setup_fdce_C_D)        0.062    37.481    design_1_i/led_controller_0/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         37.481    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                 37.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.553    -0.855    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y27         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.714 r  design_1_i/led_controller_0/inst/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.606    design_1_i/led_controller_0/inst/cnt_reg_n_0_[7]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.498 r  design_1_i/led_controller_0/inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.498    design_1_i/led_controller_0/inst/cnt_reg[4]_i_1_n_4
    SLICE_X37Y27         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.819    -1.284    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y27         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[7]/C
                         clock pessimism              0.429    -0.855    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.105    -0.750    design_1_i/led_controller_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.553    -0.855    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y28         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.714 r  design_1_i/led_controller_0/inst/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.606    design_1_i/led_controller_0/inst/cnt_reg_n_0_[11]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.498 r  design_1_i/led_controller_0/inst/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.498    design_1_i/led_controller_0/inst/cnt_reg[8]_i_1_n_4
    SLICE_X37Y28         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.820    -1.283    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y28         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[11]/C
                         clock pessimism              0.428    -0.855    
    SLICE_X37Y28         FDCE (Hold_fdce_C_D)         0.105    -0.750    design_1_i/led_controller_0/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.554    -0.854    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  design_1_i/led_controller_0/inst/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.605    design_1_i/led_controller_0/inst/cnt_reg_n_0_[15]
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.497 r  design_1_i/led_controller_0/inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.497    design_1_i/led_controller_0/inst/cnt_reg[12]_i_1_n_4
    SLICE_X37Y29         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.821    -1.282    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[15]/C
                         clock pessimism              0.428    -0.854    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.105    -0.749    design_1_i/led_controller_0/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.555    -0.853    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.712 r  design_1_i/led_controller_0/inst/cnt_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.604    design_1_i/led_controller_0/inst/cnt_reg_n_0_[19]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.496 r  design_1_i/led_controller_0/inst/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.496    design_1_i/led_controller_0/inst/cnt_reg[16]_i_1_n_4
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822    -1.281    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[19]/C
                         clock pessimism              0.428    -0.853    
    SLICE_X37Y30         FDCE (Hold_fdce_C_D)         0.105    -0.748    design_1_i/led_controller_0/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.551    -0.857    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  design_1_i/led_controller_0/inst/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.608    design_1_i/led_controller_0/inst/cnt_reg_n_0_[3]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.500 r  design_1_i/led_controller_0/inst/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.500    design_1_i/led_controller_0/inst/cnt_reg[0]_i_1_n_4
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.817    -1.286    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[3]/C
                         clock pessimism              0.429    -0.857    
    SLICE_X37Y26         FDCE (Hold_fdce_C_D)         0.105    -0.752    design_1_i/led_controller_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.553    -0.855    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y27         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.714 r  design_1_i/led_controller_0/inst/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.609    design_1_i/led_controller_0/inst/cnt_reg_n_0_[4]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.494 r  design_1_i/led_controller_0/inst/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.494    design_1_i/led_controller_0/inst/cnt_reg[4]_i_1_n_7
    SLICE_X37Y27         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.819    -1.284    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y27         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[4]/C
                         clock pessimism              0.429    -0.855    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.105    -0.750    design_1_i/led_controller_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.554    -0.854    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  design_1_i/led_controller_0/inst/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.608    design_1_i/led_controller_0/inst/cnt_reg_n_0_[12]
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.493 r  design_1_i/led_controller_0/inst/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.493    design_1_i/led_controller_0/inst/cnt_reg[12]_i_1_n_7
    SLICE_X37Y29         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.821    -1.282    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[12]/C
                         clock pessimism              0.428    -0.854    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.105    -0.749    design_1_i/led_controller_0/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.555    -0.853    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.712 r  design_1_i/led_controller_0/inst/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105    -0.607    design_1_i/led_controller_0/inst/cnt_reg_n_0_[16]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.492 r  design_1_i/led_controller_0/inst/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.492    design_1_i/led_controller_0/inst/cnt_reg[16]_i_1_n_7
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.822    -1.281    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[16]/C
                         clock pessimism              0.428    -0.853    
    SLICE_X37Y30         FDCE (Hold_fdce_C_D)         0.105    -0.748    design_1_i/led_controller_0/inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.553    -0.855    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y28         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.714 r  design_1_i/led_controller_0/inst/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.609    design_1_i/led_controller_0/inst/cnt_reg_n_0_[8]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.494 r  design_1_i/led_controller_0/inst/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.494    design_1_i/led_controller_0/inst/cnt_reg[8]_i_1_n_7
    SLICE_X37Y28         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.820    -1.283    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y28         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[8]/C
                         clock pessimism              0.428    -0.855    
    SLICE_X37Y28         FDCE (Hold_fdce_C_D)         0.105    -0.750    design_1_i/led_controller_0/inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/led_controller_0/inst/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.556    -0.852    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  design_1_i/led_controller_0/inst/cnt_reg[20]/Q
                         net (fo=1, routed)           0.105    -0.606    design_1_i/led_controller_0/inst/cnt_reg_n_0_[20]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.491 r  design_1_i/led_controller_0/inst/cnt_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.491    design_1_i/led_controller_0/inst/cnt_reg[23]_i_1_n_7
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.823    -1.280    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[20]/C
                         clock pessimism              0.428    -0.852    
    SLICE_X37Y31         FDCE (Hold_fdce_C_D)         0.105    -0.747    design_1_i/led_controller_0/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y29     design_1_i/led_controller_0/inst/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y29     design_1_i/led_controller_0/inst/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y29     design_1_i/led_controller_0/inst/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y30     design_1_i/led_controller_0/inst/cnt_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y30     design_1_i/led_controller_0/inst/cnt_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y30     design_1_i/led_controller_0/inst/cnt_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y30     design_1_i/led_controller_0/inst/cnt_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y26     design_1_i/led_controller_0/inst/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y29     design_1_i/led_controller_0/inst/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y29     design_1_i/led_controller_0/inst/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y29     design_1_i/led_controller_0/inst/cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y30     design_1_i/led_controller_0/inst/cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y30     design_1_i/led_controller_0/inst/cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y30     design_1_i/led_controller_0/inst/cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y30     design_1_i/led_controller_0/inst/cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y26     design_1_i/led_controller_0/inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y26     design_1_i/led_controller_0/inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y26     design_1_i/led_controller_0/inst/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y30     design_1_i/led_controller_0/inst/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y30     design_1_i/led_controller_0/inst/cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y30     design_1_i/led_controller_0/inst/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y30     design_1_i/led_controller_0/inst/cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y31     design_1_i/led_controller_0/inst/cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y31     design_1_i/led_controller_0/inst/cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y31     design_1_i/led_controller_0/inst/cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y31     design_1_i/led_controller_0/inst/cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y26     design_1_i/led_controller_0/inst/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y26     design_1_i/led_controller_0/inst/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_design_1_clk_wiz_0_0
  To Clock:  clk_50_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/SPI_ADC_0/inst/data_out_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_50_design_1_clk_wiz_0_0 fall@7.143ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.766ns (28.358%)  route 1.935ns (71.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.188 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.537    -2.432    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X42Y77         FDRE                                         r  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/Q
                         net (fo=3, routed)           0.807    -1.107    design_1_i/SPI_ADC_0/inst/ADC_ncs
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.124    -0.983 f  design_1_i/SPI_ADC_0/inst/data_buff[12]_i_1/O
                         net (fo=22, routed)          0.636    -0.348    design_1_i/SPI_ADC_0/inst/RESET_DATA
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    -0.224 r  design_1_i/SPI_ADC_0/inst/data_out[13]_i_1/O
                         net (fo=14, routed)          0.492     0.269    design_1_i/SPI_ADC_0/inst/data_out[13]_i_1_n_0
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     8.305    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     1.083 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.670    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.761 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.427     4.188    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.491     4.679    
                         clock uncertainty           -0.115     4.563    
    SLICE_X43Y68         FDRE (Setup_fdre_C_CE)      -0.202     4.361    design_1_i/SPI_ADC_0/inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          4.361    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/SPI_ADC_0/inst/data_out_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_50_design_1_clk_wiz_0_0 fall@7.143ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.766ns (28.358%)  route 1.935ns (71.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.188 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.537    -2.432    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X42Y77         FDRE                                         r  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/Q
                         net (fo=3, routed)           0.807    -1.107    design_1_i/SPI_ADC_0/inst/ADC_ncs
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.124    -0.983 f  design_1_i/SPI_ADC_0/inst/data_buff[12]_i_1/O
                         net (fo=22, routed)          0.636    -0.348    design_1_i/SPI_ADC_0/inst/RESET_DATA
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    -0.224 r  design_1_i/SPI_ADC_0/inst/data_out[13]_i_1/O
                         net (fo=14, routed)          0.492     0.269    design_1_i/SPI_ADC_0/inst/data_out[13]_i_1_n_0
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     8.305    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     1.083 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.670    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.761 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.427     4.188    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.491     4.679    
                         clock uncertainty           -0.115     4.563    
    SLICE_X43Y68         FDRE (Setup_fdre_C_CE)      -0.202     4.361    design_1_i/SPI_ADC_0/inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          4.361    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/SPI_ADC_0/inst/data_out_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_50_design_1_clk_wiz_0_0 fall@7.143ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.766ns (28.358%)  route 1.935ns (71.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.188 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.537    -2.432    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X42Y77         FDRE                                         r  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/Q
                         net (fo=3, routed)           0.807    -1.107    design_1_i/SPI_ADC_0/inst/ADC_ncs
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.124    -0.983 f  design_1_i/SPI_ADC_0/inst/data_buff[12]_i_1/O
                         net (fo=22, routed)          0.636    -0.348    design_1_i/SPI_ADC_0/inst/RESET_DATA
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    -0.224 r  design_1_i/SPI_ADC_0/inst/data_out[13]_i_1/O
                         net (fo=14, routed)          0.492     0.269    design_1_i/SPI_ADC_0/inst/data_out[13]_i_1_n_0
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     8.305    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     1.083 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.670    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.761 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.427     4.188    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.491     4.679    
                         clock uncertainty           -0.115     4.563    
    SLICE_X43Y68         FDRE (Setup_fdre_C_CE)      -0.202     4.361    design_1_i/SPI_ADC_0/inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          4.361    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/SPI_ADC_0/inst/data_out_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_50_design_1_clk_wiz_0_0 fall@7.143ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.766ns (28.358%)  route 1.935ns (71.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.188 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.537    -2.432    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X42Y77         FDRE                                         r  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/Q
                         net (fo=3, routed)           0.807    -1.107    design_1_i/SPI_ADC_0/inst/ADC_ncs
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.124    -0.983 f  design_1_i/SPI_ADC_0/inst/data_buff[12]_i_1/O
                         net (fo=22, routed)          0.636    -0.348    design_1_i/SPI_ADC_0/inst/RESET_DATA
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    -0.224 r  design_1_i/SPI_ADC_0/inst/data_out[13]_i_1/O
                         net (fo=14, routed)          0.492     0.269    design_1_i/SPI_ADC_0/inst/data_out[13]_i_1_n_0
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     8.305    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     1.083 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.670    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.761 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.427     4.188    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.491     4.679    
                         clock uncertainty           -0.115     4.563    
    SLICE_X43Y68         FDRE (Setup_fdre_C_CE)      -0.202     4.361    design_1_i/SPI_ADC_0/inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          4.361    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/SPI_ADC_0/inst/data_out_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_50_design_1_clk_wiz_0_0 fall@7.143ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.766ns (28.358%)  route 1.935ns (71.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.188 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.537    -2.432    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X42Y77         FDRE                                         r  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/Q
                         net (fo=3, routed)           0.807    -1.107    design_1_i/SPI_ADC_0/inst/ADC_ncs
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.124    -0.983 f  design_1_i/SPI_ADC_0/inst/data_buff[12]_i_1/O
                         net (fo=22, routed)          0.636    -0.348    design_1_i/SPI_ADC_0/inst/RESET_DATA
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    -0.224 r  design_1_i/SPI_ADC_0/inst/data_out[13]_i_1/O
                         net (fo=14, routed)          0.492     0.269    design_1_i/SPI_ADC_0/inst/data_out[13]_i_1_n_0
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     8.305    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     1.083 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.670    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.761 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.427     4.188    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.491     4.679    
                         clock uncertainty           -0.115     4.563    
    SLICE_X43Y68         FDRE (Setup_fdre_C_CE)      -0.202     4.361    design_1_i/SPI_ADC_0/inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          4.361    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/SPI_ADC_0/inst/data_out_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_50_design_1_clk_wiz_0_0 fall@7.143ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.766ns (28.358%)  route 1.935ns (71.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.188 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.537    -2.432    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X42Y77         FDRE                                         r  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/Q
                         net (fo=3, routed)           0.807    -1.107    design_1_i/SPI_ADC_0/inst/ADC_ncs
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.124    -0.983 f  design_1_i/SPI_ADC_0/inst/data_buff[12]_i_1/O
                         net (fo=22, routed)          0.636    -0.348    design_1_i/SPI_ADC_0/inst/RESET_DATA
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    -0.224 r  design_1_i/SPI_ADC_0/inst/data_out[13]_i_1/O
                         net (fo=14, routed)          0.492     0.269    design_1_i/SPI_ADC_0/inst/data_out[13]_i_1_n_0
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     8.305    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     1.083 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.670    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.761 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.427     4.188    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.491     4.679    
                         clock uncertainty           -0.115     4.563    
    SLICE_X43Y68         FDRE (Setup_fdre_C_CE)      -0.202     4.361    design_1_i/SPI_ADC_0/inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          4.361    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/SPI_ADC_0/inst/data_out_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_50_design_1_clk_wiz_0_0 fall@7.143ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.766ns (28.358%)  route 1.935ns (71.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.188 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.537    -2.432    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X42Y77         FDRE                                         r  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518    -1.914 f  design_1_i/SPI_ADC_0/inst/ADC_ncs_reg/Q
                         net (fo=3, routed)           0.807    -1.107    design_1_i/SPI_ADC_0/inst/ADC_ncs
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.124    -0.983 f  design_1_i/SPI_ADC_0/inst/data_buff[12]_i_1/O
                         net (fo=22, routed)          0.636    -0.348    design_1_i/SPI_ADC_0/inst/RESET_DATA
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    -0.224 r  design_1_i/SPI_ADC_0/inst/data_out[13]_i_1/O
                         net (fo=14, routed)          0.492     0.269    design_1_i/SPI_ADC_0/inst/data_out[13]_i_1_n_0
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     8.305    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     1.083 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.670    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.761 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.427     4.188    design_1_i/SPI_ADC_0/inst/clk
    SLICE_X43Y68         FDRE                                         r  design_1_i/SPI_ADC_0/inst/data_out_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.491     4.679    
                         clock uncertainty           -0.115     4.563    
    SLICE_X43Y68         FDRE (Setup_fdre_C_CE)      -0.202     4.361    design_1_i/SPI_ADC_0/inst/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          4.361    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 design_1_i/SPI_ADC_4/inst/ADC_ncs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/SPI_ADC_4/inst/data_buff_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_50_design_1_clk_wiz_0_0 fall@7.143ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.580ns (23.682%)  route 1.869ns (76.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.188 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.541    -2.428    design_1_i/SPI_ADC_4/inst/clk
    SLICE_X49Y72         FDRE                                         r  design_1_i/SPI_ADC_4/inst/ADC_ncs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  design_1_i/SPI_ADC_4/inst/ADC_ncs_reg/Q
                         net (fo=3, routed)           0.694    -1.278    design_1_i/SPI_ADC_4/inst/ADC_ncs
    SLICE_X48Y72         LUT2 (Prop_lut2_I1_O)        0.124    -1.154 r  design_1_i/SPI_ADC_4/inst/data_buff[12]_i_1/O
                         net (fo=22, routed)          1.175     0.021    design_1_i/SPI_ADC_4/inst/RESET_DATA
    SLICE_X47Y69         FDRE                                         r  design_1_i/SPI_ADC_4/inst/data_buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     8.305    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     1.083 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.670    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.761 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.427     4.188    design_1_i/SPI_ADC_4/inst/clk
    SLICE_X47Y69         FDRE                                         r  design_1_i/SPI_ADC_4/inst/data_buff_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.491     4.679    
                         clock uncertainty           -0.115     4.563    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.426     4.137    design_1_i/SPI_ADC_4/inst/data_buff_reg[10]
  -------------------------------------------------------------------
                         required time                          4.137    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 design_1_i/SPI_ADC_4/inst/ADC_ncs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/SPI_ADC_4/inst/data_buff_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_50_design_1_clk_wiz_0_0 fall@7.143ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.580ns (23.682%)  route 1.869ns (76.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.188 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.541    -2.428    design_1_i/SPI_ADC_4/inst/clk
    SLICE_X49Y72         FDRE                                         r  design_1_i/SPI_ADC_4/inst/ADC_ncs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  design_1_i/SPI_ADC_4/inst/ADC_ncs_reg/Q
                         net (fo=3, routed)           0.694    -1.278    design_1_i/SPI_ADC_4/inst/ADC_ncs
    SLICE_X48Y72         LUT2 (Prop_lut2_I1_O)        0.124    -1.154 r  design_1_i/SPI_ADC_4/inst/data_buff[12]_i_1/O
                         net (fo=22, routed)          1.175     0.021    design_1_i/SPI_ADC_4/inst/RESET_DATA
    SLICE_X47Y69         FDRE                                         r  design_1_i/SPI_ADC_4/inst/data_buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     8.305    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     1.083 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.670    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.761 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.427     4.188    design_1_i/SPI_ADC_4/inst/clk
    SLICE_X47Y69         FDRE                                         r  design_1_i/SPI_ADC_4/inst/data_buff_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.491     4.679    
                         clock uncertainty           -0.115     4.563    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.426     4.137    design_1_i/SPI_ADC_4/inst/data_buff_reg[11]
  -------------------------------------------------------------------
                         required time                          4.137    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 design_1_i/SPI_ADC_4/inst/ADC_ncs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/SPI_ADC_4/inst/data_buff_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_50_design_1_clk_wiz_0_0 fall@7.143ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.580ns (23.682%)  route 1.869ns (76.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 4.188 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.541    -2.428    design_1_i/SPI_ADC_4/inst/clk
    SLICE_X49Y72         FDRE                                         r  design_1_i/SPI_ADC_4/inst/ADC_ncs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  design_1_i/SPI_ADC_4/inst/ADC_ncs_reg/Q
                         net (fo=3, routed)           0.694    -1.278    design_1_i/SPI_ADC_4/inst/ADC_ncs
    SLICE_X48Y72         LUT2 (Prop_lut2_I1_O)        0.124    -1.154 r  design_1_i/SPI_ADC_4/inst/data_buff[12]_i_1/O
                         net (fo=22, routed)          1.175     0.021    design_1_i/SPI_ADC_4/inst/RESET_DATA
    SLICE_X47Y69         FDRE                                         r  design_1_i/SPI_ADC_4/inst/data_buff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     8.305    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     1.083 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.670    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.761 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.427     4.188    design_1_i/SPI_ADC_4/inst/clk
    SLICE_X47Y69         FDRE                                         r  design_1_i/SPI_ADC_4/inst/data_buff_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.491     4.679    
                         clock uncertainty           -0.115     4.563    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.426     4.137    design_1_i/SPI_ADC_4/inst/data_buff_reg[12]
  -------------------------------------------------------------------
                         required time                          4.137    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  4.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/FIFO_RD_Mux_0/inst/ADC_MIX_DATA_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.796%)  route 0.321ns (66.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.555    -0.853    design_1_i/FIFO_RD_Mux_0/inst/clk
    SLICE_X46Y68         FDRE                                         r  design_1_i/FIFO_RD_Mux_0/inst/ADC_MIX_DATA_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  design_1_i/FIFO_RD_Mux_0/inst/ADC_MIX_DATA_reg[27]/Q
                         net (fo=1, routed)           0.321    -0.367    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[27]
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.869    -1.234    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.461    -0.772    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    -0.476    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/SPI_ADC_1/inst/data_buff_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/SPI_ADC_1/inst/data_out_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 fall@7.143ns - clk_50_design_1_clk_wiz_0_0 fall@7.143ns)
  Data Path Delay:        0.212ns  (logic 0.146ns (68.770%)  route 0.066ns (31.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 5.866 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 6.292 - 7.143 ) 
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     7.583    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     5.221 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     5.709    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.735 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.557     6.292    design_1_i/SPI_ADC_1/inst/clk
    SLICE_X53Y68         FDRE                                         r  design_1_i/SPI_ADC_1/inst/data_buff_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.146     6.438 r  design_1_i/SPI_ADC_1/inst/data_buff_reg[11]/Q
                         net (fo=2, routed)           0.066     6.504    design_1_i/SPI_ADC_1/inst/data_buff[11]
    SLICE_X52Y68         FDRE                                         r  design_1_i/SPI_ADC_1/inst/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     7.623    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     4.478 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     5.011    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.040 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.825     5.866    design_1_i/SPI_ADC_1/inst/clk
    SLICE_X52Y68         FDRE                                         r  design_1_i/SPI_ADC_1/inst/data_out_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.439     6.305    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.080     6.385    design_1_i/SPI_ADC_1/inst/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.385    
                         arrival time                           6.504    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.560    -0.848    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.651    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X49Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.828    -1.274    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.426    -0.848    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.076    -0.772    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.561    -0.847    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.650    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X49Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.829    -1.273    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X49Y62         FDRE (Hold_fdre_C_D)         0.075    -0.772    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.560    -0.848    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.651    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X49Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.828    -1.274    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.426    -0.848    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.075    -0.773    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.560    -0.848    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.651    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X49Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.828    -1.274    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.426    -0.848    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.075    -0.773    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.558    -0.850    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X43Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.653    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X43Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.827    -1.276    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X43Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism              0.426    -0.850    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.075    -0.775    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.560    -0.848    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.651    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X49Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.828    -1.274    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.426    -0.848    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.071    -0.777    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/SPI_ADC_6/inst/data_cnt_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/SPI_ADC_6/inst/data_cnt_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 fall@7.143ns - clk_50_design_1_clk_wiz_0_0 fall@7.143ns)
  Data Path Delay:        0.266ns  (logic 0.191ns (71.712%)  route 0.075ns (28.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 5.860 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 6.287 - 7.143 ) 
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     7.583    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     5.221 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     5.709    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.735 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.552     6.287    design_1_i/SPI_ADC_6/inst/clk
    SLICE_X47Y71         FDRE                                         r  design_1_i/SPI_ADC_6/inst/data_cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.146     6.433 r  design_1_i/SPI_ADC_6/inst/data_cnt_reg[2]/Q
                         net (fo=5, routed)           0.075     6.509    design_1_i/SPI_ADC_6/inst/data_cnt_reg__0[2]
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.045     6.554 r  design_1_i/SPI_ADC_6/inst/data_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     6.554    design_1_i/SPI_ADC_6/inst/p_0_in[5]
    SLICE_X46Y71         FDRE                                         r  design_1_i/SPI_ADC_6/inst/data_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 fall edge)
                                                      7.143     7.143 f  
    N11                  IBUF                         0.000     7.143 f  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     7.623    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     4.478 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     5.011    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.040 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.820     5.860    design_1_i/SPI_ADC_6/inst/clk
    SLICE_X46Y71         FDRE                                         r  design_1_i/SPI_ADC_6/inst/data_cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.440     6.300    
    SLICE_X46Y71         FDRE (Hold_fdre_C_D)         0.125     6.425    design_1_i/SPI_ADC_6/inst/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.425    
                         arrival time                           6.554    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.559    -0.849    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X44Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.642    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X44Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.827    -1.275    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X44Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.426    -0.849    
    SLICE_X44Y62         FDRE (Hold_fdre_C_D)         0.075    -0.774    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB18_X1Y26     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         14.286      12.131     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X48Y69     design_1_i/FIFO_RD_Mux_0/inst/ADC_MIX_DATA_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X50Y67     design_1_i/FIFO_RD_Mux_0/inst/ADC_MIX_DATA_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X49Y69     design_1_i/FIFO_RD_Mux_0/inst/ADC_MIX_DATA_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X50Y67     design_1_i/FIFO_RD_Mux_0/inst/ADC_MIX_DATA_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X50Y67     design_1_i/FIFO_RD_Mux_0/inst/ADC_MIX_DATA_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X41Y70     design_1_i/FIFO_RD_Mux_0/inst/CNT_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X41Y71     design_1_i/FIFO_RD_Mux_0/inst/CNT_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y66     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y66     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y66     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y66     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X45Y68     design_1_i/SPI_ADC_0/inst/data_out_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X41Y67     design_1_i/SPI_ADC_0/inst/data_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X42Y70     design_1_i/SPI_ADC_2/inst/data_buff_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X42Y70     design_1_i/SPI_ADC_2/inst/data_buff_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X42Y70     design_1_i/SPI_ADC_2/inst/data_buff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X42Y70     design_1_i/SPI_ADC_2/inst/data_buff_reg[2]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y66     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y66     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y66     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y66     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y69     design_1_i/FIFO_RD_Mux_0/inst/ADC_MIX_DATA_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y69     design_1_i/FIFO_RD_Mux_0/inst/ADC_MIX_DATA_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X49Y69     design_1_i/FIFO_RD_Mux_0/inst/ADC_MIX_DATA_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X49Y69     design_1_i/FIFO_RD_Mux_0/inst/ADC_MIX_DATA_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.143       6.643      SLICE_X41Y70     design_1_i/FIFO_RD_Mux_0/inst/CNT_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.143       6.643      SLICE_X41Y71     design_1_i/FIFO_RD_Mux_0/inst/CNT_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :           33  Failing Endpoints,  Worst Slack       -1.476ns,  Total Violation      -41.814ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.476ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_100_design_1_clk_wiz_0_0 rise@30.000ns - clk_50_design_1_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        2.036ns  (logic 0.580ns (28.491%)  route 1.456ns (71.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 27.068 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 26.172 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    N11                  IBUF                         0.000    28.571 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    29.805    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    22.840 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    24.506    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.602 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.569    26.172    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.456    26.628 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.664    27.291    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.124    27.415 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.792    28.207    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y41          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    31.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    23.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    25.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    25.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.449    27.068    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y41          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[5]/C
                         clock pessimism              0.328    27.396    
                         clock uncertainty           -0.235    27.160    
    SLICE_X9Y41          FDRE (Setup_fdre_C_R)       -0.429    26.731    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.731    
                         arrival time                         -28.207    
  -------------------------------------------------------------------
                         slack                                 -1.476    

Slack (VIOLATED) :        -1.476ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_100_design_1_clk_wiz_0_0 rise@30.000ns - clk_50_design_1_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        2.036ns  (logic 0.580ns (28.491%)  route 1.456ns (71.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 27.068 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 26.172 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    N11                  IBUF                         0.000    28.571 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    29.805    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    22.840 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    24.506    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.602 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.569    26.172    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.456    26.628 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.664    27.291    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.124    27.415 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.792    28.207    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y41          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    31.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    23.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    25.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    25.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.449    27.068    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y41          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[6]/C
                         clock pessimism              0.328    27.396    
                         clock uncertainty           -0.235    27.160    
    SLICE_X9Y41          FDRE (Setup_fdre_C_R)       -0.429    26.731    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         26.731    
                         arrival time                         -28.207    
  -------------------------------------------------------------------
                         slack                                 -1.476    

Slack (VIOLATED) :        -1.476ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_100_design_1_clk_wiz_0_0 rise@30.000ns - clk_50_design_1_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        2.036ns  (logic 0.580ns (28.491%)  route 1.456ns (71.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 27.068 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 26.172 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    N11                  IBUF                         0.000    28.571 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    29.805    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    22.840 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    24.506    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.602 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.569    26.172    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.456    26.628 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.664    27.291    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.124    27.415 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.792    28.207    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y41          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    31.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    23.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    25.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    25.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.449    27.068    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y41          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[7]/C
                         clock pessimism              0.328    27.396    
                         clock uncertainty           -0.235    27.160    
    SLICE_X9Y41          FDRE (Setup_fdre_C_R)       -0.429    26.731    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         26.731    
                         arrival time                         -28.207    
  -------------------------------------------------------------------
                         slack                                 -1.476    

Slack (VIOLATED) :        -1.476ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_100_design_1_clk_wiz_0_0 rise@30.000ns - clk_50_design_1_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        2.036ns  (logic 0.580ns (28.491%)  route 1.456ns (71.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 27.068 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 26.172 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    N11                  IBUF                         0.000    28.571 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    29.805    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    22.840 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    24.506    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.602 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.569    26.172    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.456    26.628 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.664    27.291    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.124    27.415 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.792    28.207    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y41          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    31.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    23.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    25.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    25.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.449    27.068    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y41          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[8]/C
                         clock pessimism              0.328    27.396    
                         clock uncertainty           -0.235    27.160    
    SLICE_X9Y41          FDRE (Setup_fdre_C_R)       -0.429    26.731    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         26.731    
                         arrival time                         -28.207    
  -------------------------------------------------------------------
                         slack                                 -1.476    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_100_design_1_clk_wiz_0_0 rise@30.000ns - clk_50_design_1_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        2.029ns  (logic 0.580ns (28.585%)  route 1.449ns (71.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 27.068 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 26.172 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    N11                  IBUF                         0.000    28.571 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    29.805    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    22.840 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    24.506    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.602 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.569    26.172    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.456    26.628 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.664    27.291    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.124    27.415 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.785    28.201    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    31.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    23.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    25.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    25.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.449    27.068    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[10]/C
                         clock pessimism              0.328    27.396    
                         clock uncertainty           -0.235    27.160    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429    26.731    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         26.731    
                         arrival time                         -28.201    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_100_design_1_clk_wiz_0_0 rise@30.000ns - clk_50_design_1_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        2.029ns  (logic 0.580ns (28.585%)  route 1.449ns (71.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 27.068 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 26.172 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    N11                  IBUF                         0.000    28.571 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    29.805    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    22.840 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    24.506    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.602 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.569    26.172    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.456    26.628 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.664    27.291    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.124    27.415 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.785    28.201    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    31.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    23.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    25.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    25.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.449    27.068    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[11]/C
                         clock pessimism              0.328    27.396    
                         clock uncertainty           -0.235    27.160    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429    26.731    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         26.731    
                         arrival time                         -28.201    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_100_design_1_clk_wiz_0_0 rise@30.000ns - clk_50_design_1_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        2.029ns  (logic 0.580ns (28.585%)  route 1.449ns (71.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 27.068 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 26.172 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    N11                  IBUF                         0.000    28.571 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    29.805    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    22.840 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    24.506    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.602 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.569    26.172    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.456    26.628 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.664    27.291    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.124    27.415 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.785    28.201    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    31.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    23.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    25.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    25.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.449    27.068    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[12]/C
                         clock pessimism              0.328    27.396    
                         clock uncertainty           -0.235    27.160    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429    26.731    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         26.731    
                         arrival time                         -28.201    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_100_design_1_clk_wiz_0_0 rise@30.000ns - clk_50_design_1_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        2.029ns  (logic 0.580ns (28.585%)  route 1.449ns (71.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 27.068 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 26.172 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    N11                  IBUF                         0.000    28.571 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    29.805    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    22.840 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    24.506    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.602 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.569    26.172    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.456    26.628 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.664    27.291    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.124    27.415 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.785    28.201    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    31.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    23.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    25.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    25.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.449    27.068    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[9]/C
                         clock pessimism              0.328    27.396    
                         clock uncertainty           -0.235    27.160    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429    26.731    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         26.731    
                         arrival time                         -28.201    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.339ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_100_design_1_clk_wiz_0_0 rise@30.000ns - clk_50_design_1_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        1.897ns  (logic 0.580ns (30.569%)  route 1.317ns (69.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 27.067 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 26.172 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    N11                  IBUF                         0.000    28.571 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    29.805    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    22.840 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    24.506    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.602 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.569    26.172    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.456    26.628 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.664    27.291    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.124    27.415 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.653    28.069    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    31.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    23.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    25.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    25.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.448    27.067    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y40          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[1]/C
                         clock pessimism              0.328    27.395    
                         clock uncertainty           -0.235    27.159    
    SLICE_X9Y40          FDRE (Setup_fdre_C_R)       -0.429    26.730    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.730    
                         arrival time                         -28.069    
  -------------------------------------------------------------------
                         slack                                 -1.339    

Slack (VIOLATED) :        -1.339ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_100_design_1_clk_wiz_0_0 rise@30.000ns - clk_50_design_1_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        1.897ns  (logic 0.580ns (30.569%)  route 1.317ns (69.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 27.067 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 26.172 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    N11                  IBUF                         0.000    28.571 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    29.805    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    22.840 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    24.506    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.602 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         1.569    26.172    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.456    26.628 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.664    27.291    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.124    27.415 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.653    28.069    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    31.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    23.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    25.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    25.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.448    27.067    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y40          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[2]/C
                         clock pessimism              0.328    27.395    
                         clock uncertainty           -0.235    27.159    
    SLICE_X9Y40          FDRE (Setup_fdre_C_R)       -0.429    26.730    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.730    
                         arrival time                         -28.069    
  -------------------------------------------------------------------
                         slack                                 -1.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/fifo_status_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.008%)  route 0.558ns (74.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.842    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.141    -0.701 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.558    -0.143    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X11Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.098 r  design_1_i/fifo_read_controller_0/inst/fifo_status_i_1/O
                         net (fo=1, routed)           0.000    -0.098    design_1_i/fifo_read_controller_0/inst/fifo_status_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  design_1_i/fifo_read_controller_0/inst/fifo_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.836    -1.267    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X11Y44         FDRE                                         r  design_1_i/fifo_read_controller_0/inst/fifo_status_reg/C
                         clock pessimism              0.743    -0.524    
                         clock uncertainty            0.235    -0.289    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.091    -0.198    design_1_i/fifo_read_controller_0/inst/fifo_status_reg
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.085%)  route 0.476ns (71.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.842    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.141    -0.701 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.224    -0.477    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045    -0.432 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.252    -0.180    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.836    -1.267    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[0]/C
                         clock pessimism              0.743    -0.524    
                         clock uncertainty            0.235    -0.289    
    SLICE_X9Y43          FDRE (Hold_fdre_C_R)        -0.018    -0.307    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.085%)  route 0.476ns (71.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.842    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.141    -0.701 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.224    -0.477    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045    -0.432 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.252    -0.180    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.836    -1.267    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[13]/C
                         clock pessimism              0.743    -0.524    
                         clock uncertainty            0.235    -0.289    
    SLICE_X9Y43          FDRE (Hold_fdre_C_R)        -0.018    -0.307    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.085%)  route 0.476ns (71.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.842    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.141    -0.701 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.224    -0.477    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045    -0.432 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.252    -0.180    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.836    -1.267    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[14]/C
                         clock pessimism              0.743    -0.524    
                         clock uncertainty            0.235    -0.289    
    SLICE_X9Y43          FDRE (Hold_fdre_C_R)        -0.018    -0.307    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.085%)  route 0.476ns (71.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.842    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.141    -0.701 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.224    -0.477    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045    -0.432 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.252    -0.180    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.836    -1.267    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[15]/C
                         clock pessimism              0.743    -0.524    
                         clock uncertainty            0.235    -0.289    
    SLICE_X9Y43          FDRE (Hold_fdre_C_R)        -0.018    -0.307    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.542%)  route 0.489ns (72.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.842    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.141    -0.701 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.224    -0.477    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045    -0.432 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.265    -0.166    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.835    -1.268    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y40          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[1]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.235    -0.290    
    SLICE_X9Y40          FDRE (Hold_fdre_C_R)        -0.018    -0.308    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.542%)  route 0.489ns (72.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.842    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.141    -0.701 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.224    -0.477    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045    -0.432 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.265    -0.166    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.835    -1.268    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y40          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[2]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.235    -0.290    
    SLICE_X9Y40          FDRE (Hold_fdre_C_R)        -0.018    -0.308    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.542%)  route 0.489ns (72.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.842    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.141    -0.701 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.224    -0.477    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045    -0.432 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.265    -0.166    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.835    -1.268    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y40          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[3]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.235    -0.290    
    SLICE_X9Y40          FDRE (Hold_fdre_C_R)        -0.018    -0.308    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.542%)  route 0.489ns (72.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.842    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.141    -0.701 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.224    -0.477    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045    -0.432 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.265    -0.166    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.835    -1.268    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y40          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[4]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.235    -0.290    
    SLICE_X9Y40          FDRE (Hold_fdre_C_R)        -0.018    -0.308    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/fifo_read_controller_0/inst/read_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.272%)  route 0.496ns (72.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=469, routed)         0.566    -0.842    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y44          FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDSE (Prop_fdse_C_Q)         0.141    -0.701 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/Q
                         net (fo=4, routed)           0.224    -0.477    design_1_i/fifo_read_controller_0/inst/fifo_pg_full
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045    -0.432 r  design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1/O
                         net (fo=16, routed)          0.272    -0.160    design_1_i/fifo_read_controller_0/inst/read_cnt[15]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.835    -1.268    design_1_i/fifo_read_controller_0/inst/fifo_clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/fifo_read_controller_0/inst/read_cnt_reg[10]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.235    -0.290    
    SLICE_X9Y42          FDRE (Hold_fdre_C_R)        -0.018    -0.308    design_1_i/fifo_read_controller_0/inst/read_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_50_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.763ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.142ns  (logic 0.456ns (39.940%)  route 0.686ns (60.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.686     1.142    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X48Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y64         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                  8.763    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.970ns  (logic 0.478ns (49.254%)  route 0.492ns (50.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.492     0.970    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X49Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)       -0.264     9.736    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  8.766    

Slack (MET) :             8.813ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.140ns  (logic 0.518ns (45.432%)  route 0.622ns (54.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.622     1.140    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X50Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  8.813    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.059ns  (logic 0.518ns (48.930%)  route 0.541ns (51.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.541     1.059    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X50Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)       -0.043     9.957    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  8.898    

Slack (MET) :             8.915ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.300%)  route 0.472ns (47.699%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.472     0.990    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X49Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  8.915    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.978ns  (logic 0.518ns (52.942%)  route 0.460ns (47.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.460     0.978    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X49Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y62         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             8.932ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.975ns  (logic 0.518ns (53.105%)  route 0.457ns (46.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.457     0.975    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X49Y63         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  8.932    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.959ns  (logic 0.518ns (53.996%)  route 0.441ns (46.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.441     0.959    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X49Y64         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y64         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.990ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.662%)  route 0.447ns (46.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.447     0.965    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X50Y62         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)       -0.045     9.955    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  8.990    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_nr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.642ns (32.466%)  route 1.335ns (67.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 7.053 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -5.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -4.065    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.553    -2.416    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X34Y18         FDRE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_nr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518    -1.898 r  design_1_i/sys_ctrl_0/inst/sys_rst_nr_reg/Q
                         net (fo=1, routed)           0.521    -1.377    design_1_i/sys_ctrl_0/inst/sys_rst_nr
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124    -1.253 f  design_1_i/sys_ctrl_0/inst/sys_rst_n_i_1/O
                         net (fo=1, routed)           0.814    -0.438    design_1_i/sys_ctrl_0/inst/sys_rst_n_i_1_n_0
    SLICE_X36Y20         FDCE                                         f  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N11                  IBUF                         0.000    10.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     3.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     5.527    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.434     7.053    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                         clock pessimism              0.420     7.473    
                         clock uncertainty           -0.107     7.366    
    SLICE_X36Y20         FDCE (Recov_fdce_C_CLR)     -0.405     6.961    design_1_i/sys_ctrl_0/inst/sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  7.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_nr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.209ns (31.596%)  route 0.452ns (68.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.555    -0.853    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X34Y18         FDRE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_nr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  design_1_i/sys_ctrl_0/inst/sys_rst_nr_reg/Q
                         net (fo=1, routed)           0.163    -0.526    design_1_i/sys_ctrl_0/inst/sys_rst_nr
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.045    -0.481 f  design_1_i/sys_ctrl_0/inst/sys_rst_n_i_1/O
                         net (fo=1, routed)           0.289    -0.191    design_1_i/sys_ctrl_0/inst/sys_rst_n_i_1_n_0
    SLICE_X36Y20         FDCE                                         f  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.821    -1.282    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                         clock pessimism              0.690    -0.592    
    SLICE_X36Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.684    design_1_i/sys_ctrl_0/inst/sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.492    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_25_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_100_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.398ns  (logic 0.580ns (24.189%)  route 1.818ns (75.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 37.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 27.583 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    31.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    24.268 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    25.935    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.031 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.552    27.583    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456    28.039 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.510    28.549    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124    28.673 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          1.308    29.981    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y31         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.435    37.054    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[20]/C
                         clock pessimism              0.328    37.382    
                         clock uncertainty           -0.261    37.120    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.715    design_1_i/led_controller_0/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                         -29.981    
  -------------------------------------------------------------------
                         slack                                  6.734    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_100_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.398ns  (logic 0.580ns (24.189%)  route 1.818ns (75.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 37.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 27.583 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    31.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    24.268 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    25.935    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.031 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.552    27.583    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456    28.039 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.510    28.549    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124    28.673 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          1.308    29.981    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y31         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.435    37.054    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[21]/C
                         clock pessimism              0.328    37.382    
                         clock uncertainty           -0.261    37.120    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.715    design_1_i/led_controller_0/inst/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                         -29.981    
  -------------------------------------------------------------------
                         slack                                  6.734    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_100_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.398ns  (logic 0.580ns (24.189%)  route 1.818ns (75.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 37.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 27.583 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    31.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    24.268 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    25.935    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.031 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.552    27.583    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456    28.039 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.510    28.549    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124    28.673 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          1.308    29.981    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y31         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.435    37.054    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[22]/C
                         clock pessimism              0.328    37.382    
                         clock uncertainty           -0.261    37.120    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.715    design_1_i/led_controller_0/inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                         -29.981    
  -------------------------------------------------------------------
                         slack                                  6.734    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_100_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.398ns  (logic 0.580ns (24.189%)  route 1.818ns (75.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 37.054 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 27.583 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    31.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    24.268 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    25.935    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.031 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.552    27.583    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456    28.039 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.510    28.549    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124    28.673 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          1.308    29.981    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y31         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.435    37.054    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[23]/C
                         clock pessimism              0.328    37.382    
                         clock uncertainty           -0.261    37.120    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.715    design_1_i/led_controller_0/inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                         -29.981    
  -------------------------------------------------------------------
                         slack                                  6.734    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_100_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.259ns  (logic 0.580ns (25.671%)  route 1.679ns (74.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 27.583 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    31.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    24.268 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    25.935    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.031 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.552    27.583    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456    28.039 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.510    28.549    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124    28.673 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          1.170    29.842    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.434    37.053    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[16]/C
                         clock pessimism              0.328    37.381    
                         clock uncertainty           -0.261    37.119    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    design_1_i/led_controller_0/inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -29.842    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_100_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.259ns  (logic 0.580ns (25.671%)  route 1.679ns (74.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 27.583 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    31.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    24.268 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    25.935    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.031 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.552    27.583    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456    28.039 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.510    28.549    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124    28.673 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          1.170    29.842    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.434    37.053    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[17]/C
                         clock pessimism              0.328    37.381    
                         clock uncertainty           -0.261    37.119    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    design_1_i/led_controller_0/inst/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -29.842    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_100_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.259ns  (logic 0.580ns (25.671%)  route 1.679ns (74.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 27.583 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    31.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    24.268 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    25.935    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.031 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.552    27.583    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456    28.039 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.510    28.549    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124    28.673 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          1.170    29.842    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.434    37.053    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[18]/C
                         clock pessimism              0.328    37.381    
                         clock uncertainty           -0.261    37.119    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    design_1_i/led_controller_0/inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -29.842    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_100_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.259ns  (logic 0.580ns (25.671%)  route 1.679ns (74.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 27.583 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    31.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    24.268 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    25.935    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.031 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.552    27.583    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456    28.039 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.510    28.549    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124    28.673 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          1.170    29.842    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.434    37.053    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[19]/C
                         clock pessimism              0.328    37.381    
                         clock uncertainty           -0.261    37.119    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    design_1_i/led_controller_0/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -29.842    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_100_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.111ns  (logic 0.580ns (27.474%)  route 1.531ns (72.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 27.583 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    31.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    24.268 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    25.935    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.031 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.552    27.583    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456    28.039 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.510    28.549    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124    28.673 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          1.021    29.694    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y29         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.434    37.053    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[12]/C
                         clock pessimism              0.328    37.381    
                         clock uncertainty           -0.261    37.119    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    design_1_i/led_controller_0/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -29.694    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_100_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.111ns  (logic 0.580ns (27.474%)  route 1.531ns (72.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 37.053 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 27.583 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    N11                  IBUF                         0.000    30.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.233    31.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    24.268 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    25.935    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.031 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         1.552    27.583    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456    28.039 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.510    28.549    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124    28.673 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          1.021    29.694    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y29         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    N11                  IBUF                         0.000    40.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.618 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.434    37.053    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[13]/C
                         clock pessimism              0.328    37.381    
                         clock uncertainty           -0.261    37.119    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    design_1_i/led_controller_0/inst/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -29.694    
  -------------------------------------------------------------------
                         slack                                  7.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.095%)  route 0.476ns (71.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.554    -0.854    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.173    -0.540    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.495 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          0.303    -0.192    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y26         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.817    -1.286    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[0]/C
                         clock pessimism              0.743    -0.543    
                         clock uncertainty            0.261    -0.282    
    SLICE_X37Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.374    design_1_i/led_controller_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.095%)  route 0.476ns (71.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.554    -0.854    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.173    -0.540    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.495 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          0.303    -0.192    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y26         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.817    -1.286    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[1]/C
                         clock pessimism              0.743    -0.543    
                         clock uncertainty            0.261    -0.282    
    SLICE_X37Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.374    design_1_i/led_controller_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.095%)  route 0.476ns (71.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.554    -0.854    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.173    -0.540    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.495 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          0.303    -0.192    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y26         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.817    -1.286    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[2]/C
                         clock pessimism              0.743    -0.543    
                         clock uncertainty            0.261    -0.282    
    SLICE_X37Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.374    design_1_i/led_controller_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.095%)  route 0.476ns (71.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.554    -0.854    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.173    -0.540    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.495 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          0.303    -0.192    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y26         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.817    -1.286    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[3]/C
                         clock pessimism              0.743    -0.543    
                         clock uncertainty            0.261    -0.282    
    SLICE_X37Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.374    design_1_i/led_controller_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.944%)  route 0.531ns (74.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.554    -0.854    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.173    -0.540    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.495 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          0.358    -0.137    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y27         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.819    -1.284    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y27         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[4]/C
                         clock pessimism              0.743    -0.541    
                         clock uncertainty            0.261    -0.280    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.372    design_1_i/led_controller_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.944%)  route 0.531ns (74.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.554    -0.854    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.173    -0.540    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.495 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          0.358    -0.137    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y27         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.819    -1.284    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y27         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[5]/C
                         clock pessimism              0.743    -0.541    
                         clock uncertainty            0.261    -0.280    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.372    design_1_i/led_controller_0/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.944%)  route 0.531ns (74.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.554    -0.854    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.173    -0.540    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.495 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          0.358    -0.137    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y27         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.819    -1.284    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y27         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[6]/C
                         clock pessimism              0.743    -0.541    
                         clock uncertainty            0.261    -0.280    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.372    design_1_i/led_controller_0/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.944%)  route 0.531ns (74.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.554    -0.854    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.173    -0.540    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.495 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          0.358    -0.137    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y27         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.819    -1.284    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y27         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[7]/C
                         clock pessimism              0.743    -0.541    
                         clock uncertainty            0.261    -0.280    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.372    design_1_i/led_controller_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.805%)  route 0.535ns (74.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.554    -0.854    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.173    -0.540    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.495 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          0.362    -0.133    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y28         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.820    -1.283    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y28         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[10]/C
                         clock pessimism              0.743    -0.540    
                         clock uncertainty            0.261    -0.279    
    SLICE_X37Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    design_1_i/led_controller_0/inst/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_controller_0/inst/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.805%)  route 0.535ns (74.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.433    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=139, routed)         0.554    -0.854    design_1_i/sys_ctrl_0/inst/clk_100m
    SLICE_X36Y20         FDCE                                         r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  design_1_i/sys_ctrl_0/inst/sys_rst_n_reg/Q
                         net (fo=1, routed)           0.173    -0.540    design_1_i/led_controller_0/inst/rst_n
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.495 f  design_1_i/led_controller_0/inst/cnt[23]_i_2/O
                         net (fo=24, routed)          0.362    -0.133    design_1_i/led_controller_0/inst/cnt[23]_i_2_n_0
    SLICE_X37Y28         FDCE                                         f  design_1_i/led_controller_0/inst/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                  IBUF                         0.000     0.000 r  sys_clk_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.820    -1.283    design_1_i/led_controller_0/inst/clk
    SLICE_X37Y28         FDCE                                         r  design_1_i/led_controller_0/inst/cnt_reg[11]/C
                         clock pessimism              0.743    -0.540    
                         clock uncertainty            0.261    -0.279    
    SLICE_X37Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    design_1_i/led_controller_0/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.238    





