[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of AMC1100DWVR production of TEXAS INSTRUMENTS from the text:VOUTP\nVOUTNVDD2\nGND2 GND1\nVINPVINNVDD1AMC1100HV+\nHV-To LoadFloating\nPower Supply\n3.3 V, or 5.0 VGate Driver\nGate Driver5.0 V\nADS7263RSHUNT RFLT\nRFLT CFLT\nOptionalRFLT\nRFLT\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nAMC1100 Fully-Differential Isolation Amplifier\n11Features\n1•±250-mV input voltage range optimized forshunt\nresistors\n•Very lownonlinearity: 0.075% max at5V\n•Low offset error: 1.5mVmax\n•Low noise: 3.1mV RMStyp\n•Low high-side supply current:\n8mAmax at5V\n•Input bandwidth: 60kHzmin\n•Fixed gain: 8(0.5% Accuracy)\n•High common-mode rejection ratio: 108dB\n•Low-side operation: 3.3V\n•Safety-related certifications :\n–4250-V PKbasic isolation per\nDINVDE V0884-11: 2017-01\n–3005-V RMSisolation for1minute perUL1577\n–CAN/CSA no.5A-component acceptance\nservice notice andDINEN61010-1 standard\n–Working voltage: 1200 VPEAK\n–Transient immunity: 2.5kV/µsmin\n•Fully specified over theextended industrial\ntemperature range\n2Applications\nShunt resistor based current sensing in:\n•Electricity meters\n•String inverters\n•Power measurement applications3Description\nThe AMC1100 isaprecision isolation amplifier with\nanoutput separated from theinput circuitry bya\nsilicon dioxide (SiO 2)barrier thatishighly resistant to\nmagnetic interference. This barrier iscertified to\nprovide galvanic isolation ofupto4250 VPEAK,\naccording toDIN VDE V0884-11: 2017-01 and\nUL1577. Used inconjunction with isolated power\nsupplies, this device prevents noise currents ona\nhigh common-mode voltage line from entering the\nlocal ground and interfering with ordamaging\nsensitive circuitry.\nTheAMC1100 input isoptimized fordirect connection\ntoshunt resistors orother low voltage level signal\nsources. The excellent performance ofthedevice\nenables accurate current and voltage measurement\ninenergy-metering applications. The output signal\ncommon-mode voltage isautomatically adjusted to\neither the3-Vor5-Vlow-side supply.\nThe AMC1100 isfully specified over theextended\nindustrial temperature range of–40°Cto+105 °Cand\nisavailable inthe SMD-type, wide-body SOIC-8\n(DWV) andgullwing-8 (DUB) packages.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nAMC1100SOP (8) 9.50 mm×6.57 mm\nSOIC (8) 5.85 mm×7.50 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n2AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 3\n6.1 Absolute Maximum Ratings ...................................... 3\n6.2 ESD Ratings .............................................................. 3\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Power Ratings ........................................................... 4\n6.6 Insulation Specifications ............................................ 5\n6.7 Safety-Related Certifications ..................................... 6\n6.8 Safety Limiting Values .............................................. 6\n6.9 Electrical Characteristics ........................................... 7\n6.10 Insulation Characteristics Curves ........................... 8\n6.11 Typical Characteristics ............................................ 9\n7Detailed Description ............................................ 14\n7.1 Overview ................................................................. 147.2 Functional Block Diagram ....................................... 14\n7.3 Feature Description ................................................. 15\n7.4 Device Functional Modes ........................................ 16\n8Application andImplementation ........................ 17\n8.1 Application Information ............................................ 17\n8.2 Typical Applications ................................................ 17\n9Power Supply Recommendations ...................... 21\n10Layout ................................................................... 22\n10.1 Layout Guidelines ................................................. 22\n10.2 Layout Example .................................................... 22\n11Device andDocumentation Support ................. 23\n11.1 Device Support ...................................................... 23\n11.2 Documentation Support ........................................ 25\n11.3 Receiving Notification ofDocumentation Updates 25\n11.4 Support Resources ............................................... 25\n11.5 Trademarks ........................................................... 25\n11.6 Electrostatic Discharge Caution ............................ 25\n11.7 Glossary ................................................................ 25\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 25\n4Revision History\nChanges from Revision A(December 2014) toRevision B Page\n•Changed certification details asperISOstandard insafety-related certifications Features bullet ........................................ 1\n•Deleted typical lifespan Features bullet ................................................................................................................................ 1\n•Changed Applications section toinclude endequipment links ............................................................................................. 1\n•Changed IEC60747-5-2 toDINVDE V0884-11: 2017-01 inDescription section ................................................................. 1\n•Changed page 1figure andadded title.................................................................................................................................. 1\n•Added Power Ratings table .................................................................................................................................................... 4\n•Changed Insulation Specifications table perISOstandard .................................................................................................... 5\n•Added DWV-package related details inInsulation Specifications table ................................................................................. 5\n•Changed Safety-Related Certification table perISOstandard ............................................................................................... 6\n•Changed Safety Limiting Values table perISOstandard ....................................................................................................... 6\n•Deleted VDD1 andVDD2 from Electrical Characteristics table (repeated inRecommended Operating Conditions\ntable) ...................................................................................................................................................................................... 7\n•Added Insulation Characteristics Curves section ................................................................................................................... 8\n•Changed Zener Diode Based High-Side Supply figure ........................................................................................................ 21\nChanges from Original (April 2012) toRevision A Page\n•Changed format tomeet latest data sheet standards ............................................................................................................ 1\n•Added ESD Rating table andFeature Description ,Device Functional Modes ,Application and\nImplementation ,Power Supply Recommendations ,Layout ,Device andDocumentation Support ,andMechanical,\nPackaging, andOrderable Information sections..................................................................................................................... 1\n•Added DWV package todocument ........................................................................................................................................ 1\n•Deleted Package andOrdering Information section ............................................................................................................... 3\n1\n2\n3\n48\n7\n6\n5VDD2\nVOUTP\nVOUTN\nGND2VDD1\nVINP\nVINN\nGND1\n3AMC1100\nwww.ti.com SBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nDUB andDWV Packages\nSOP-8 andSOIC-8\n(Top View)\nPinDescriptions\nPIN\nFUNCTION\nDESCRIPTION NAME NO.\nGND1 4 Power High-side analog ground\nGND2 5 Power Low-side analog ground\nVDD1 1 Power High-side power supply\nVDD2 8 Power Low-side power supply\nVINN 3 Analog input Inverting analog input\nVINP 2 Analog input Noninverting analog input\nVOUTN 6 Analog output Inverting analog output\nVOUTP 7 Analog output Noninverting analog output\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nsee(1)\nMIN MAX UNIT\nSupply voltage, VDD1 toGND1 orVDD2 toGND2 –0.5 6 V\nAnalog input voltage atVINP, VINN GND1 –0.5 VDD1 +0.5 V\nInput current toanypinexcept supply pins ±10 mA\nMaximum junction temperature, TJMax 150 °C\nStorage temperature range, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500\nV Charged device model (CDM), perJEDEC specification JESD22-\nC101(2) ±1000\n4AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nTA Operating ambient temperature range –40 105 °C\nVDD1 High-side power supply 4.5 5.0 5.5 V\nVDD2 Low-side power supply 2.7 5.0 5.5 V\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICpackage thermal metrics application\nreport .6.4 Thermal Information\nTHERMAL METRIC(1)AMC1100\nUNIT DUB (SOP) DWV (SOIC)\n8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 75.1 102.8 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 61.6 49.8 °C/W\nRθJB Junction-to-board thermal resistance 39.8 56.6 °C/W\nψJT Junction-to-top characterization parameter 27.2 16.0 °C/W\nψJB Junction-to-board characterization parameter 39.4 55.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A N/A °C/W\n6.5 Power Ratings\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPDMaximum power dissipation\n(both sides)VDD1 =VDD2 =5.5V 82.5\nmW\nVDD1 =5.5V,VDD2 =3.6V 65.6\nPD1Maximum power dissipation\n(high-side supply)VDD1 =5.5V 44.0 mW\nPD2Maximum power dissipation\n(low-side supply)VDD2 =5.5V 38.5\nmW\nVDD2 =3.6V 21.6\n5AMC1100\nwww.ti.com SBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated(1) Apply creepage andclearance requirements according tothespecific equipment isolation standards ofanapplication. Care must be\ntaken tomaintain thecreepage andclearance distance ofaboard design toensure thatthemounting pads oftheisolator ontheprinted\ncircuit board (PCB) donotreduce thisdistance. Creepage andclearance onaPCB become equal incertain cases. Techniques such as\ninserting grooves andribsonthePCB areused tohelp increase these specifications.\n(2) This coupler issuitable forsafe electrical insulation only within thesafety ratings. Compliance with thesafety ratings shall beensured by\nmeans ofsuitable protective circuits.\n(3) Testing iscarried outinairoroiltodetermine theintrinsic surge immunity oftheisolation barrier.\n(4) Apparent charge iselectrical discharge caused byapartial discharge (pd).\n(5) Allpins oneach side ofthebarrier aretiedtogether, creating atwo-pin device.6.6 Insulation Specifications\nover operating ambient temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS VALUE UNIT\nGENERAL\nCLR External clearance(1)Shortest pin-to-pin distance through air,DUB package ≥7\nmm\nShortest pin-to-pin distance through air,DWV package ≥8.5\nCPG External creepage(1)Shortest pin-to-pin distance across thepackage\nsurface, DUB package≥7\nmm\nShortest pin-to-pin distance across thepackage\nsurface, DWV package≥8.5\nDTI Distance through insulationMinimum internal gap(internal clearance) ofthe\ninsulation≥0.014 mm\nCTI Comparative tracking indexDINEN60112 (VDE 0303-11); IEC60112, DUB\npackage≥400\nV\nDINEN60112 (VDE 0303-11); IEC60112, DWV\npackage≥600\nMaterial groupAccording toIEC60664-1, DUB package II\nAccording toIEC60664-1, DWV package I\nOvervoltage category perIEC60664-1Rated mains voltage≤300VRMS I-IV\nRated mains voltage≤600VRMS I-III\nDINVDE V0884-11: 2017-01(2)\nVIORM Maximum repetitive peak isolation voltage Atacvoltage (bipolar) 1200 VPK\nVIOWM Maximum-rated isolation working voltageAtacvoltage (sine wave) 849 VRMS\nAtdcvoltage 1200 VDC\nVIOTM Maximum transient isolation voltageVTEST =VIOTM,t=60s(qualification test) 4250\nVPKVTEST =1.2×VIOTM,t=1s(100% production test) 5100\nVIOSM Maximum surge isolation voltage(3) Test method perIEC60065, 1.2/50- µswaveform,\nVTEST =1.3×VIOSM =6000 VPK(qualification)4615 VPK\nqpd Apparent charge(4)Method a,after input/output safety testsubgroup 2/3,\nVini=VIOTM,tini=60s,\nVpd(m) =1.2×VIORM =1440 VPK,tm=10s≤5\npCMethod a,after environmental tests subgroup 1,\nVini=VIOTM,tini=60s,\nVpd(m) =1.3×VIORM =1560 VPK,tm=10s≤5\nMethod b1,atroutine test(100% production) and\npreconditioning (type test), Vini=VIOTM,tini=1s,\nVpd(m) =1.5×VIORM =1800 VPK,tm=1s≤5\nCIO Barrier capacitance, input tooutput(5)VIO=0.5VPPat1MHz 1.2 pF\nRIO Insulation resistance, input tooutput(5)VIO=500VatTA<85°C >1012\nΩ VIO=500Vat85°C<TA<105°C >1011\nVIO=500VatTS=150°C >109\nPollution degree 2\nClimatic category 40/125/21\nUL1577\nVISO Withstand isolation voltageVTEST =VISO=3005 VRMSor4250 VDC,t=60s\n(qualification), VTEST =1.2×VISO=3606 VRMS,t=1s\n(100% production test)3005 VRMS\n6AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated6.7 Safety-Related Certifications\nVDE UL CSA\nCertified according to\nDINVDE V0884-11: 2017-01 and\nDINEN61010-1 (VDE 0411-1) :2011-07Recognized under 1577 component\nrecognition programRecognized under CSA component\nacceptance NO5program, IEC60950-1,\nandIEC61010-1\nBasic insulation Single protection Basic insulation\nCertificate number: 40047657 Filenumber: E181974 Certificate number: 2643952\n(1) Themaximum safety temperature, TS,hasthesame value asthemaximum junction temperature, TJ,specified forthedevice. TheIS\nandPSparameters represent thesafety current andsafety power, respectively. Donotexceed themaximum limits ofISandPS.These\nlimits vary with theambient temperature, TA.\nThejunction-to-air thermal resistance, RθJA,intheThermal Information table isthatofadevice installed onahigh-K testboard for\nleaded surface-mount packages. Use these equations tocalculate thevalue foreach parameter:\nTJ=TA+RθJA×P,where Pisthepower dissipated inthedevice.\nTJ(max) =TS=TA+RθJA×PS,where TJ(max) isthemaximum junction temperature.\nPS=IS×VDD1 max+IS×VDD2 max,where VDD1 maxisthemaximum high-side supply voltage andVDD2 maxisthemaximum low-side\nsupply voltage.6.8 Safety Limiting Values\nSafety limiting intends tominimize potential damage totheisolation barrier upon failure ofinput oroutput circuitry.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISSafety input, output,\norsupply currentDUB package, RθJA=75.1°C/W, TJ=150°C,TA=25°C,\nVDD1 =VDD2 =5.5V,seeFigure 1302\nmA\nDWV package, RθJA=102.8 °C/W, TJ=150°C,TA=25°C,\nVDD1 =VDD2 =5.5V,seeFigure 1221\nPSSafety input, output,\nortotal power(1)DUB package, RθJA=75.1°C/W, TJ=150°C,TA=25°C,\nseeFigure 21664 mW\nDWV package, RθJA=102.8 °C/W, TJ=150°C,\nTA=25°C,seeFigure 21216 mW\nTSMaximum safety temperature 150 °C\n7AMC1100\nwww.ti.com SBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated6.9 Electrical Characteristics\nAllminimum andmaximum specifications areatTA=–40°Cto+105 °Candarewithin thespecified voltage range, unless\notherwise noted. Typical values areatTA=+25°C,VDD1 =5V,andVDD2 =3.3V.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT\nMaximum input voltage before\nclippingVINP –VINN ±320 mV\nDifferential input voltage VINP –VINN –250 250 mV\nVCM Common-mode operating range –0.16 VDD1 V\nVOS Input offset voltage –1.5 ±0.2 1.5 mV\nTCV OS Input offset thermal drift –10 ±1.5 10 µV/K\nCMRR Common-mode rejection ratioVINfrom 0Vto5Vat0Hz 108 dB\nVINfrom 0Vto5Vat50kHz 95 dB\nCIN Input capacitance toGND1 VINP orVINN 3 pF\nCIND Differential input capacitance 3.6 pF\nRIN Differential input resistance 28 kΩ\nSmall-signal bandwidth 60 100 kHz\nOUTPUT\nNominal gain 8\nGERR Gain errorInitial, atTA=+25°C –0.5% ±0.05% 0.5%\n–1% ±0.05% 1%\nTCG ERR Gain error thermal drift ±56 ppm/K\nNonlinearity4.5V≤VDD2≤5.5V –0.075% ±0.015% 0.075%\n2.7V≤VDD2≤3.6V –0.1% ±0.023% 0.1%\nNonlinearity thermal drift 2.4 ppm/K\nOutput noise VINP =VINN =0V 3.1 mVRMS\nPSRR Power-supply rejection ratiovsVDD1, 10-kHz ripple 80 dB\nvsVDD2, 10-kHz ripple 61 dB\nRise-and-fall time 0.5-V step, 10% to90% 3.66 6.6 µs\nVINtoVOUTsignal delay0.5-V step, 50% to10%, unfiltered output 1.6 3.3 µs\n0.5-V step, 50% to50%, unfiltered output 3.15 5.6 µs\n0.5-V step, 50% to90%, unfiltered output 5.26 9.9 µs\nCMTICommon-mode transient\nimmunityVCM=1kV 2.5 3.75 kV/µs\nOutput common-mode voltage2.7V≤VDD2≤3.6V 1.15 1.29 1.45 V\n4.5V≤VDD2≤5.5V 2.4 2.55 2.7 V\nShort-circuit current 20 mA\nROUT Output resistance 2.5 Ω\nPOWER SUPPLY\nIDD1 High-side supply current 5.4 8 mA\nIDD2 Low-side supply current2.7V<VDD2 <3.6V 3.8 6 mA\n4.5V<VDD2 <5.5V 4.4 7 mA\nPDD1 High-side power dissipation 27.0 44.0 mW\nPDD2 Low-side power dissipation2.7V<VDD2 <3.6V 11.4 21.6 mW\n4.5V<VDD2 <5.5V 22.0 38.5 mW\nTA (°C)IS (mA)\n0 25 50 75 100 125 1500100200300400500\nD001DUB-package\nDWV-package\nTA (°C)PS (mW)\n0 25 50 75 100 125 1500200400600800100012001400160018002000\nD002DUB-package\nDWV-package\n8AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated6.10 Insulation Characteristics Curves\nFigure 1.Thermal Derating Curve forSafety-Limiting\nCurrent perVDEFigure 2.Thermal Derating Curve forSafety-Limiting\nPower perVDE\n5060708090100110120130\n0.1 1 10 100\nInput Frequency (kHz)CMRR (dB)\n−40−30−20−10010203040\n−400 −300 −200 −100 0 100 200 300 400\nInput Voltage (mV)Input Current (µA)\n−2−1.5−1−0.500.511.52\n4.5 4.75 5 5.25 5.5\nVDD2 (V)Input Offset (mV)VDD2 = 4.5 V to 5.5 V\n−2−1.5−1−0.500.511.52\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Input Offset (mV)\n−2−1.5−1−0.500.511.52\n4.5 4.75 5 5.25 5.5\nVDD1 (V)Input Offset (mV)\n−2−1.5−1−0.500.511.52\n2.7 3 3.3 3.6\nVDD2 (V)Input Offset (mV)VDD2 = 2.7 V to 3.6 V\n9AMC1100\nwww.ti.com SBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated6.11 Typical Characteristics\nAtVDD1 =VDD2 =5V,VINP =–250mVto+250 mV, andVINN =0V,unless otherwise noted.\nFigure 3.Input Offset vsHigh-Side Supply Voltage Figure 4.Input Offset vsLow-Side Supply Voltage\nFigure 5.Input Offset vsLow-Side Supply Voltage Figure 6.Input Offset vsTemperature\nFigure 7.Common-Mode Rejection Ratio vs\nInput FrequencyFigure 8.Input Current vsInput Voltage\n−1−0.8−0.6−0.4−0.200.20.40.60.81\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Gain Error (%)\n−80−70−60−50−40−30−20−10010\n1 10 100 500\nInput Frequency (kHz)Normalized Gain (dB)\n−1−0.8−0.6−0.4−0.200.20.40.60.81\n2.7 3 3.3 3.6\nVDD2 (V)Gain Error (%)VDD2 = 2.7 V to 3.6 V\n−1−0.8−0.6−0.4−0.200.20.40.60.81\n4.5 4.75 5 5.25 5.5\nVDD2 (V)Gain Error (%)VDD2 = 4.5 V to 5.5 V\n60708090100110120\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Input Bandwidth (kHz)\n−1−0.8−0.6−0.4−0.200.20.40.60.81\n4.5 4.75 5 5.25 5.5\nVDD1 (V)Gain Error (%)\n10AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtVDD1 =VDD2 =5V,VINP =–250mVto+250 mV, andVINN =0V,unless otherwise noted.\nFigure 9.Input Bandwidth vsTemperature Figure 10.Gain Error vsHigh-Side Supply Voltage\nFigure 11.Gain Error vsLow-Side Supply Voltage Figure 12.Gain Error vsLow-Side Supply Voltage\nFigure 13.Gain Error vsTemperature Figure 14.Normalized Gain vsInput Frequency\n−0.1−0.08−0.06−0.04−0.0200.020.040.060.080.1\n2.7 3 3.3 3.6\nVDD2 (V)Nonlinearity (%)VDD2 = 2.7 V to 3.6 V\n−0.1−0.08−0.06−0.04−0.0200.020.040.060.080.1\n4.5 4.75 5 5.25 5.5\nVDD2 (V)Nonlinearity (%)VDD2 = 4.5 V to 5.5 V\n00.30.60.91.21.51.82.12.42.733.33.6\n−400 −300 −200 −100 0 100 200 300 400\nInput Voltage (mV)Output Voltage (V)VOUTP\nVOUTNVDD2 = 2.7 V to 3.6 V\n−0.1−0.08−0.06−0.04−0.0200.020.040.060.080.1\n4.5 4.75 5 5.25 5.5\nVDD1 (V)Nonlinearity (%)\n−360−330−300−270−240−210−180−150−120−90−60−300\n1 10 100 1000\nInput Frequency (kHz)Output Phase (°)\n00.511.522.533.544.55\n−400 −300 −200 −100 0 100 200 300 400\nInput Voltage (mV)Output Voltage (V)VOUTP\nVOUTN\n11AMC1100\nwww.ti.com SBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtVDD1 =VDD2 =5V,VINP =–250mVto+250 mV, andVINN =0V,unless otherwise noted.\nFigure 15.Output Phase vsInput Frequency Figure 16.Output Voltage vsInput Voltage\nFigure 17.Output Voltage vsInput Voltage Figure 18.Nonlinearity vsHigh-Side Supply Voltage\nFigure 19.Nonlinearity vsLow-Side Supply Voltage Figure 20.Nonlinearity vsLow-Side Supply Voltage\nTime□(2 s/div) /c109200□mV/div500□mV/div\n500□mV/div\n012345678910\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Output Rise/Fall Time (µs)\n600800100012001400160018002000220024002600\n0.1 1 10 100\nFrequency (kHz)Noise (nV/sqrt(Hz))\n0102030405060708090100\n1 10 100\nRipple Frequency (kHz)PSRR (dB)VDD1\nVDD2\n−0.1−0.08−0.06−0.04−0.0200.020.040.060.080.1\n−250 −200 −150 −100 −50 0 50 100 150 200 250\nInput Voltage (mV)Nonlinearity (%)VDD2 = 3 V\nVDD2 = 5 V\n−0.1−0.08−0.06−0.04−0.0200.020.040.060.080.1\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Nonlinearity (%)\n12AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtVDD1 =VDD2 =5V,VINP =–250mVto+250 mV, andVINN =0V,unless otherwise noted.\nFigure 21.Nonlinearity vsInput Voltage Figure 22.Nonlinearity vsTemperature\nFigure 23.Output Noise Density vsFrequency Figure 24.Power-Supply Rejection Ratio vs\nRipple Frequency\nFigure 25.Output Rise andFallTime vsTemperatureFigure 26.Full-Scale Step Response\n012345678\n2.7 3 3.3 3.6\nVDD2 (V)IDD2 (mA)VDD2 = 2.7 V to 3.6 V\n012345678\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Supply Current (mA)\nIDD1\nIDD2\n012345\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Output Common−Mode Voltage (V)VDD2 = 2.7 V to 3.6 V\nVDD2 = 4.5 V to 5.5 V\n012345678\n4.5 4.75 5 5.25 5.5\nSupply Voltage (V)Supply Current (mA)IDD1\nIDD2\n012345678910\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Signal Delay (µs)50% to 10%\n50% to 50%\n50% to 90%\n012345\n3.5 3.6 3.7 3.8 3.9 4 4.1 4.2 4.3 4.4 4.5\nVDD2 (V)Output Common−Mode Voltage (V)VDD2 rising\nVDD2 falling\n13AMC1100\nwww.ti.com SBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtVDD1 =VDD2 =5V,VINP =–250mVto+250 mV, andVINN =0V,unless otherwise noted.\nFigure 27.Output Signal Delay Time vsTemperature Figure 28.Output Common-Mode Voltage vs\nLow-Side Supply Voltage\nFigure 29.Output Common-Mode Voltage vsTemperature Figure 30.Supply Current vsSupply Voltage\nFigure 31.Low-Side Supply Current vs\nLow-Side Supply VoltageFigure 32.Supply Current vsTemperature\nIsolation\nBarrier\n          û\x08\x03ModulatorRX2.5-V\nReference\nVOUTP\nVOUTNVDD2\nGND2 GND1VINP\nVINNVDD1\nRC OscillatorRXTX\nTXRetiming and \n3rd-Order \nActive \nLow-Pass \nFilterDATA\nCLK2.56-V\nReference\n14AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe AMC1100 consists ofadelta-sigma modulator input stage including aninternal reference and clock\ngenerator. The output ofthemodulator and clock signal are differentially transmitted over theintegrated\ncapacitive isolation barrier that separates thehigh- and low-voltage domains. The received bitstream and clock\nsignals aresynchronized and processed byathird-order analog filter with anominal gain of8onthelow-side\nandpresented asadifferential output ofthedevice, asshown intheFunctional Block Diagram section.\nThe SiO 2-based capacitive isolation barrier supports ahigh level ofmagnetic field immunity, asdescribed in\napplication report SLLA181 ,ISO72x Digital Isolator Magnetic-Field Immunity (available fordownload at\nwww.ti.com ).\n7.2 Functional Block Diagram\nCIND = 3.6 pF3 pFCINP = 3 pF\nS2\nS2S1\nS1400 :\n400 :\nCINN = 3 pF\nGND1 GND1GND1 VDD1\nGND1 + 0.8 V\nGND1 + 0.8 VGND1\nRIN = 28 k:\nGND13 pFEquivalent\nCurcuit\nINDINCR* f1\nCLK \n(fCLK = 10 MHz)\n15AMC1100\nwww.ti.com SBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated7.3 Feature Description\nThe differential analog input oftheAMC1100 isaswitched-capacitor circuit based onasecond-order modulator\nstage that digitizes theinput signal intoa1-bit output stream. The device compares thedifferential input signal\n(VIN=VINP –VINN) against theinternal reference of2.5Vusing internal capacitors that arecontinuously\ncharged and discharged with atypical frequency of10MHz. With theS1switches closed, CINDcharges tothe\nvoltage difference across VINP and VINN. Forthedischarge phase, both S1switches open firstand then both\nS2switches close. CINDdischarges toapproximately GND1 +0.8Vduring thisphase. Figure 33shows the\nsimplified equivalent input circuitry.\nFigure 33.Equivalent Input Circuit\nThe analog input range istailored todirectly accommodate avoltage drop across ashunt resistor used for\ncurrent sensing. However, there aretworestrictions ontheanalog input signals, VINP and VINN. Iftheinput\nvoltage exceeds therange GND1 –0.5VtoVDD1 +0.5V,theinput current must belimited to10mAtoprotect\ntheimplemented input protection diodes from damage. Inaddition, thedevice linearity and noise performance\nareensured only when thedifferential analog input voltage remains within ±250mV.\nRIN R2R1L1\nL2\nG =□G +ERRTOT ERRR2\nRIN\n16AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated7.4 Device Functional Modes\nThe AMC1100 ispowered onwhen thesupplies areconnected. The device isoperated offa5-Vnominal supply\nonthehigh-side. Thepotential oftheground reference GND1 canbefloating, which isusually thecase inshunt-\nbased current-measurement applications. TIrecommends tying one side oftheshunt totheGND1 pinofthe\nAMC1100 tomaintain theoperating common-mode range requirements ofthedevice.\nThe low-side oftheAMC1100 canbepowered from asupply source with anominal voltage of3.0V,3.3V,or\n5.0V.When operated at5V,thecommon-mode voltage oftheoutput stage issetto2.55 Vnominal; inboth\nother cases, thecommon-mode voltage isautomatically setto1.29 V.\nAlthough usually applied inshunt-based current-sensing circuits, theAMC1100 can also beused forisolated\nvoltage measurement applications, asshown inasimplified way inFigure 34.Insuch applications, usually a\nresistor divider (R1and R2inFigure 34)isused tomatch therelatively small input voltage range ofthe\nAMC1100. R2andtheAMC1100 input resistance (RIN)also create aresistance divider thatresults inadditional\ngain error. With theassumption thatR1andRINhave aconsiderably higher value than R2,theresulting total gain\nerror canbeestimated using Equation 1:\nwhere:\n•GERR=device gain error. (1)\nFigure 34.Voltage Measurement Application\nADC1NADC1PDC Link\nGate Driver\nGate DriverGate Driver\nGate DriverGate Driver\nGate Driver\nADC2NADC2P\nADC3NADC3P\nADC4NADC4PRSHUNT\nVOUTP\nVOUTNVDD2\nGND2 GND1\nVINNVINPVDD1AMC1100\nVOUTP\nVOUTNVDD2\nGND2 GND1\nVINNVINPVDD1AMC1100RSHUNT\nVOUTP\nVOUTNVDD2\nGND2 GND1\nVINNVINPVDD1AMC1100RSHUNT\nVOUTP\nVOUTNVDD2\nGND2 GND1\nVINNVINPVDD1AMC1100\n17AMC1100\nwww.ti.com SBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe AMC1100 offers unique linearity, high input common-mode rejection, and lowdcerrors and drift. These\nfeatures make theAMC1100 arobust, high-performance isolation amplifier forindustrial applications where users\nandsubsystems must beprotected from high voltage potentials.\n8.2 Typical Applications\n8.2.1 TheAMC1100 inFrequency Inverters\nAtypical operation fortheAMC1100 isisolated current and voltage measurement infrequency inverter\napplications (such asindustrial motor drives, photovoltaic inverters, oruninterruptible power supplies), as\nconceptually shown inFigure 35.Depending ontheendapplication, only twoorthree phase currents arebeing\nsensed.\nFigure 35.Isolated Current andVoltage Sensing inFrequency Inverters\n8.2.1.1 Design Requirements\nCurrent measurement through thephase ofamotor power lineisdone viatheshunt resistor RSHUNT (inatwo-\nterminal shunt); see Figure 36.For better performance, thedifferential signal isfiltered using RC filters\n(components R2,R3,andC2).Optionally, C3andC4canbeused toreduce charge dumping from theinputs. In\nthis case, care must betaken when choosing thequality ofthese capacitors; mismatch invalues ofthese\ncapacitors leads toacommon-mode error atthemodulator input. Using NP0 capacitors isrecommended, if\nnecessary.\nTime□(2 s/div) /c109200□mV/div500□mV/div\n500□mV/div\nR2\n12/c87\nR3\n12/c87DeviceIsolation\nBarrier\nC2(1)\n330 pF\nC3\n10 pF\n(optional)VDD1\nVINP\nVINN\nGND1VDD2\nVOUTP\nVOUTN\nGND2C4\n10 pF\n(optional)C1(1)\n0.1 F/c109R1\nC5(1)\n0.1 F/c109\nADCTMC320\nC/F28xxx\nC14\n13\n11\n91\n2\n3\n4R\nRRSHUNTPhase\n18AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 36.Shunt-Based Current Sensing with theAMC1100\nTheisolated voltage measurement canbeperformed asdescribed intheDevice Functional Modes section.\n8.2.1.2 Detailed Design Procedure\nThe floating ground reference (GND1) isderived from theend oftheshunt resistor, which isconnected tothe\nnegative input oftheAMC1100 (VINN). Ifafour-terminal shunt isused, theinputs oftheAMC1100 are\nconnected totheinner leads andGND1 isconnected tooneoftheouter shunt leads. The differential input ofthe\nAMC1100 ensures accurate operation even innoisy environments.\nThe differential output oftheAMC1100 caneither directly drive ananalog-to-digital converter (ADC) input orcan\nbefurther filtered before being processed bytheADC.\n8.2.1.3 Application Curve\nInfrequency inverter applications thepower switches must beprotected incase ofanovercurrent condition. To\nallow fastpowering offofthesystem, lowdelay caused bytheisolation amplifier isrequired. Figure 37shows the\ntypical full-scale step response oftheAMC1100.\nFigure 37.Typical Step Response oftheAMC1100\nApplication\nMCUL1\nL2\nL3\n3x dig. filter for \ncurrents\n3x dig. filter for \nvoltageSync\nSysCLK\nDataDVDD\nNDigital CoreAMC1100\nAMC1100\nAMC1100\nADC\nADC\nADC\nADC\nADCADC4G-ModulatorVDD2 = DVDD\nVDD1A\nVDD1B\nVDD1CMSP430F47167\nMetrology\nMCU\n19AMC1100\nwww.ti.com SBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.2 TheAMC1100 inEnergy Metering\nResulting from itsimmunity tomagnetic fields, theAMC1100 can beused forshunt-based current sensing in\nsmart electricity meter (e-meter) designs, asshown inFigure 38.Three AMC1100 devices areused forisolated\ncurrent sensing. Forvoltage sensing, resistive dividers areusually used toreduce thecommon-mode voltage to\nlevels thatallow non-isolated measurement.\nFigure 38.TheAMC1100 inanE-Meter Application\n8.2.2.1 Design Requirements\nForbest performance, anRClow-pass filter canbeused infront oftheAMC1100. Further improvement canbe\nachieved byfiltering theoutput signal ofthedevice. Inboth cases, thevalues oftheresistors andthecapacitors\nmust betailored tothebandwidth requirements ofthesystem.\n600800100012001400160018002000220024002600\n0.1 1 10 100\nFrequency (kHz)Noise (nV/sqrt(Hz))\nGND470 n / 400 V 220\n5.6V1N4007\n470 µ / 10 V5.1 V Phase\nNeutral\n20AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Applications (continued)\nThe analog output ofthedevice isconverted tothedigital domain using theon-chip analog-to-digital converters\n(ADCs) ofasuitable metrology microcontroller. The architecture oftheMSP430F471x7 family ofultra-low power\nmicrocontrollers istailored forthis kind ofapplications. The MSP430F471x7 offers uptoseven ADCs for\nsimultaneous sampling: sixofwhich areused forthethree phase currents and voltages whereas theseventh\nchannel canbeused foradditional voltage sensing oftheneutral lineforapplications thatrequire anti-tampering\nmeasures.\n8.2.2.2 Detailed Design Procedure\nThe high-side supply fortheAMC1100 can bederived from thephase voltage using acapacitive-drop power\nsupply (cap-drop), asshown inFigure 39and described inthe application report SLAA552 ,AMC1100:\nReplacement ofInput Main Sensing Transformer inInverters withIsolate Amplifier .\nFigure 39.Cap-Drop High-Side Power Supply fortheAMC1100\nAlternatively, thehigh-side power supply foreach AMC1100 canalso bederived from thelow-side supply using\ntheSN6501 todrive atransformer, asproven bytheTIreference design TIPD121 ,Isolated Current Sensing\nReference Design Solution, 5A,2kV.\n8.2.2.3 Application Curve\nOne ofthekeyparameters ofane-meter isitsnoise performance, which ismainly influenced bytheperformance\noftheADC and thecurrent sensor. When using ashunt-based approach, thesensor front-end consists ofthe\nactual shunt resistor andtheisolated amplifier. Figure 40shows thetypical output noise density oftheAMC1100\nasabasis foroverall performance estimations.\nFigure 40.Output Noise Density oftheAMC1100\nVOUTP\nVOUTNVDD2\nGND2 GND1\nVINPVINNVDD1AMC1100HV+\nHV-to loadFloating\nPower Supply\n20 V\n3.3 V, or 5.0 VGate Driver\nGate Driver5.1 VR1\n800\r\x03\nZ1\n1N751A C1\n0.1\x1dF \nR2\n12\r\x03\nR3\n12\r\x03C3\n330pF C4\n0.1\x1dF \nADS7263RSHUNT\n21AMC1100\nwww.ti.com SBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated9Power Supply Recommendations\nInatypical frequency inverter application, thehigh-side power supply fortheAMC1100 (VDD1) isderived from\nthesystem supply, asshown inFigure 41.Forlowest cost, aZener diode canbeused tolimit thevoltage to5V\n±10%. A0.1-µFdecoupling capacitor isrecommended forfiltering thispower-supply path. Place thiscapacitor\n(C1)asclose aspossible totheVDD1 pinforbest performance. Ifbetter filtering isrequired, anadditional 1-µFto\n10-µFcapacitor canbeused.\nFigure 41.Zener Diode Based High-Side Supply\nForhigher power efficiency and better performance, abuck converter can beused; anexample ofsuch an\napproach isbased onthe LM5017 .Areference design including performance test results and layout\ndocumentation can bedownloaded atPMP9480 ,Isolated Bias Supplies +Isolated Amplifier Combo forLine\nVoltage orCurrent Measurement .\nT op View\nClearance area.\nKeep free of any\nconductive materials.Device\nLEGEND\nTop layer; copper pour and traces\nHigh-side area\nController-side area\nViaTo Shunt To Filter or ADCVDD1\nVINP\nGND1VINNVDD2\nVOUTP\nVOUTN\nGND20.1/c109F\nSMD\n12060.1 F\nSMD\n1206/c109 0.1 F\nSMD\n1206/c109 330 pF\nSMD\n060312\nSMD 0603/c87\n12\nSMD 0603/c87\n22AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nAlayout recommendation showing thecritical placement ofthedecoupling capacitors thatbeplaced asclose as\npossible totheAMC1100 while maintaining adifferential routing oftheinput signals isshown inFigure 42.\nTomaintain theisolation barrier and thecommon-mode transient immunity (CMTI) ofthedevice, keep the\ndistance between thehigh-side ground (GND1) and thelow-side ground (GND2) atamaximum; that is,the\nentire area underneath thedevice must bekept freeofanyconducting materials.\n10.2 Layout Example\nFigure 42.Example Layout\n23AMC1100\nwww.ti.com SBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Device Nomenclature\n11.1.1.1 Isolation Glossary\nCreepage Distance: The shortest path between two conductive input-to-output leads measured along the\nsurface oftheinsulation. Theshortest distance path isfound around theendofthepackage body.\nClearance: The shortest distance between twoconductive input-to-output leads measured through air(line of\nsight).\nInput-to-Output Barrier Capacitance: The total capacitance between allinput terminals connected together,\nandalloutput terminals connected together.\nInput-to-Output Barrier Resistance: The total resistance between allinput terminals connected together, and\nalloutput terminals connected together.\nPrimary Circuit: Aninternal circuit directly connected toanexternal supply mains orother equivalent source that\nsupplies theprimary circuit electric power.\nSecondary Circuit: Acircuit with nodirect connection toprimary power that derives itspower from aseparate\nisolated source.\nComparative Tracking Index (CTI): CTIisanindex used forelectrical insulating materials. Itisdefined asthe\nnumerical value ofthevoltage thatcauses failure bytracking during standard testing. Tracking istheprocess that\nproduces apartially conducting path oflocalized deterioration onorthrough thesurface ofaninsulating material\nasaresult oftheaction ofelectric discharges onorclose toaninsulation surface. The higher CTIvalue ofthe\ninsulating material, thesmaller theminimum creepage distance.\nGenerally, insulation breakdown occurs either through thematerial, over itssurface, orboth. Surface failure may\narise from flashover orfrom theprogressive insulation surface degradation bysmall localized sparks. Such\nsparks result from asurface filmofaconducting contaminant breaking ontheinsulation. The resulting break in\ntheleakage current produces anovervoltage atthesiteofthediscontinuity, andanelectric spark isgenerated.\nThese sparks often cause carbonization oninsulation material and lead toacarbon track between points of\ndifferent potential. This process isknown astracking .\n11.1.1.1.1 Insulation:\nOperational insulation —Insulation needed forcorrect equipment operation.\nBasic insulation —Insulation toprovide basic protection against electric shock.\nSupplementary insulation —Independent insulation applied inaddition tobasic insulation inorder toensure\nprotection against electric shock intheevent ofafailure ofthebasic insulation.\n24AMC1100\nSBAS562B –APRIL 2012 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedDevice Support (continued)\nDouble insulation —Insulation comprising both basic andsupplementary insulation.\nReinforced insulation —Asingle insulation system that provides adegree ofprotection against electric shock\nequivalent todouble insulation.\n11.1.1.1.2 Pollution Degree:\nPollution Degree 1—Nopollution, oronly dry,nonconductive pollution occurs. The pollution hasnoinfluence on\ndevice performance.\nPollution Degree 2—Normally, only nonconductive pollution occurs. However, atemporary conductivity caused\nbycondensation istobeexpected.\nPollution Degree 3—Conductive pollution, ordrynonconductive pollution that becomes conductive because of\ncondensation, occurs. Condensation istobeexpected.\nPollution Degree 4—Continuous conductivity occurs asaresult ofconductive dust, rain, orother wetconditions.\n11.1.1.1.3 Installation Category:\nOvervoltage Category —This section isdirected atinsulation coordination byidentifying thetransient overvoltages\nthatmay occur, andbyassigning fourdifferent levels asindicated inIEC60664.\nI.Signal Level: Special equipment orparts ofequipment.\nII.Local Level: Portable equipment andsoforth\nIII.Distribution Level: Fixed installation.\nIV.Primary Supply Level: Overhead lines, cable systems.\nEach category should besubject tosmaller transients than theprevious category.\n25AMC1100\nwww.ti.com SBAS562B –APRIL 2012 –REVISED DECEMBER 2019\nProduct Folder Links: AMC1100Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated11.2 Documentation Support\n11.2.1 Related Documentation\nTexas Instruments, High-Voltage Lifetime oftheISO72x Family ofDigital Isolators application report\nTexas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report\nTexas Instruments, AMC1100: Replacement ofInput Main Sensing Transformer inInverters withIsolate Amplifier\napplication report\nTexas Instruments, Isolated Current Sensing Reference Design Solution, 5A,2kVreference guide\nTexas Instruments, PMP9480 Isolated Bias Supplies +Isolated Amplifier Combo forLine Voltage orCurrent\nMeasurement\nTexas Instruments, TPS6212x 15-V, 75-mA Highly Efficient Buck Converter data sheet\nTexas Instruments, MSP430F471xx Mixed Signal Microcontroller data sheet\nTexas Instruments, SN6501 Transformer Driver forIsolated Power Supplies data sheet\nTexas Instruments, LM5017 100-V, 600-mA Constant On-Time Synchronous Buck Regulator data sheet\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Support Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nAMC1100DUB ACTIVE SOP DUB 850RoHS & Green NIPDAU Level-4-260C-72 HR -40 to 105 AMC1100\nAMC1100DUBR ACTIVE SOP DUB 8350RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 105 AMC1100\nAMC1100DWV ACTIVE SOIC DWV 864RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 AMC1100\nAMC1100DWVR ACTIVE SOIC DWV 81000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 AMC1100\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nAMC1100DUBR SOP DUB 8350 330.0 24.413.19.756.016.024.0 Q1\nAMC1100DUBR SOP DUB 8350 330.0 24.410.910.015.8516.024.0 Q1\nAMC1100DWVR SOIC DWV 81000 330.0 16.412.056.153.316.016.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nAMC1100DUBR SOP DUB 8350 367.0 367.0 45.0\nAMC1100DUBR SOP DUB 8350 346.0 346.0 29.0\nAMC1100DWVR SOIC DWV 81000 350.0 350.0 43.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nAMC1100DUB DUB SOP 8 50 532.13 13 7300 6.6\nAMC1100DUB DUB SOP 8 50 532.13 13.51 7.36 6.91\nAMC1100DWV DWV SOIC 8 64 505.46 13.94 4826 6.6PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\n\nwww.ti.comPACKAGE OUTLINE\nC\n10.7\n10.1 TYP\n6X 2.54\n4X\n(1.524)2X\n7.62\n0.3550.204 TYP\n0-88X 0.5550.355\n6.826.32\n0.38 MIN0.635\nGAGE PLANE4.85 MAX\n1.451.15A\n9.559.02\nNOTE 3\nB6.876.374X (0.99)\n4222355/G   04/2019SOP - 4.85 mm max height DUB0008A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.254 mm per side. 18\n0.1 C A B54PIN 1 IDSEATING PLANE\n0.1 C\n SEE DETAIL ATOP MOLD\nDETAIL A\nTYPICALSCALE  1.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(9.1)\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND8X (0.65)8X (2.35)\n8X (0.65)\n6X (2.54)(R0.05)\nTYP8X (2.35)\n6X (2.54)\n(9.45)(R0.05)\nTYP\n4222355/G   04/2019SOP - 4.85 mm max height DUB0008A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLES\nEXPOSED METAL SHOWN\nSCALE:5X1\n458\nIPC-7351 NOMINAL\n6.75 mm CLEARANCE/CREEPAGE\nNOTES: (continued)\n 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALEEXPOSED METALSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METAL1\n458SYMM\nSYMM\nHV / ISOLATION OPTION\n7.1 mm CLEARANCE/CREEPAGE\nwww.ti.comEXAMPLE STENCIL DESIGN\n(9.1)6X (2.54)8X (0.65)8X (2.35)\n(R0.05)\nTYP8X (2.35)\n8X (0.65)\n6X (2.54)\n(9.45)(R0.05)\nTYP\n4222355/G   04/2019SOP - 4.85 mm max height DUB0008A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   7. Board assembly site may have different recommendations for stencil design. IPC-7351 NOMINAL\n6.75 mm CLEARANCE/CREEPAGEHV / ISOLATION OPTION\n7.1 mm CLEARANCE/CREEPAGESYMM\nSYMM1\n458\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:5XSYMM\nSYMM1\n458\nwww.ti.comPACKAGE OUTLINE\nC\nTYP11.5 0.25\n2.8 MAX\n TYP0.33\n0.13\n0-86X 1.27\n8X 0.510.312X\n3.81\n0.460.36\n1.00.50.25\nGAGE PLANEANOTE 35.95\n5.75\nB\nNOTE 47.6\n7.4\n(2.286)\n(2)\n4218796/A   09/2013SOIC - 2.8 mm max height DWV0008A\nSOIC\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side. 18\n0.25 CA B54AREAPIN 1 IDSEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n(10.9)\n0.07 MAX\nALL AROUND0.07 MINALL AROUND 8X (1.8)\n8X (0.6)\n6X (1.27)\n4218796/A   09/2013SOIC - 2.8 mm max height DWV0008A\nSOIC\nSYMM\nSYMMSEE DETAILS\nLAND PATTERN EXAMPLE\n9.1 mm NOMINAL CLEARANCE/CREEPAGE\nSCALE:6X\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASK METAL\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.8)\n8X (0.6)\n6X (1.27)\n(10.9)\n4218796/A   09/2013SOIC - 2.8 mm max height DWV0008A\nSOIC\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:6XSYMM\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: AMC1100DWVR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - High-side power supply (VDD1): 4.5V to 5.5V
  - Low-side power supply (VDD2): 2.7V to 5.5V

- **Current Ratings:**
  - High-side supply current (IDD1): 5.4 mA (typical) to 8 mA (max)
  - Low-side supply current (IDD2): 3.8 mA (typical) to 7 mA (max)

- **Power Consumption:**
  - Maximum power dissipation: 82.5 mW (both sides at 5.5V)
  - High-side power dissipation: 44.0 mW (max)
  - Low-side power dissipation: 38.5 mW (max)

- **Operating Temperature Range:**
  - -40°C to +105°C

- **Package Type:**
  - SOIC-8 (DWV)

- **Special Features or Notes:**
  - Fully-differential isolation amplifier with a fixed gain of 8 (0.5% accuracy).
  - High common-mode rejection ratio (CMRR) of 108 dB.
  - Safety-related certifications for isolation up to 4250 VPK.
  - Input voltage range optimized for shunt resistors (±250 mV).
  - Low noise: 3.1 mV RMS typical.
  - Low offset error: 1.5 mV max.
  - Moisture Sensitive Level: MSL Level 2 (JEDEC J-STD-020E).

### Description of the Component:

The **AMC1100** is a precision isolation amplifier designed for applications requiring high voltage isolation and accurate current sensing. It features a silicon dioxide (SiO2) barrier that provides galvanic isolation, making it suitable for use in environments with high common-mode voltages. The device is optimized for direct connection to shunt resistors, enabling accurate measurement of current and voltage in various applications.

### Typical Applications:

- **Electricity Meters:** Used for shunt resistor-based current sensing to measure energy consumption accurately.
- **String Inverters:** Employed in photovoltaic systems for monitoring current and voltage.
- **Power Measurement Applications:** Ideal for applications requiring precise current sensing and isolation, such as industrial motor drives and uninterruptible power supplies (UPS).
- **Isolated Voltage Measurement:** Can also be used for isolated voltage sensing applications, enhancing safety and performance in high-voltage environments.

The AMC1100 is particularly valuable in industrial applications where protection from high voltage potentials is critical, ensuring reliable operation of sensitive electronic components.