<!-- HTML header for doxygen 1.8.7-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>RZT Flexible Software Package Documentation: MCU Board Support Package</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <script type="text/javascript" src="search/lunr.js"></script>
    <link href="search/lunrsearch.css" rel="stylesheet" type="text/css">
    <script src="search/lunr_index.js"></script>
    <script src="search/lunrclient.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="fsp_customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_scaled.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">RZT Flexible Software Package Documentation
   &#160;<span id="projectnumber">Release v3.0.0</span>
   </div>
  </td>
   <td>        <br /><div id="MSearchBox" class="MSearchBoxInactive">
 
    <form id="lunrSearchForm" name="lunrSearchForm">
      <span class="left" >
          <img id="MSearchSelect" src="search/mag_sel.png"
               alt=""/>
         <input class="search-input" id="MSearchField" name="q" placeholder="Search" type="text"> 
      </span>
      <span class="right">
          &nbsp; 
      </span>
        <!--<input type="submit" value="Search">-->
    </form>
</div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___b_s_p___m_c_u.html','');});
</script>

<script src="search/mark.min.js"></script>
<script type="text/javascript">
  $(document).ready(function() { 
    var options = {         // allows highlighting across element boundaries.
      "acrossElements": true
    };
    var bodyText = $("div.contents").text(); // try contents instead of body. 
    // If using body: Problem may be that text inside <script> tags is included in .text() - but not in cheerio?
    // If using div.contents - works 
    var fullURL = $(location).attr('href');
    var splitURL = fullURL.split("?");  // Get param string: content after "?" in URL
    if (splitURL.length > 1) {          // If any content after "?"
      var paramStr = splitURL[1];
      var params = paramStr.split("&"); // Split params on "&"
      for (i = 0; i < params.length; i++) {
        var paramPair = params[i].split("=");
        if (paramPair[0] == "pos") {     // If any param starts "pos", get the content after "="
          posStr = paramPair[1];
          var splitPos = posStr.split(",");
          var termArray = [];
        // termArray will have the search terms
            for (i=0; i < splitPos.length; i += 2) {
            start = splitPos[i];
            len = splitPos[i+1]; // Needs error detection! Vulnerable if non-even # of pos entries
            term = bodyText.substr(start,len);
            if (termArray.includes(term) == false) {     // List all unique terms
                termArray.push(bodyText.substr(start,len)); 
            }
          } 
    //      console.log(termArray);
          var context = document.querySelector("div.contents");
          var instance = new Mark(context);
          for(i=0;i<termArray.length; i+=1) {
            instance.mark(termArray[i],options);  // Use Mark.js to mark all terms in termArray
            }    
          var firstMark = document.querySelector("mark");
          firstMark.scrollIntoView(true);
          //      console.log($("mark").first().text()); // Trying to scroll to first Mark element. 
        }
            }
    }
  });
</script>

<link href="fsp_customdoxygen.css" rel="stylesheet" type="text/css" />

<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>


<!-- Lunr search results -->
<div id="lunrResultBox" style="
        position: fixed;
        border: 1px solid black;
        background-color: WhiteSmoke;  
        padding: 10px;
        width: 500px;
        height: 500px;
        top: 30;
        right: 0;
        overflow: auto;
        display: none">
    <button onclick="closeLunrResults()" style="float: right;">X</button>
    <div class="resultCount" id="resultCount"></div>
    <div id="searchResults"></div>
</div>
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">MCU Board Support Package<div class="ingroups"><a class="el" href="group___r_e_n_e_s_a_s___c_o_m_m_o_n.html">BSP</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf3ee66233fc75acfcc21a97d7a767aa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaf3ee66233fc75acfcc21a97d7a767aa1">R_FSP_VersionGet</a> (<a class="el" href="group___r_e_n_e_s_a_s___c_o_m_m_o_n.html#unionfsp__pack__version__t">fsp_pack_version_t</a> *const p_version)</td></tr>
<tr class="separator:gaf3ee66233fc75acfcc21a97d7a767aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0c522c1bb26af24accaf20e6b87d12"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga4e0c522c1bb26af24accaf20e6b87d12">Default_Handler</a> (void)</td></tr>
<tr class="separator:ga4e0c522c1bb26af24accaf20e6b87d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce63124d36b500645b10016916656a0"><td class="memItemLeft" align="right" valign="top">BSP_TARGET_ARM BSP_ATTRIBUTE_STACKLESS void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gabce63124d36b500645b10016916656a0">system_init</a> (void)</td></tr>
<tr class="separator:gabce63124d36b500645b10016916656a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (void)</td></tr>
<tr class="separator:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga662624feaff3850ffbe7fb118ab140d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga662624feaff3850ffbe7fb118ab140d7">R_BSP_WarmStart</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga6fe6dc3c0813eeae8665430a31c005b4">bsp_warm_start_event_t</a> event)</td></tr>
<tr class="separator:ga662624feaff3850ffbe7fb118ab140d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac77675be24547fb6bd5d1829637e91ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gac77675be24547fb6bd5d1829637e91ec">R_BSP_CacheEnableInst</a> (void)</td></tr>
<tr class="separator:gac77675be24547fb6bd5d1829637e91ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc01c32dcb7a3425fe60c54baa98ab06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gabc01c32dcb7a3425fe60c54baa98ab06">R_BSP_CacheEnableData</a> (void)</td></tr>
<tr class="separator:gabc01c32dcb7a3425fe60c54baa98ab06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e8fcae8250d80c4ff09dddfc9f5216"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga17e8fcae8250d80c4ff09dddfc9f5216">R_BSP_CacheEnableMemoryProtect</a> (void)</td></tr>
<tr class="separator:ga17e8fcae8250d80c4ff09dddfc9f5216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd407467b8c532dc381302c73ff4b94"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaacd407467b8c532dc381302c73ff4b94">R_BSP_CacheDisableInst</a> (void)</td></tr>
<tr class="separator:gaacd407467b8c532dc381302c73ff4b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723b959d26d3b1e94f40e0e059a31adb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga723b959d26d3b1e94f40e0e059a31adb">R_BSP_CacheDisableData</a> (void)</td></tr>
<tr class="separator:ga723b959d26d3b1e94f40e0e059a31adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e9fd2d92b4d027c147ddb0bb5746c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga42e9fd2d92b4d027c147ddb0bb5746c7">R_BSP_CacheDisableMemoryProtect</a> (void)</td></tr>
<tr class="separator:ga42e9fd2d92b4d027c147ddb0bb5746c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270c5ba1b3d46cb17a57adfe4b7242a5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga270c5ba1b3d46cb17a57adfe4b7242a5">R_BSP_CacheCleanAll</a> (void)</td></tr>
<tr class="separator:ga270c5ba1b3d46cb17a57adfe4b7242a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664f6016a9a0dd4b888c29cb8e932718"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga664f6016a9a0dd4b888c29cb8e932718">R_BSP_CacheInvalidateAll</a> (void)</td></tr>
<tr class="separator:ga664f6016a9a0dd4b888c29cb8e932718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4fdadd50909ac9cf138b75b94eed73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga0b4fdadd50909ac9cf138b75b94eed73">R_BSP_CacheCleanInvalidateAll</a> (void)</td></tr>
<tr class="separator:ga0b4fdadd50909ac9cf138b75b94eed73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeecf0f1e037ab5e8b5db71b70a419b58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaeecf0f1e037ab5e8b5db71b70a419b58">R_BSP_CacheCleanRange</a> (uintptr_t base_address, uintptr_t length)</td></tr>
<tr class="separator:gaeecf0f1e037ab5e8b5db71b70a419b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237e58850b3d742e8043bc834758c19d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga237e58850b3d742e8043bc834758c19d">R_BSP_CacheInvalidateRange</a> (uintptr_t base_address, uintptr_t length)</td></tr>
<tr class="separator:ga237e58850b3d742e8043bc834758c19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fd09e0888dd2cc15e953e365506ff5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga65fd09e0888dd2cc15e953e365506ff5">R_BSP_CacheCleanInvalidateRange</a> (uintptr_t base_address, uintptr_t length)</td></tr>
<tr class="separator:ga65fd09e0888dd2cc15e953e365506ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033ee609e78be5790f4e938733e1c225"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga033ee609e78be5790f4e938733e1c225">R_BSP_CacheL3PowerCtrl</a> (void)</td></tr>
<tr class="separator:ga033ee609e78be5790f4e938733e1c225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe619cc930918e7284ff2fcf36a40781"><td class="memItemLeft" align="right" valign="top">__WEAK void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gafe619cc930918e7284ff2fcf36a40781">R_BSP_FspAssert</a> (void)</td></tr>
<tr class="separator:gafe619cc930918e7284ff2fcf36a40781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cae0c65c54074c32d30eb4108d9a09"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE IRQn_Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga50cae0c65c54074c32d30eb4108d9a09">R_FSP_CurrentIrqGet</a> (void)</td></tr>
<tr class="separator:ga50cae0c65c54074c32d30eb4108d9a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac289335b731d0bdb5cb8e6d243898ef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaac289335b731d0bdb5cb8e6d243898ef">R_FSP_SystemClockHzGet</a> (fsp_priv_clock_t clock)</td></tr>
<tr class="separator:gaac289335b731d0bdb5cb8e6d243898ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3219448adfd1531cf69f68697ab184b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaf3219448adfd1531cf69f68697ab184b">R_BSP_SoftwareDelay</a> (uint32_t delay, <a class="el" href="group___b_s_p___m_c_u.html#gafd98e2a6f080d6a52a3ef72e3d731b2b">bsp_delay_units_t</a> units)</td></tr>
<tr class="separator:gaf3219448adfd1531cf69f68697ab184b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748ada5dc62c546996ef994906339e2a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga748ada5dc62c546996ef994906339e2a">R_FSP_IsrContextSet</a> (IRQn_Type const irq, void *p_context)</td></tr>
<tr class="memdesc:ga748ada5dc62c546996ef994906339e2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the ISR context associated with the requested IRQ.  <a href="#ga748ada5dc62c546996ef994906339e2a">More...</a><br /></td></tr>
<tr class="separator:ga748ada5dc62c546996ef994906339e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ab1bff3470f556f071479b4e37c446"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gac5ab1bff3470f556f071479b4e37c446">R_BSP_IrqClearPending</a> (IRQn_Type irq)</td></tr>
<tr class="separator:gac5ab1bff3470f556f071479b4e37c446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65748aa334ce614fa081fc278b9c8494"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga65748aa334ce614fa081fc278b9c8494">R_BSP_IrqPendingGet</a> (IRQn_Type irq)</td></tr>
<tr class="separator:ga65748aa334ce614fa081fc278b9c8494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ccf3aab32add894e75732d9de1f8471"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga6ccf3aab32add894e75732d9de1f8471">R_BSP_IrqCfg</a> (IRQn_Type const irq, uint32_t priority, void *p_context)</td></tr>
<tr class="separator:ga6ccf3aab32add894e75732d9de1f8471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef8d1e57b960ba925b7ab80125094d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gafef8d1e57b960ba925b7ab80125094d5">R_BSP_IrqEnableNoClear</a> (IRQn_Type const irq)</td></tr>
<tr class="separator:gafef8d1e57b960ba925b7ab80125094d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d17b02ff55fa9f7984750ea7f0c923"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gab0d17b02ff55fa9f7984750ea7f0c923">R_BSP_IrqEnable</a> (IRQn_Type const irq)</td></tr>
<tr class="separator:gab0d17b02ff55fa9f7984750ea7f0c923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5775c188d28c2f23e8c45fd07c10e400"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga5775c188d28c2f23e8c45fd07c10e400">R_BSP_IrqDisable</a> (IRQn_Type const irq)</td></tr>
<tr class="separator:ga5775c188d28c2f23e8c45fd07c10e400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd2e146363f744626c3f79674585d79"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaabd2e146363f744626c3f79674585d79">R_BSP_IrqCfgEnable</a> (IRQn_Type const irq, uint32_t priority, void *p_context)</td></tr>
<tr class="separator:gaabd2e146363f744626c3f79674585d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52760d5d7a8ac818ad0dcdd9006e6d55"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga52760d5d7a8ac818ad0dcdd9006e6d55">R_FSP_IsrContextGet</a> (IRQn_Type const irq)</td></tr>
<tr class="memdesc:ga52760d5d7a8ac818ad0dcdd9006e6d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finds the ISR context associated with the requested IRQ.  <a href="#ga52760d5d7a8ac818ad0dcdd9006e6d55">More...</a><br /></td></tr>
<tr class="separator:ga52760d5d7a8ac818ad0dcdd9006e6d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a594f6593b5b072a0f35908e3bbb544"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga2a594f6593b5b072a0f35908e3bbb544">R_BSP_IrqDetectTypeSet</a> (IRQn_Type const irq, uint32_t detect_type)</td></tr>
<tr class="separator:ga2a594f6593b5b072a0f35908e3bbb544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad78393f9e60839ed53080fa1c5fe508e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gad78393f9e60839ed53080fa1c5fe508e">R_BSP_IrqGroupSet</a> (IRQn_Type const irq, uint32_t interrupt_group)</td></tr>
<tr class="separator:gad78393f9e60839ed53080fa1c5fe508e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b5351a75bffa4034bc290cc8dbd7c0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga50b5351a75bffa4034bc290cc8dbd7c0">R_BSP_IrqMaskLevelSet</a> (uint32_t mask_level)</td></tr>
<tr class="separator:ga50b5351a75bffa4034bc290cc8dbd7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad119dedaaa54c979cf5601a1870e92"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga8ad119dedaaa54c979cf5601a1870e92">R_BSP_IrqMaskLevelGet</a> (void)</td></tr>
<tr class="separator:ga8ad119dedaaa54c979cf5601a1870e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9c6b74983237446de75a9d9b65e752"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga6a9c6b74983237446de75a9d9b65e752">R_BSP_RegisterProtectEnable</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga8f69caf459fd80173db15fdee8bc6fa3">bsp_reg_protect_t</a> regs_to_protect)</td></tr>
<tr class="separator:ga6a9c6b74983237446de75a9d9b65e752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb35164e7e044bd1878a4ce015199c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga1bb35164e7e044bd1878a4ce015199c3">R_BSP_RegisterProtectDisable</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga8f69caf459fd80173db15fdee8bc6fa3">bsp_reg_protect_t</a> regs_to_unprotect)</td></tr>
<tr class="separator:ga1bb35164e7e044bd1878a4ce015199c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306fec4341f347c392f7327db00ea187"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga306fec4341f347c392f7327db00ea187">R_BSP_SystemReset</a> (void)</td></tr>
<tr class="separator:ga306fec4341f347c392f7327db00ea187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad9b078c0d69513c6066e0bd76acf9d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gabad9b078c0d69513c6066e0bd76acf9d">R_BSP_CpuReset</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga6e8909ce807437506d18010fe094ef4b">bsp_reset_t</a> cpu)</td></tr>
<tr class="separator:gabad9b078c0d69513c6066e0bd76acf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57620979524740b878245a5300b8975a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga57620979524740b878245a5300b8975a">R_BSP_CpuResetAutoRelease</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga6e8909ce807437506d18010fe094ef4b">bsp_reset_t</a> cpu)</td></tr>
<tr class="separator:ga57620979524740b878245a5300b8975a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a00d4b57e8222447d1d935bbd515429"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga8a00d4b57e8222447d1d935bbd515429">R_BSP_CpuResetRelease</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga6e8909ce807437506d18010fe094ef4b">bsp_reset_t</a> cpu)</td></tr>
<tr class="separator:ga8a00d4b57e8222447d1d935bbd515429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6811d366401a1e51c57d2decce1ca284"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga6811d366401a1e51c57d2decce1ca284">R_BSP_ModuleResetEnable</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga2ad788416478d6d6ea7398fd9ca84289">bsp_module_reset_t</a> module_to_enable)</td></tr>
<tr class="separator:ga6811d366401a1e51c57d2decce1ca284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fafd599086d2558b06e52c1181235a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga34fafd599086d2558b06e52c1181235a">R_BSP_ModuleResetDisable</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga2ad788416478d6d6ea7398fd9ca84289">bsp_module_reset_t</a> module_to_disable)</td></tr>
<tr class="separator:ga34fafd599086d2558b06e52c1181235a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73859f9b8df6981b869024d0b9a86bdb"><td class="memItemLeft" align="right" valign="top">BSP_TFU_INLINE float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga73859f9b8df6981b869024d0b9a86bdb">__sinf</a> (float angle)</td></tr>
<tr class="separator:ga73859f9b8df6981b869024d0b9a86bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ff048b8398edee6c87652cce7553fd"><td class="memItemLeft" align="right" valign="top">BSP_TFU_INLINE float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga64ff048b8398edee6c87652cce7553fd">__cosf</a> (float angle)</td></tr>
<tr class="separator:ga64ff048b8398edee6c87652cce7553fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fdd7030166ab85ca5bd585be0fba4f8"><td class="memItemLeft" align="right" valign="top">BSP_TFU_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga2fdd7030166ab85ca5bd585be0fba4f8">__sincosf</a> (float angle, float *sin, float *cos)</td></tr>
<tr class="separator:ga2fdd7030166ab85ca5bd585be0fba4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47132d9b15462b6fa520d6612e49a7c2"><td class="memItemLeft" align="right" valign="top">BSP_TFU_INLINE float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga47132d9b15462b6fa520d6612e49a7c2">__atan2f</a> (float y_cord, float x_cord)</td></tr>
<tr class="separator:ga47132d9b15462b6fa520d6612e49a7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd4a6d1bfb10481a6bf97427b88b665"><td class="memItemLeft" align="right" valign="top">BSP_TFU_INLINE float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gacfd4a6d1bfb10481a6bf97427b88b665">__hypotf</a> (float x_cord, float y_cord)</td></tr>
<tr class="separator:gacfd4a6d1bfb10481a6bf97427b88b665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24bdcc94ec3b4abfc959e3e375f99b37"><td class="memItemLeft" align="right" valign="top">BSP_TFU_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga24bdcc94ec3b4abfc959e3e375f99b37">__atan2hypotf</a> (float y_cord, float x_cord, float *atan2, float *hypot)</td></tr>
<tr class="separator:ga24bdcc94ec3b4abfc959e3e375f99b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f03584966c407067881e9d2e8d36789"><td class="memItemLeft" align="right" valign="top">BSP_TFU_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga8f03584966c407067881e9d2e8d36789">__sinfx</a> (uint32_t angle)</td></tr>
<tr class="separator:ga8f03584966c407067881e9d2e8d36789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9140797025203420602db396a301d08"><td class="memItemLeft" align="right" valign="top">BSP_TFU_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaf9140797025203420602db396a301d08">__cosfx</a> (uint32_t angle)</td></tr>
<tr class="separator:gaf9140797025203420602db396a301d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80686ad05220106c4d92b1df7d48240d"><td class="memItemLeft" align="right" valign="top">BSP_TFU_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga80686ad05220106c4d92b1df7d48240d">__sincosfx</a> (uint32_t angle, uint32_t *sin, uint32_t *cos)</td></tr>
<tr class="separator:ga80686ad05220106c4d92b1df7d48240d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0b7a594d5cb348607c4a610cf3bae8"><td class="memItemLeft" align="right" valign="top">BSP_TFU_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga8b0b7a594d5cb348607c4a610cf3bae8">__atan2fx</a> (uint32_t y_cord, uint32_t x_cord)</td></tr>
<tr class="separator:ga8b0b7a594d5cb348607c4a610cf3bae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4fe667a0c9ef316af0f73d36477e40"><td class="memItemLeft" align="right" valign="top">BSP_TFU_INLINE int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga7f4fe667a0c9ef316af0f73d36477e40">__hypotfx</a> (uint32_t x_cord, uint32_t y_cord)</td></tr>
<tr class="separator:ga7f4fe667a0c9ef316af0f73d36477e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722688129c2cd04e684585e2e0955a35"><td class="memItemLeft" align="right" valign="top">BSP_TFU_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga722688129c2cd04e684585e2e0955a35">__atan2hypotfx</a> (uint32_t y_cord, uint32_t x_cord, uint32_t *atan2, int32_t *hypot)</td></tr>
<tr class="separator:ga722688129c2cd04e684585e2e0955a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb27e0f33f7d002838af6b4acff40adc"><td class="memItemLeft" align="right" valign="top">BSP_ATTRIBUTE_STACKLESS void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gafb27e0f33f7d002838af6b4acff40adc">r_bsp_software_delay_loop</a> (__attribute__((unused)) uint32_t loop_cnt)</td></tr>
<tr class="separator:gafb27e0f33f7d002838af6b4acff40adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed27ea47f0c85a1af9bb515600d5e2ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaed27ea47f0c85a1af9bb515600d5e2ba">R_BSP_GroupIrqWrite</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga72e70676360e6a4d753a8d235e6b93a2">bsp_grp_irq_t</a> irq, void(*p_callback)(<a class="el" href="group___b_s_p___m_c_u.html#ga72e70676360e6a4d753a8d235e6b93a2">bsp_grp_irq_t</a> irq))</td></tr>
<tr class="separator:gaed27ea47f0c85a1af9bb515600d5e2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa370ccda0b910fff325d01a1371cabe4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaa370ccda0b910fff325d01a1371cabe4">R_BSP_GICD_SetCtlr</a> (bsp_gicd_ctlr_bit_t bit)</td></tr>
<tr class="separator:gaa370ccda0b910fff325d01a1371cabe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef0d4188e9333adf961545ef24ddcee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga0ef0d4188e9333adf961545ef24ddcee">R_BSP_GICD_GetCtlr</a> (void)</td></tr>
<tr class="separator:ga0ef0d4188e9333adf961545ef24ddcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1cb1714680df9f48c4727ac63b5407"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga8e1cb1714680df9f48c4727ac63b5407">R_BSP_GICD_Enable</a> (bsp_gicd_ctlr_bit_t bit)</td></tr>
<tr class="separator:ga8e1cb1714680df9f48c4727ac63b5407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc5168c5dbe2f087cbe453c8e1c276b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga9fc5168c5dbe2f087cbe453c8e1c276b">R_BSP_GICD_Disable</a> (bsp_gicd_ctlr_bit_t bit)</td></tr>
<tr class="separator:ga9fc5168c5dbe2f087cbe453c8e1c276b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885fa614e032195066ba9ca2259b9790"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga885fa614e032195066ba9ca2259b9790">R_BSP_GICD_AffinityRouteEnable</a> (bsp_gicd_ctlr_bit_t bit)</td></tr>
<tr class="separator:ga885fa614e032195066ba9ca2259b9790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82bf875c48071b3bffe42fefda28502"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaa82bf875c48071b3bffe42fefda28502">R_BSP_GICD_SpiEnable</a> (IRQn_Type irq)</td></tr>
<tr class="separator:gaa82bf875c48071b3bffe42fefda28502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6316a673136f5eb20ad4bef9f5f5a36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gad6316a673136f5eb20ad4bef9f5f5a36">R_BSP_GICD_SpiDisable</a> (IRQn_Type irq)</td></tr>
<tr class="separator:gad6316a673136f5eb20ad4bef9f5f5a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4269ebaa5ff2890d63b18c75dd95864f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga4269ebaa5ff2890d63b18c75dd95864f">R_BSP_GICD_SetSpiPriority</a> (IRQn_Type irq, uint32_t priority)</td></tr>
<tr class="separator:ga4269ebaa5ff2890d63b18c75dd95864f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ede263a5c479b1138042d0bf8c615d4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga1ede263a5c479b1138042d0bf8c615d4">R_BSP_GICD_GetSpiPriority</a> (IRQn_Type irq)</td></tr>
<tr class="separator:ga1ede263a5c479b1138042d0bf8c615d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20aca49083178e86ad82c8208ea36a74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga20aca49083178e86ad82c8208ea36a74">R_BSP_GICD_SetSpiRoute</a> (IRQn_Type id, uint64_t route, bsp_gicd_irouter_route_t mode)</td></tr>
<tr class="separator:ga20aca49083178e86ad82c8208ea36a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9081ed582b9e1c78003a062285aa1f70"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga9081ed582b9e1c78003a062285aa1f70">R_BSP_GICD_GetSpiRoute</a> (IRQn_Type id)</td></tr>
<tr class="separator:ga9081ed582b9e1c78003a062285aa1f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48211fb422e78e502e4c757b1f2e179b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga48211fb422e78e502e4c757b1f2e179b">R_BSP_GICD_SetSpiSense</a> (IRQn_Type irq, bsp_gicd_icfgr_sense_t sense)</td></tr>
<tr class="separator:ga48211fb422e78e502e4c757b1f2e179b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067f149052172f53f360e9fdb497f8b5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga067f149052172f53f360e9fdb497f8b5">R_BSP_GICD_GetSpiSense</a> (IRQn_Type irq)</td></tr>
<tr class="separator:ga067f149052172f53f360e9fdb497f8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7fbd2821e00d33286074a1e8d3355b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaa7fbd2821e00d33286074a1e8d3355b5">R_BSP_GICD_SetSpiPending</a> (IRQn_Type irq)</td></tr>
<tr class="separator:gaa7fbd2821e00d33286074a1e8d3355b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4b3b34c8f13b4ffa9cf1a6d3cc446c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga5d4b3b34c8f13b4ffa9cf1a6d3cc446c">R_BSP_GICD_GetSpiPending</a> (IRQn_Type irq)</td></tr>
<tr class="separator:ga5d4b3b34c8f13b4ffa9cf1a6d3cc446c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4968884233545abdbd7dd0b258e0b628"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga4968884233545abdbd7dd0b258e0b628">R_BSP_GICD_SetSpiClearPending</a> (IRQn_Type irq)</td></tr>
<tr class="separator:ga4968884233545abdbd7dd0b258e0b628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24cf89b4eb3fbd1b8619e4a7374a294c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga24cf89b4eb3fbd1b8619e4a7374a294c">R_BSP_GICD_GetSpiClearPending</a> (IRQn_Type irq)</td></tr>
<tr class="separator:ga24cf89b4eb3fbd1b8619e4a7374a294c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e6b331260b2ef8c64405de6526b738"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gac1e6b331260b2ef8c64405de6526b738">R_BSP_GICD_SetSpiSecurity</a> (IRQn_Type irq, bsp_gic_igroupr_secure_t group)</td></tr>
<tr class="separator:gac1e6b331260b2ef8c64405de6526b738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1a4b1b37cefc110ead26820a05eb3e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gafc1a4b1b37cefc110ead26820a05eb3e">R_BSP_GICD_SetSpiSecurityLine</a> (uint32_t line, bsp_gic_igroupr_secure_t group)</td></tr>
<tr class="separator:gafc1a4b1b37cefc110ead26820a05eb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683d4c0f50fa055ea7a1714f4d872a4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga683d4c0f50fa055ea7a1714f4d872a4b">R_BSP_GICD_SetSpiSecurityAll</a> (bsp_gic_igroupr_secure_t group)</td></tr>
<tr class="separator:ga683d4c0f50fa055ea7a1714f4d872a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2f5c2b57b347f6ac4d5ae3d1b3a7a9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga7e2f5c2b57b347f6ac4d5ae3d1b3a7a9">R_BSP_GICD_SetSpiClass</a> (IRQn_Type id, bsp_gicd_iclar_class_t class_group)</td></tr>
<tr class="separator:ga7e2f5c2b57b347f6ac4d5ae3d1b3a7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d76d351728fc641dc644c1019602d2c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga9d76d351728fc641dc644c1019602d2c">R_BSP_GICR_Enable</a> (void)</td></tr>
<tr class="separator:ga9d76d351728fc641dc644c1019602d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38f3f50c35b2c620dc21af6e46092de"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaa38f3f50c35b2c620dc21af6e46092de">R_BSP_GICR_SgiPpiEnable</a> (IRQn_Type irq)</td></tr>
<tr class="separator:gaa38f3f50c35b2c620dc21af6e46092de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69fe4f33b05210be969851ad7b5c6974"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga69fe4f33b05210be969851ad7b5c6974">R_BSP_GICR_SgiPpiDisable</a> (IRQn_Type irq)</td></tr>
<tr class="separator:ga69fe4f33b05210be969851ad7b5c6974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12cc73241de3788a10c87cb62e97d632"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga12cc73241de3788a10c87cb62e97d632">R_BSP_GICR_SetSgiPpiPriority</a> (IRQn_Type irq, uint32_t priority)</td></tr>
<tr class="separator:ga12cc73241de3788a10c87cb62e97d632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1aada9ea93aedff14d46aeeef99f4b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga0c1aada9ea93aedff14d46aeeef99f4b">R_BSP_GICR_GetSgiPpiPriority</a> (IRQn_Type irq)</td></tr>
<tr class="separator:ga0c1aada9ea93aedff14d46aeeef99f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed72366367119323a860f46f748b2dd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaed72366367119323a860f46f748b2dd6">R_BSP_GICR_SetSgiPpiSense</a> (IRQn_Type irq, bsp_gicd_icfgr_sense_t sense)</td></tr>
<tr class="separator:gaed72366367119323a860f46f748b2dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00142e8b89da6d0f1cf43dda21fbd43"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gad00142e8b89da6d0f1cf43dda21fbd43">R_BSP_GICR_GetSgiPpiSense</a> (IRQn_Type irq)</td></tr>
<tr class="separator:gad00142e8b89da6d0f1cf43dda21fbd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa816a35fb6e6c2ebb64b2f5b81aa7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gafaa816a35fb6e6c2ebb64b2f5b81aa7c">R_BSP_GICR_SetSgiPpiPending</a> (IRQn_Type irq)</td></tr>
<tr class="separator:gafaa816a35fb6e6c2ebb64b2f5b81aa7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bfe6ffa4c1faaaa9535c251783eef24"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga1bfe6ffa4c1faaaa9535c251783eef24">R_BSP_GICR_GetSgiPpiPending</a> (IRQn_Type irq)</td></tr>
<tr class="separator:ga1bfe6ffa4c1faaaa9535c251783eef24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c610180e667f87f221b40ed712f60a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga1c610180e667f87f221b40ed712f60a1">R_BSP_GICR_SetSgiPpiClearPending</a> (IRQn_Type irq)</td></tr>
<tr class="separator:ga1c610180e667f87f221b40ed712f60a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cd3ea2e5ccbb32c13a9e8b16e12ef8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga93cd3ea2e5ccbb32c13a9e8b16e12ef8">R_BSP_GICR_GetSgiPpiClearPending</a> (IRQn_Type irq)</td></tr>
<tr class="separator:ga93cd3ea2e5ccbb32c13a9e8b16e12ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21688e844ff7fca83f37b8944e704940"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga21688e844ff7fca83f37b8944e704940">R_BSP_GICR_SetSgiPpiSecurity</a> (IRQn_Type irq, bsp_gic_igroupr_secure_t group)</td></tr>
<tr class="separator:ga21688e844ff7fca83f37b8944e704940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf776d4260e369e52c32766c488e7c17"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaaf776d4260e369e52c32766c488e7c17">R_BSP_GICR_SetSgiPpiSecurityLine</a> (bsp_gic_igroupr_secure_t group)</td></tr>
<tr class="separator:gaaf776d4260e369e52c32766c488e7c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ae4c72450538522511eb0d9338ba56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga62ae4c72450538522511eb0d9338ba56">R_BSP_GICR_SetClass</a> (bsp_gicd_iclar_class_t class_group)</td></tr>
<tr class="separator:ga62ae4c72450538522511eb0d9338ba56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d0a1024c70b408999404e2c4f2b608"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga43d0a1024c70b408999404e2c4f2b608">R_BSP_GICR_GetRoute</a> (void)</td></tr>
<tr class="separator:ga43d0a1024c70b408999404e2c4f2b608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b6c52d5c2475c7cc1cb83274e5d8c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga44b6c52d5c2475c7cc1cb83274e5d8c2">R_BSP_GICC_SetMaskLevel</a> (uint64_t mask_level)</td></tr>
<tr class="separator:ga44b6c52d5c2475c7cc1cb83274e5d8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d2479e09bf2b29a6b6a177ebd48ffb"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gac0d2479e09bf2b29a6b6a177ebd48ffb">R_BSP_GICC_GetMaskLevel</a> (void)</td></tr>
<tr class="separator:gac0d2479e09bf2b29a6b6a177ebd48ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5af1fa46285ebf9efe1f20d0b8bf365"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaf5af1fa46285ebf9efe1f20d0b8bf365">R_BSP_GICC_SetEoiGrp0</a> (IRQn_Type irq)</td></tr>
<tr class="separator:gaf5af1fa46285ebf9efe1f20d0b8bf365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb41c245a0acf5f4fefb37144004ba7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaedb41c245a0acf5f4fefb37144004ba7">R_BSP_GICC_SetEoiGrp1</a> (IRQn_Type irq)</td></tr>
<tr class="separator:gaedb41c245a0acf5f4fefb37144004ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc2cf6d00b4ddb54338d432d8dba882"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaebc2cf6d00b4ddb54338d432d8dba882">R_BSP_GICC_Get_IntIdGrp0</a> (void)</td></tr>
<tr class="separator:gaebc2cf6d00b4ddb54338d432d8dba882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9afd476ee7fab23f1545eb2af5c77f84"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga9afd476ee7fab23f1545eb2af5c77f84">R_BSP_GICC_Get_IntIdGrp1</a> (void)</td></tr>
<tr class="separator:ga9afd476ee7fab23f1545eb2af5c77f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de8191850f60f69955bf0a0a532ee42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga2de8191850f60f69955bf0a0a532ee42">R_BSP_MmuVatoPa</a> (uint64_t vaddress, uint64_t *p_paddress)</td></tr>
<tr class="separator:ga2de8191850f60f69955bf0a0a532ee42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9e7c467cb5996609685202858c50cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga4b9e7c467cb5996609685202858c50cd">R_BSP_MmuPatoVa</a> (uint64_t paddress, uint64_t *p_vaddress, bsp_mmu_conversion_flag_t cache_flag)</td></tr>
<tr class="separator:ga4b9e7c467cb5996609685202858c50cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d953ba20f7f126886182819176fdec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga24d953ba20f7f126886182819176fdec">R_BSP_MemoryMap</a> (r_mmu_pgtbl_cfg_t *p_memory_map_cfg)</td></tr>
<tr class="separator:ga24d953ba20f7f126886182819176fdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0756821ad2e6affc757f1be15e47d3aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga0756821ad2e6affc757f1be15e47d3aa">R_BSP_MemoryUnMap</a> (void)</td></tr>
<tr class="separator:ga0756821ad2e6affc757f1be15e47d3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492c5252e65b9d5928f559e802567398"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga492c5252e65b9d5928f559e802567398">R_BSP_MpuRegionDynamicConfig</a> (<a class="el" href="structbsp__mpu__dynamic__cfg__t.html">bsp_mpu_dynamic_cfg_t</a> *p_dynamic_region_cfg)</td></tr>
<tr class="separator:ga492c5252e65b9d5928f559e802567398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19cad98d346a6b4815cb2b3fbfd65ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gad19cad98d346a6b4815cb2b3fbfd65ac">R_BSP_MpuRegionRestoreConfig</a> (void)</td></tr>
<tr class="separator:gad19cad98d346a6b4815cb2b3fbfd65ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The BSP is responsible for getting the MCU from reset to the user's application. Before reaching the user's application, the BSP sets up the stacks, heap, clocks, interrupts, C runtime environment, and stack monitor. </p>
<p>Default initialization function.</p>
<p><a class="anchor" id="um_bsp_data_initialization"></a><a class="anchor" id="um_stack_pointer_monitor"></a><a class="anchor" id="um_bsp_stacks_and_heap"></a><a class="anchor" id="um_bsp_error_logging"></a></p><ul>
<li>
<a href="#bsp-features">BSP Features</a> </li>
<li>
<a href="#bsp-clock-configuration">BSP Clock Configuration</a> </li>
<li>
<a href="#system-interrupts">System Interrupts</a> </li>
<li>
<a href="#multiplex-interrupts">Multiplex Interrupts</a> </li>
<li>
<a href="#external-peripheral-interrupts">External and Peripheral Interrupts</a> </li>
<li>
<a href="#bsp-weak-symbols">BSP Weak Symbols</a> </li>
<li>
<a href="#warm-start-callbacks">Warm Start Callbacks</a> </li>
<li>
<a href="#fsp-assert">FSP Assert</a> </li>
<li>
<a href="#c-runtime-initialization">C Runtime Initialization</a> </li>
<li>
<a href="#register-protection">Register Protection</a> </li>
<li>
<a href="#software-delay">Software Delay</a> </li>
<li>
<a href="#bsp-tfu">Trigonometric Function</a> </li>
<li>
<a href="#critical-section-macros">Critical Section Macros</a> </li>
<li>
<a href="#noncache-section">Noncache Section</a> </li>
<li>
<a href="#memory-attributes">Memory Attributes</a> </li>
<li>
<a href="#memory-access">Memory Access</a> </li>
<li>
<a href="#dynamic-mpu-setting">Dynamic Memory Protection Unit Setting</a> </li>
<li>
<a href="#memory-management-unit">Memory Management Unit</a> </li>
<li>
<a href="#dynamic-mmu-setting">Dynamic Memory Management Unit Setting(Dynamic Memory Mapping)</a> </li>
<li>
<a href="#tzc400">TrustZone Address Space Controller (TZC-400)</a> </li>
<li>
<a href="#module-reset">Module Reset</a> </li>
<li>
<a href="#software-reset">Software Reset</a> </li>
<li>
<a href="#system-error-interrupt">System Error Interrupt (SEI,NMI)</a> </li>
<li>
<a href="#ddr">LPDDR4 SDRAM Subsystem</a> </li>
<li>
<a href="#linker-script">Linker Script</a> </li>
<li>
<a href="#pin-setting">Pin Setting</a> </li>
<li>
<a href="#bsp-configuration">Configuration</a> </li>
<li>
<a href="#core-comparison">Core Comparison</a> </li>
</ul>
<h1><a class="anchor" id="bsp-overview"></a>
Overview</h1>
<h2><a class="anchor" id="bsp-features"></a>
BSP Features</h2>
<p><a class="anchor" id="um_bsp_nmi_callback"></a><a class="anchor" id="um_bsp_octaclk_update"></a><a class="anchor" id="um_bsp_id_codes"></a> </p>
<h3><a class="anchor" id="bsp-clock-configuration"></a>
BSP Clock Configuration</h3>
<p><a class="anchor" id="um_bsp_clock_initialization"></a>All system clocks are set up during BSP initialization based on the settings in bsp_clock_cfg.h. These settings are derived from clock configuration information provided from the Configuration editor <b>Clocks</b> tab.</p>
<ul>
<li>Clock configuration is performed prior to initializing the C runtime environment to speed up the startup process.</li>
<li>The BSP implements the required delays to allow the selected clock to stabilize.</li>
<li><a class="anchor" id="um_bsp_systemcoreclock"></a>The BSP will configure the CMSIS SystemCoreClock variable after clock initialization with the current system clock frequency.</li>
</ul>
<h3><a class="anchor" id="system-interrupts"></a>
System Interrupts</h3>
<p><a class="anchor" id="um_bsp_initialize_icu"></a><a class="anchor" id="um_bsp_system_exceptions"></a>As Cortex-R ARM architecture, the Generic Interrupt Controller (GIC) handles exceptions and interrupt configuration, prioritization and interrupt masking. In the ARM architecture, the GIC handles IRQ and FIQ exceptions and receives the following interrupt types.</p>
<ul>
<li>Private Peripheral Interrupt (PPI)</li>
<li>Shared Peripheral Interrupt (SPI)</li>
<li>Software Generated Interrupt (SGI)</li>
</ul>
<p>SGI and PPI are core-related specific interrupts, and SPI is connected to interrupts from each peripheral. GIC has interrupt number (INTID) internally. SGI uses INTID 0 to 15, PPI uses INTID 16 to 31, and SPI uses INTID 32 or later.</p>
<h3><a class="anchor" id="multiplex-interrupts"></a>
Multiplex Interrupts</h3>
<p>When multiplex interrupts are enabled, another interrupt can operated while one interrupt is operating.</p>
<p>If an interrupt occurs, it branches to BSP common handler and then to HAL interrupt handler. The user can choose whether to allow multiple interrupts in BSP common handler or in HAL interrupt handler.</p>
<p>There are two ways to enable it:</p>
<ul>
<li>Enable in BSP properties<ul>
<li>Multiplex interrupts are enabled system-wide</li>
</ul>
</li>
</ul>
<p>The behavior when multiplex interrupts are enabled in the BSP properties is as follows. Pink areas represent critical sections.</p>
<div class="image">
<object type="image/svg+xml" data="Behavior_when_multiplex_interrupts_are_enabled_in_BSP.svg">Behavior_when_multiplex_interrupts_are_enabled_in_BSP.svg</object>
<div class="caption">
Behavior when multiplex interrupts are enabled in BSP</div></div>
<ul>
<li>Enable in HAL module properties<ul>
<li>Multiplex interrupts are enabled only on set HAL modules</li>
</ul>
</li>
</ul>
<p>The behavior when multiplex interrupts are enabled for only HAL1 of the two HAL modules in the HAL module properties is as follows. Pink areas represent critical sections.</p>
<div class="image">
<object type="image/svg+xml" data="Behavior_when_multiplex_interrupts_are_enabled_in_HAL_module.svg">Behavior_when_multiplex_interrupts_are_enabled_in_HAL_module.svg</object>
<div class="caption">
Behavior when multiplex interrupts are enabled in HAL module</div></div>
 <dl class="section note"><dt>Note</dt><dd>If you enable Multiplex interrupts in BSP properties, it will be enabled even if you disable it in HAL module</dd></dl>
<h3><a class="anchor" id="external-peripheral-interrupts"></a>
External and Peripheral Interrupts</h3>
<p><a class="anchor" id="um_bsp_support_user_isrs"></a>User configurable interrupts begin with slot 32 (SPI). These may be external, or peripheral generated interrupts.</p>
<p>The SPI is mapped along the Event Table, and the BSP allows the user to select only the events of interest as interrupt sources.</p>
<h3><a class="anchor" id="bsp-weak-symbols"></a>
BSP Weak Symbols</h3>
<p>The weak attribute causes the declaration to be emitted as a weak symbol rather than a global. A weak symbol is one that can be overridden by an accompanying strong reference with the same name. When the BSP declares a function as weak, user code can define the same function and it will be used in place of the BSP function.</p>
<p>Weak symbols are supported for ELF targets and also for a.out targets when using the GNU assembler and linker.</p>
<p>Note that in CMSIS system.c, there is also a weak definition (and a function body) for the Warm Start callback function <a class="el" href="group___b_s_p___m_c_u.html#ga662624feaff3850ffbe7fb118ab140d7">R_BSP_WarmStart()</a>. Because this function is defined in the same file as the weak declaration, it will be called as the 'default' implementation. The function may be overridden by the user by copying the body into their user application and modifying it as necessary. The linker identifies this as the 'strong' reference and uses it.</p>
<h3><a class="anchor" id="warm-start-callbacks"></a>
Warm Start Callbacks</h3>
<p><a class="anchor" id="um_bsp_pre_clock_initialization_callback"></a><a class="anchor" id="um_bsp_post_clock_initialization_callback"></a><a class="anchor" id="um_bsp_post_data_initialization_callback"></a>As the BSP is in the process of bringing up the board out of reset, there are three points where the user can request a callback. These are defined as the 'Pre Clock Init', 'Post Clock Init' and 'Post C' warm start callbacks.</p>
<p>As described above, this function is already weakly defined as <a class="el" href="group___b_s_p___m_c_u.html#ga662624feaff3850ffbe7fb118ab140d7">R_BSP_WarmStart()</a>, so it is a simple matter of redefining the function or copying the existing body from CMSIS system.c into the application code to get a callback. <a class="el" href="group___b_s_p___m_c_u.html#ga662624feaff3850ffbe7fb118ab140d7">R_BSP_WarmStart()</a> takes an event parameter of type <code>bsp_warm_start_event_t</code> which describes the type of warm start callback being made.</p>
<p>This function is not enabled/disabled and is always called for both events as part of the BSP startup. Therefore it needs a function body, which will not be called if the user is overriding it. The function body is located in system.c. To use this function just copy this function into your own code and modify it to meet your needs. need to check</p>
<h3><a class="anchor" id="fsp-assert"></a>
FSP Assert</h3>
<p><a class="anchor" id="um_bsp_fsp_assert_call"></a>When an assertion or error occurs, the user assert function will be called.</p>
<p>This function is weakly defined as <a class="el" href="group___b_s_p___m_c_u.html#gafe619cc930918e7284ff2fcf36a40781">R_BSP_FspAssert()</a>, so it is a simple matter of redefining the function or copying the existing body from bsp_common.c into the application code to manage assertions or errors.</p>
<dl class="section note"><dt>Note</dt><dd>This function is not called even in cases that would return FSP_ERR_ASSERTION when BSP_CFG_ASSERT is defined as 3 (When "Disable checks that would return FSP_ERR_ASSERTION" is set to "Assert Failures" option in the RZT Common configurations on the BSP tab).</dd></dl>
<h3><a class="anchor" id="c-runtime-initialization"></a>
C Runtime Initialization</h3>
<p>If C Runtime is disabled, users must perform C runtime initialization themselves.</p>
<h3><a class="anchor" id="register-protection"></a>
Register Protection</h3>
<p><a class="anchor" id="um_bsp_register_protection"></a>The BSP register protection functions utilize reference counters to ensure that an application which has specified a certain register and subsequently calls another function doesn't have its register protection settings inadvertently modified.</p>
<p>Each time <a class="el" href="group___b_s_p___m_c_u.html#ga1bb35164e7e044bd1878a4ce015199c3">R_BSP_RegisterProtectDisable()</a> is called, the respective reference counter is incremented.</p>
<p>Each time <a class="el" href="group___b_s_p___m_c_u.html#ga6a9c6b74983237446de75a9d9b65e752">R_BSP_RegisterProtectEnable()</a> is called, the respective reference counter is decremented.</p>
<p>Both functions will only modify the protection state if their reference counter is zero.</p>
<div class="fragment"><div class="line"></div><div class="line">    <span class="comment">/* Enable writing to protected CGC registers */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#ga1bb35164e7e044bd1878a4ce015199c3">R_BSP_RegisterProtectDisable</a>(<a class="code" href="group___b_s_p___m_c_u.html#gga8f69caf459fd80173db15fdee8bc6fa3a331f34f99c7a66ca791edd7271144b3c">BSP_REG_PROTECT_CGC</a>);</div><div class="line"></div><div class="line">    <span class="comment">/* Insert code to modify protected CGC registers. */</span></div><div class="line"></div><div class="line">    <span class="comment">/* Disable writing to protected CGC registers */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#ga6a9c6b74983237446de75a9d9b65e752">R_BSP_RegisterProtectEnable</a>(<a class="code" href="group___b_s_p___m_c_u.html#gga8f69caf459fd80173db15fdee8bc6fa3a331f34f99c7a66ca791edd7271144b3c">BSP_REG_PROTECT_CGC</a>);</div><div class="line"></div></div><!-- fragment --> <h3><a class="anchor" id="software-delay"></a>
Software Delay</h3>
<p><a class="anchor" id="um_bsp_software_delay"></a>Do not recommend using <code>R_BSP_SoftwareDelay ()</code> for strict wait time processing. The reason we do not recommend using this API is that the Delay Time may change depending on the memory area where the execution program is placed.</p>
<p>Implements a blocking software delay. A delay can be specified in microseconds, milliseconds or seconds. The delay is implemented based on the system clock rate.</p>
<div class="fragment"><div class="line"></div><div class="line">    <span class="comment">/* Delay at least 1 second. Depending on the number of wait states required for the region of memory</span></div><div class="line"><span class="comment">     * that the software_delay_loop has been linked in this could take longer. The default is 4 cycles per loop.</span></div><div class="line"><span class="comment">     * This can be modified by redefining DELAY_LOOP_CYCLES. BSP_DELAY_UNITS_SECONDS, BSP_DELAY_UNITS_MILLISECONDS,</span></div><div class="line"><span class="comment">     * and BSP_DELAY_UNITS_MICROSECONDS can all be used with R_BSP_SoftwareDelay. */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#gaf3219448adfd1531cf69f68697ab184b">R_BSP_SoftwareDelay</a>(1, <a class="code" href="group___b_s_p___m_c_u.html#ggafd98e2a6f080d6a52a3ef72e3d731b2bacc709da08ef4acc99bf6e2e84946be5d">BSP_DELAY_UNITS_SECONDS</a>);</div><div class="line"></div></div><!-- fragment --> <h3><a class="anchor" id="bsp-tfu"></a>
Trigonometric Function</h3>
<p><a class="anchor" id="um_bsp_tfu"></a>Implements Trigonometric math inline functions utilizing TFU hardware. These functions can calculate sine, cosine, arctangent and hypotenuse. The trigonometric library functions <code>sinf()</code>, <code>cosf()</code>, <code>atan2f()</code>, and <code>hypotf()</code> can be mapped to respective TFU functions by enabling <code>TFU Mathlib</code> property in FSP Configuration tool. Extended functions <code>sincosf()</code> and <code>atan2hypotf()</code> are also available when the <code>TFU Mathlib</code> property is enabled in the FSP Configuration editor.</p>
<p>TFU functions are not reentrant. Disable the <code>TFU Mathlib</code> property in Configuration editor if reentrant access to trigonometric library functions is required.</p>
<dl class="section note"><dt>Note</dt><dd>Refer to the MCU hardware user's manual or datasheet to determine if it has TFU support.</dd></dl>
<h3><a class="anchor" id="critical-section-macros"></a>
Critical Section Macros</h3>
<p><a class="anchor" id="um_bsp_critical_section"></a>Implements a critical section. Interrupts with priority less than or equal to BSP_CFG_IRQ_MASK_LEVEL_FOR_CRITICAL_SECTION are not serviced in critical sections. Interrupts with higher priority than BSP_CFG_IRQ_MASK_LEVEL_FOR_CRITICAL_SECTION still execute in critical sections.</p>
<div class="fragment"><div class="line"></div><div class="line">    FSP_CRITICAL_SECTION_DEFINE;</div><div class="line"></div><div class="line">    <span class="comment">/* Store the current interrupt state. */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#gaddc2260c1ce320f3aa1f1cb05b9a5620">FSP_CRITICAL_SECTION_ENTER</a>;</div><div class="line"></div><div class="line">    <span class="comment">/* Interrupts cannot run in this section if their priority is less than or equal to BSP_CFG_IRQ_MASK_LEVEL_FOR_CRITICAL_SECTION. */</span></div><div class="line"></div><div class="line">    <span class="comment">/* Restore saved interrupt state. */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#ga23338e06b1e1537017ef4f3f94cda354">FSP_CRITICAL_SECTION_EXIT</a>;</div><div class="line"></div></div><!-- fragment --> <h3><a class="anchor" id="noncache-section"></a>
Noncache Section</h3>
<p>Variables placed in the following sections will be invalidated for caching.</p>
<p>To place the variables in these noncache sections, use the BSP_PLACE_IN_SECTION macro to define them. (e.g. uint32_t value BSP_PLACE_IN_SECTION(".data_noncache") = 1)</p>
<p>Data with and without initial values can be placed.</p>
<ul>
<li>.data_noncache<ul>
<li>Places noncache data for user applications</li>
</ul>
</li>
<li>.dmac_link_mode<ul>
<li>Place DMAC link mode descriptor</li>
<li>See Link Mode Example for how to place descriptors</li>
</ul>
</li>
<li>.noncache_buffer<ul>
<li>Places noncache data exclusively for each core without sharing between cores</li>
<li>This is only for the FSP driver, and it is not possible to place noncache data used by user applications</li>
</ul>
</li>
<li>.shared_noncache_buffer<ul>
<li>Place noncache data that can be shared between cores when multi-core processing</li>
<li>To prevent unexpected initialization of variables, define variables placed here only in the primary project</li>
<li>This is only for the FSP driver, and it is not possible to place noncache data used by user applications</li>
</ul>
</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>In EWARM, do not mix variables with and without initial values. A warning will occur. To avoid the warning, perform the following operations.</dd></dl>
<ul>
<li>Explicitly define "0" even for variables without initial values. (e.g. uint32_t value BSP_PLACE_IN_SECTION(".data_noncache") = 0)</li>
<li>If you cannot explicitly define the value, you can prevent the warning from occurring by adding "--diag_suppress Be006" to Project Option -&gt; C/C++ Compiler -&gt; Extra Options.</li>
</ul>
<p>FSPv3.0 or later, the memory layout will be changed as follows:</p>
<ul>
<li>The address obtained by subtracting 0x80000 from the end address of the Mirror area of System SRAM is the start address of the noncache section.<ul>
<li>e.g.)<ul>
<li>For RZ/T2M, the end address of the Mirror area of System SRAM is 0x3020_0000, so the start address is 0x3018_0000.</li>
<li>For RZ/T2H CR52, the end address of the System SRAM is 0x1020_0000, so the start address is 0x1018_0000. (No mirror area)</li>
<li>For RZ/T2H CA55, the end address of the Mirror area of System SRAM is 0x1040_0000, so the start address is 0x1038_0000. (Virtual address by MMU)</li>
</ul>
</li>
</ul>
</li>
<li>The address obtained by subtracting 0x20000 from the end address of the Mirror area of System SRAM is the start address of the .shared_noncache_buffer.<ul>
<li>e.g.)<ul>
<li>For RZ/T2M, the end address of the Mirror area of System SRAM is 0x3020_0000, so the start address is 0x301E_0000.</li>
<li>For RZ/T2H CR52, the end address of the System SRAM is 0x1020_0000, so the start address is 0x101E_0000. (No mirror area)</li>
<li>For RZ/T2H CA55, the end address of the Mirror area of System SRAM is 0x1040_0000, so the start address is 0x103E_0000. (Virtual address by MMU)</li>
</ul>
</li>
</ul>
</li>
<li>In a multi-core project, the start address is the address aligned with 0x20 from the end address of the noncache section used in the primary.<ul>
<li>e.g.)<ul>
<li>For RZ/T2H CR52, if the primary uses up to 0x1018_0050, the secondary start address will be 0x1018_0060.</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3><a class="anchor" id="memory-attributes"></a>
Memory attributes</h3>
<p><a class="anchor" id="um_bsp_cpu_mpu"></a>Attributes and Regions can be set in the CPU-MPU/MMU of the BSP property.</p>
<ul>
<li>Attribute: Select cacheability settings.</li>
<li>Region: Define the address and other information that specifies the attribute.</li>
</ul>
<p>For example, in the SystemRAM area, the cacheability settings shown below are used:</p>
<ul>
<li>Attribute: Set Attribute 1 to Normal memory, Inner/Outer Write-Through non-transient, R/W Allocate.</li>
<li>Region:<ul>
<li>Set the starting address (Base) and the ending address (Limit) of the memory area.</li>
<li>Set the Shareability field to Non-shareable and the Attribute Index to Attribute1 to enable cache.</li>
</ul>
</li>
</ul>
<p>The configuration values are generated as macro values in bsp_mcu_cpu_memory_cfg.h and are reflected in the ARM core registers in the startup code.</p>
<dl class="section note"><dt>Note</dt><dd>In the case of the write-back policy, the write operation basically updates data in the cache, and data updates to main memory are performed according to the state of the cache. If it is necessary to explicitly update data to main memory, a separate clean operation must be performed. Please use the following BSP API functions for the clean operation:</dd>
<dd>
- R_BSP_CacheCleanAll</dd>
<dd>
- R_BSP_CacheCleanInvalidateAll</dd>
<dd>
If you need to invalidate the cache (clean data from the cache) in addition to the clean operation, use the following BSP API functions:</dd>
<dd>
- R_BSP_CacheCleanRange</dd>
<dd>
- R_BSP_CacheCleanInvalidateRange</dd>
<dd>
When using Cortex-R52 as the secondary core on the RZ/T2H for multi-core operation, set Cortex-R52 CPU0 ATCM via AXIS (0x20000000 - 0x2007FFFF) and Cortex-R52 CPU1 ATCM via AXIS (0x21000000 - 0x2107FFFF) to Device Memory.</dd></dl>
<h3><a class="anchor" id="memory-access"></a>
Memory Access</h3>
<p>In the CPU-MPU configuration, it is feasible to configure memory attributes tailored to specific applications. For instance, the Normal memory attribute facilitates high-speed access, rendering it suitable for RAM access and instruction execution. Conversely, the Device memory attribute enforces strict execution order, making it apt for peripheral register access and flash memory write operations.</p>
<p>Moreover, the system is capable of detecting and reporting faults in the event of unforeseen access to each memory attribute.</p>
<p>A comprehensive understanding of these specifications is crucial in preventing improper memory access and unintended aborts. Below are some examples of how each memory attribute can be utilized. For detailed information, please consult the Technical Reference Manual and Architecture Reference Manual published by ARM.</p>
<ul>
<li>In cases where data is written to flash memory with Write Enable command, it is imperative that the sequence of execution adheres strictly to the programmed order. Consequently, configuring the attribute of the target region to Device-nGnRnE (non-Gathering, non-Reordering, with no Early Write Acknowledgement) is deemed appropriate.</li>
<li>Performing unaligned access on Device memory can cause a Data Abort due to an Alignment fault. Please ensure that accesses are aligned.</li>
<li>Speculative instruction access to memory with Device memory via the AXI bus may cause a Prefetch Abort due to a Permission fault, leading to UNPREDICTABLE behavior. This may occur, for example, when executing instructions directly from external flash. In such cases, it is recommended to set memory attribute to Normal memory for instruction fetching.</li>
</ul>
<h3><a class="anchor" id="dynamic-mpu-setting"></a>
Dynamic Memory Protection Unit Setting</h3>
<p><a class="anchor" id="um_bsp_cpu_dynamic_mpu"></a> Glossary of key terms used in this document:</p><ul>
<li>Static region: The memory range is programmed during startup process.</li>
<li>Dynamic region: The memory range is programmed dynamically during run-time.</li>
</ul>
<p>In addition to configuring MPU regions via BSP properties in the BSP tab, run-time configuration is also supported, offering greater flexibility. Please use the following BSP API function for configuring a dynamic region and reset the setting to initial value:</p>
<dl class="section note"><dt>Note</dt><dd>- R_BSP_MpuRegionDynamicConfig ()</dd>
<dd>
- R_BSP_MpuRegionRestoreConfig ()</dd>
<dd>
Only one dynamic region can be configured at setup; consequently, once <code>R_BSP_MpuRegionDynamicConfig ()</code> has been executed, it cannot run again until <code>R_BSP_MpuRegionRestoreConfig ()</code> is performed.</dd></dl>
<p>Configure dynamic region in the <code><a class="el" href="structbsp__mpu__dynamic__cfg__t.html">bsp_mpu_dynamic_cfg_t</a></code> in the following file.<br />
 {rz device}/fsp/src/bsp/mcu/all/cr/bsp_mpu_core.h</p>
<p>The configuration structure is show as below.<br />
 </p><div class="fragment"><div class="line"></div><div class="line"><span class="preprocessor"> #define DYNAMIC_REGION_BASE_ADRRESS    (0x10008024)</span></div><div class="line"><span class="preprocessor"> #define DYNAMIC_REGION_SIZE            (0x1E)</span></div><div class="line"></div><div class="line"><span class="keywordtype">void</span> bsp_mpu_example_cr52 (<span class="keywordtype">void</span>)</div><div class="line">{</div><div class="line">    <a class="code" href="structbsp__mpu__dynamic__cfg__t.html">bsp_mpu_dynamic_cfg_t</a> dynamic_region_cfg =</div><div class="line">    {</div><div class="line">        .<a class="code" href="structbsp__mpu__dynamic__cfg__t.html#ad24f3bc3cbf12f7f248e20fa996ee45e">base</a>      = DYNAMIC_REGION_BASE_ADRRESS, <span class="comment">/* Base address */</span></div><div class="line">        .size      = DYNAMIC_REGION_SIZE,         <span class="comment">/* Size */</span></div><div class="line">        .attribute =                              <span class="comment">/* Attribute */</span></div><div class="line">        {</div><div class="line">            BSP_ATTRINDEX3,</div><div class="line">            BSP_OUTER_SHAREABLE,</div><div class="line">            BSP_EL1RW_EL0RW,</div><div class="line">            BSP_EXECUTE_ENABLE,</div><div class="line">        }</div><div class="line">    };</div><div class="line"></div><div class="line">    <span class="comment">/* Set a dynamic region */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#ga492c5252e65b9d5928f559e802567398">R_BSP_MpuRegionDynamicConfig</a>(&amp;dynamic_region_cfg);</div><div class="line"></div><div class="line">    <span class="comment">/* Reset the configuration to the initial setting. */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#gad19cad98d346a6b4815cb2b3fbfd65ac">R_BSP_MpuRegionRestoreConfig</a>();</div><div class="line">}</div><div class="line"></div></div><!-- fragment --><p> <b>base address</b><br />
 Set the base address of the dynamic region. The address must be aligned with 64 bytes.<br />
 <b>size</b><br />
 Set the size of the dynamic region. The input size is not less than 64 bytes and must increase in increments of 64 bytes.<br />
</p>
<dl class="section note"><dt>Note</dt><dd>If an unaligned base and size are set, these values will be dynamically configured to the nearest 64-byte boundary.<br />
 </dd>
<dd>
After the dynamic configuration, accessing addresses outside dynamic region triggers an exception.</dd></dl>
<p><b>attribute</b><br />
 Configures the attribute properties of the dynamic region. All required properties must be specified by the user.<br />
 These setting value by using a macro of Access Permission, Shareability, Attribute Index and Other.</p>
<p><b>Access Permision macro</b><br />
 </p><table class="doxtable">
<tr>
<th>Name </th><th>Description  </th></tr>
<tr>
<td>BSP_EL1RW_EL0NO</td><td>Privileged mode: read/write possible, user mode: not accessible </td></tr>
<tr>
<td>BSP_EL1RW_EL0RW</td><td>Privileged mode: read/write possible, user mode: read/write possible </td></tr>
<tr>
<td>BSP_EL1RO_EL0NO</td><td>Privileged mode: read only , user mode: not accessible </td></tr>
<tr>
<td>BSP_EL1RO_EL0RO</td><td>Privileged mode: read only , user mode: read only </td></tr>
</table>
<p><b>Shareability macro</b><br />
 </p><table class="doxtable">
<tr>
<th>Name </th><th>Description  </th></tr>
<tr>
<td>BSP_NON_SHAREABLE</td><td>A domain limited to the local agent and do not require synchronization with other cores, processors, or devices. </td></tr>
<tr>
<td>BSP_INNER_SHAREABLE</td><td>A domain that is shared by other agents, but not necessarily all agent in the system. </td></tr>
<tr>
<td>BSP_OUTER_SHAREABLE</td><td>A domain that is shared by multiple agents that can consist of one or more Inner Shareable domains. </td></tr>
</table>
<p><b>Attribute Index maco</b><br />
 </p><table class="doxtable">
<tr>
<th>Name </th><th>Description  </th></tr>
<tr>
<td>BSP_ATTRINDEX0</td><td>Attribute Index 0. </td></tr>
<tr>
<td>BSP_ATTRINDEX1</td><td>Attribute Index 1. </td></tr>
<tr>
<td>BSP_ATTRINDEX2</td><td>Attribute Index 2. </td></tr>
<tr>
<td>BSP_ATTRINDEX3</td><td>Attribute Index 3. </td></tr>
<tr>
<td>BSP_ATTRINDEX4</td><td>Attribute Index 4. </td></tr>
<tr>
<td>BSP_ATTRINDEX5</td><td>Attribute Index 5. </td></tr>
<tr>
<td>BSP_ATTRINDEX6</td><td>Attribute Index 6. </td></tr>
<tr>
<td>BSP_ATTRINDEX7</td><td>Attribute Index 7. </td></tr>
</table>
<p>Regarding the memory attribute properties such as Memory type and Inner/Outer Attribute settings, these will be set up in <code>CPU MPU|Attribute</code> property in FSP Configuration tool.</p>
<p><b>Other macro</b><br />
 </p><table class="doxtable">
<tr>
<th>Name </th><th>Description  </th></tr>
<tr>
<td>BSP_EXECUTE_ENABLE</td><td>Programs will be allowed to run in the region. </td></tr>
<tr>
<td>BSP_EXECUTE_NEVER </td><td>programs will be prohibited from running in the region. </td></tr>
</table>
<p><b>Example of dynamically region allocated</b><br />
 The following pattern illustrates how a 128-byte region is dynamaically allocated.<br />
 </p><div class="image">
<object type="image/svg+xml" data="Aligned_memory_block_128_byte.svg">Aligned_memory_block_128_byte.svg</object>
<div class="caption">
A 128-byte aligned memory block</div></div>
 <h3><a class="anchor" id="memory-management-unit"></a>
Memory Management Unit</h3>
<p><a class="anchor" id="um_bsp_cpu_mmu"></a> In the CPU-MMU (CA55), a virtual address is assigned to a physical address, so the CPU accesses the virtual address. The use of virtual addresses enables access with different attributes from the CPU. For example, in RZ/T2H CA55, a virtual address noncache is placed in the area offset 0x0020_0000 (Reserved) from the physical address (System SRAM) in order to realize cache access to System SRAM and access noncache.</p>
<ul>
<li>Region01 (System SRAM : Cache)<ul>
<li>Virtual address: 0x1000_0000</li>
<li>Physical address: 0x1000_0000</li>
<li>Size: 0x0020_0000</li>
</ul>
</li>
<li>Region02 (System SRAM mirror : Non-cache)<ul>
<li>Virtual address: 0x1020_0000</li>
<li>Physical address: 0x1000_0000</li>
<li>Size: 0x0020_0000</li>
</ul>
</li>
</ul>
<p>Note that if a bus master other than the CPU accesses the same resource, direct access to the physical address is required. For example, when setting the source/destination address for a DMA transfer, the virtual address must be converted to a physical address. If address translation is required within a driver, such as FSP's DMAC driver, the BSP APIs (R_BSP_MmuVatoPa, R_BSP_MmuPatoVa) are used to perform address translation. If address translation is required within a user application, these BSP APIs should be used. Refer to FSP Module (DMAC, USB, Ethernet) for specific implementation examples of BSP API.</p>
<dl class="section note"><dt>Note</dt><dd>When using Cortex-R52 as the secondary core on the RZ/T2H for multi-core operation, set Cortex-R52 CPU0 ATCM via AXIS (0x20000000 - 0x2007FFFF) and Cortex-R52 CPU1 ATCM via AXIS (0x21000000 - 0x2107FFFF) to Device Memory.</dd></dl>
<p>The CPU-MMU assigns two virtual addresses with different cache attributes to a single physical region to enable both cached memory access and non-cached DMA access to a shared memory region.</p>
<ul>
<li>Target memory regions:<ul>
<li>System SRAM: normal and mirror regions</li>
<li>xSPIn CSm: normal and mirror regions (n=0,1 m=0,1)</li>
<li>CSn: normal and mirror regions (n=0,2,3,5)</li>
</ul>
</li>
<li>Initial settings:<ul>
<li>Normal regions: Inner/Outer Write-Back non-transient, Read/Write allocate</li>
<li>Mirror regions: Inner/Outer Non-Cacheable, Read/Write do not allocate</li>
</ul>
</li>
</ul>
<p>When using this CPU-MMU configuration, it is essential to maintain data consistency, processing order, and coherency. When accessing the target memory regions from a user application, ensure that cache cleaning and invalidation, as well as DMB barrier instructions, are executed to guarantee shared access. For more information, refer to the Arm Architecture Reference Manual.</p>
<h3><a class="anchor" id="dynamic-mmu-setting"></a>
Dynamic Memory Management Unit Setting(Dynamic Memory Mapping)</h3>
<p><a class="anchor" id="um_bsp_cpu_memory_map"></a> Glossary of key terms used in this document:</p><ul>
<li>Static region: The memory range is programmed during startup process.</li>
<li>Dynamic region: The area has its properties changed during run-time to meet the desired requirements.</li>
</ul>
<p>In addition to configuring MMU regions via BSP properties in the BSP tab, run-time configuration is also supported, offering greater flexibility. Please use the following BSP API function for configuring a dynamic region and reset the setting to initial value:</p>
<dl class="section note"><dt>Note</dt><dd>- R_BSP_MemoryMap ()</dd>
<dd>
- R_BSP_MemoryUnMap ()</dd>
<dd>
Only one dynamic region can be configured at setup; consequently, once <code>R_BSP_MemoryMap ()</code> has been executed, it cannot run again until <code>R_BSP_MemoryUnMap ()</code> is performed.</dd></dl>
<p>Configure dynamic region in the <code>r_mmu_pgtbl_cfg_t</code> in the following file.<br />
 ca\bsp_mmu_core.h</p>
<p>The configuration structure is show as below.<br />
 </p><div class="fragment"><div class="line"></div><div class="line"><span class="preprocessor"> #define MEMORY_MAP_VIRTUAL_ADDRESS     (0x40700000)</span></div><div class="line"><span class="preprocessor"> #define MEMORY_MAP_PHYSICAL_ADDRESS    (0x40700000)</span></div><div class="line"><span class="preprocessor"> #define MEMORY_MAP_SIZE                (0x00180000)</span></div><div class="line"></div><div class="line"><span class="keywordtype">void</span> bsp_mmu_example_ca55 (<span class="keywordtype">void</span>)</div><div class="line">{</div><div class="line">    r_mmu_pgtbl_cfg_t dynamic_memory_map_cfg =</div><div class="line">    {</div><div class="line">        .vaddress  = MEMORY_MAP_VIRTUAL_ADDRESS,  <span class="comment">/* Virtual address */</span></div><div class="line">        .paddress  = MEMORY_MAP_PHYSICAL_ADDRESS, <span class="comment">/* Phisical address */</span></div><div class="line">        .size      = MEMORY_MAP_SIZE,             <span class="comment">/* Size */</span></div><div class="line">        .attribute = BSP_UXN_EXECUTE_ENABLE |     <span class="comment">/* Attribute */</span></div><div class="line">                     BSP_PXN_EXECUTE_ENABLE |</div><div class="line">                     BSP_INNER_SHAREABLE | BSP_EL321RW_EL0RW |</div><div class="line">                     BSP_NS_SECURE | BSP_ATTRINDEX2 |</div><div class="line">                     BSP_REGION_ENABLE</div><div class="line">    };</div><div class="line"></div><div class="line">    <span class="comment">/* Set a dynamic memory map */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#ga24d953ba20f7f126886182819176fdec">R_BSP_MemoryMap</a>(&amp;dynamic_memory_map_cfg);</div><div class="line"></div><div class="line">    <span class="comment">/* Reset the configuration to the initial setting. */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#ga0756821ad2e6affc757f1be15e47d3aa">R_BSP_MemoryUnMap</a>();</div><div class="line">}</div><div class="line"></div></div><!-- fragment --><p> <b>Virtual address</b><br />
 Set the virtual address of the dynamic area. If the address is less than 4GB area, it must be aligned with 2M-bytes, and if it is more than 4GB area, it must be aligned with 1G-bytes.<br />
</p>
<p><b>Physical address</b><br />
 Set the physical address of the dynamic area. If the virtual address is less than 4GB, it must be aligned to 2MB. Also, the virtual address and bit21-bit0 must match.If the virtual address exceeds 4GB, it must be aligned to 1GB. Also, the virtual address and bit30-bit0 must match.<br />
</p>
<p><b>size</b><br />
 Set the size of the dynamic region. If the virtual address is less than 4GB area, it must be aligned with 2M-bytes, and if it is more than 4GB area, it must be aligned with 1G-bytes.<br />
</p>
<dl class="section note"><dt>Note</dt><dd>If an unaligned virtual address, physical and size are set, these values will be dynamically configured to the nearest 2M-byte or 1G-byte boundary.<br />
</dd></dl>
<p><b>attribute</b><br />
 Configures the attribute properties of the dynamic memory mapping. All required properties must be specified by the user.<br />
 These setting value by using a macro of Access Permission, Shareability, Attribute Index and Other.</p>
<p><b>Unprivileged Execute Never (UXN) macro</b> </p><table class="doxtable">
<tr>
<th>Name </th><th>Description  </th></tr>
<tr>
<td>BSP_UXN_EXECUTE_ENABLE</td><td>Can be executed in unprivileged mode </td></tr>
<tr>
<td>BSP_UXN_EXECUTE_DISABLE</td><td>Cannot run in unprivileged mode </td></tr>
</table>
<p><b>Privileged Execute Never (PXN) macro</b> </p><table class="doxtable">
<tr>
<th>Name </th><th>Description  </th></tr>
<tr>
<td>BSP_PXN_EXECUTE_ENABLE</td><td>Can be executed in privileged mode </td></tr>
<tr>
<td>BSP_PXN_EXECUTE_DISABLE</td><td>Cannot run in privileged mode </td></tr>
</table>
<p><b>Shareability macro</b><br />
 </p><table class="doxtable">
<tr>
<th>Name </th><th>Description  </th></tr>
<tr>
<td>BSP_NON_SHAREABLE</td><td>A domain limited to the local agent and do not require synchronization with other cores, processors, or devices. </td></tr>
<tr>
<td>BSP_INNER_SHAREABLE</td><td>A domain that is shared by other agents, but not necessarily all agent in the system. </td></tr>
<tr>
<td>BSP_OUTER_SHAREABLE</td><td>A domain that is shared by multiple agents that can consist of one or more Inner Shareable domains. </td></tr>
</table>
<p><b>Access Permision macro</b><br />
 </p><table class="doxtable">
<tr>
<th>Name </th><th>Description  </th></tr>
<tr>
<td>BSP_EL321RW_EL0NO</td><td>Unprivileged mode(EL1,EL2,EL3): read/write possible, Privileged mode(EL0): not accessible </td></tr>
<tr>
<td>BSP_EL321RW_EL0RW</td><td>Unprivileged mode(EL1,EL2,EL3): read/write possible, Privileged mode(EL0): read/write possible </td></tr>
<tr>
<td>BSP_EL321RO_EL0NO</td><td>Unprivileged mode(EL1,EL2,EL3): read only, Privileged mode(EL0): not accessible </td></tr>
<tr>
<td>BSP_EL321RO_EL0RO</td><td>Unprivileged mode(EL1,EL2,EL3): read only, Privileged mode(EL0): read only </td></tr>
</table>
<p><b>Attribute Index maco</b><br />
 </p><table class="doxtable">
<tr>
<th>Name </th><th>Description  </th></tr>
<tr>
<td>BSP_ATTRINDEX0</td><td>Attribute Index 0. </td></tr>
<tr>
<td>BSP_ATTRINDEX1</td><td>Attribute Index 1. </td></tr>
<tr>
<td>BSP_ATTRINDEX2</td><td>Attribute Index 2. </td></tr>
<tr>
<td>BSP_ATTRINDEX3</td><td>Attribute Index 3. </td></tr>
<tr>
<td>BSP_ATTRINDEX4</td><td>Attribute Index 4. </td></tr>
<tr>
<td>BSP_ATTRINDEX5</td><td>Attribute Index 5. </td></tr>
<tr>
<td>BSP_ATTRINDEX6</td><td>Attribute Index 6. </td></tr>
<tr>
<td>BSP_ATTRINDEX7</td><td>Attribute Index 7. </td></tr>
</table>
<p>Regarding the memory attribute properties such as Memory type and Inner/Outer Attribute settings, these will be set up in <code>CPU MMU|Attribute</code> property in FSP Configuration tool.</p>
<p><b>Security bit(only EL3 and EL1)</b><br />
 </p><table class="doxtable">
<tr>
<th>Name </th><th>Description  </th></tr>
<tr>
<td>BSP_NS_SECURE</td><td>Secure. </td></tr>
<tr>
<td>BSP_NS_NON_SECURE</td><td>Non Secure. </td></tr>
</table>
<p><b>Other macro</b><br />
 </p><table class="doxtable">
<tr>
<th>Name </th><th>Description  </th></tr>
<tr>
<td>BSP_REGION_ENABLE</td><td>Enable the region of the specified virtual address. </td></tr>
<tr>
<td>BSP_REGION_DISABLE</td><td>Disable the region of the specified virtual address. </td></tr>
</table>
<p><b>Example of dynamically region allocated</b><br />
 The following pattern illustrates how a 2M-byte region is dynamaically allocated.<br />
 </p><div class="image">
<object type="image/svg+xml" data="Aligned_memorymap_block_2M_byte.svg">Aligned_memorymap_block_2M_byte.svg</object>
<div class="caption">
A 2M-byte aligned memory block</div></div>
 <h3><a class="anchor" id="tzc400"></a>
TrustZone Address Space Controller (TZC-400)</h3>
<p><a class="anchor" id="um_bsp_tzc_400_cfg"></a><a class="anchor" id="um_bsp_tzc_400_cfg_accessingNOK"></a><a class="anchor" id="um_bsp_tzc_400_cfg_accessingOK"></a> The TZC-400 module can be configured from the BSP properties of the RZ microprocessor containing the TZC-400.</p><ul>
<li>TZC-400-0: DDR SDRAM A0/A1 I/F.</li>
<li>TZC-400-1: DDR SDRAM A4 I/F.</li>
<li>TZC-400-2: PCIE Unit 0/1.</li>
<li>TZC-400-3: DDR SDRAM R2 I/F.</li>
<li>TZC-400-4: DDR SDRAM R3 I/F.</li>
<li>TZC-400-5: SYSRAM unit 0/1/2/3.</li>
<li>TZC-400-6: BSC</li>
<li>TZC-400-7: xSPI unit 0/1.</li>
<li>TZC-400-8: Cortex-R52 CPU0/1 AXIS (TCM).</li>
</ul>
<p>The configuration values are generated as macro values in bsp_mcu_tzc400_memory_cfg.h and reflected in the ARM core registers in the startup code.</p>
<p>The default settings of the TZC-400 modules allow access in unprivileged and privileged in non-secure and secure in region 0.</p>
<p>For example, in RZT2H device, when creating the access rule in TZC-400-0: DDR SDRAM A0/A1 I/F, the settings shown below are used:</p><ul>
<li>Enter the filter unit in the Gatekeeper field.</li>
<li>Region 0: Enter the filter unit in the attribute field.</li>
<li>Region 0: Enable write control in attribute.</li>
<li>Region 0: Enable read control in attribute.</li>
<li>Region 0: Set ID (e.g. allow unprivileged and privileged access in non-secure, allow unprivileged and privileged access in secure) in NSAID read/write enable.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>When using Cortex-R52 as the secondary core on the RZ/T2H for multi-core operation, set filters 0 and 1 on the TZC-400-8 to enable access to the TCM of Cortex-R52 CPU0 and CPU1.</dd></dl>
<h3><a class="anchor" id="module-reset"></a>
Module Reset</h3>
<p><a class="anchor" id="um_bsp_module_reset"></a> The reset state and the release can be set for each peripheral module. To secure processing after release from a module reset, dummy read the same register at sevral times after writing to initiate release from the module reset.</p>
<dl class="section note"><dt>Note</dt><dd>Dummy reads are performed several times in the R_BSP_ModuleResetDisable function according to the RZ microprocessor manual. However, depending on the device used, the number of dummy reads for RTC and LCDC may not be met. In that case, please perform additional dummy read processing after API execution. For example, in the case of the RZT2H, the RTC requires 300 dummy reads and the LCDC requires 100 dummy reads.</dd></dl>
<h3><a class="anchor" id="software-reset"></a>
Software Reset</h3>
<dl class="section note"><dt>Note</dt><dd>If the core that called the software reset function is different from the core you want to reset, you must execute the WFI instruction manually.</dd>
<dd>
In Cortex-A55, the bit in Reset Status Register 0 (RSTSR0) is not set when a software reset occurs. If you want to determine if a software reset has occurred, use g_bsp_software_reset_occurred, which is defined in rzt/fsp/src/bsp/cmsis/Device/RENESAS/Source/ca/startup_core.c.</dd></dl>
<h3><a class="anchor" id="system-error-interrupt"></a>
System Error Interrupt (SEI,NMI)</h3>
<p>When a request signal is input to the SEI pin (or NMI pin), a System Error Interrupt occurs. The sequence to detect a System Error Interrupt is different for each core.</p>
<dl class="section note"><dt>Note</dt><dd>Note that the initial devices of the RZ/T2 series refer to SEI as NMI. Since the subsequent documentation uniformly describe it as SEI, if you are using an initial device, please replace SEI with NMI.</dd></dl>
<p><b>Cortex-R52</b></p>
<p>The SEI pin is connected to SEI and VSEI in Cortex-R52 CPU0 and CPU1, and an asynchronous external abort occurs when a request signal is input.</p>
<p>The implementation method is described below.</p>
<ol type="1">
<li>Implement the SEI pin detection setting.<ul>
<li>Enable the noise filter.</li>
<li>Set the noise filter sampling frequency divider ratio.</li>
<li>Set the detection mode.</li>
</ul>
</li>
<li>Implement the Abort_Handler function.<ul>
<li>Determine if the value of DFSR.status [5:0] is 0b10001 (Asynchronous external abort).</li>
</ul>
</li>
<li>Register the SEI pin from the Pins tab in the FSP Configuration editor.<ul>
<li>Pins tab &gt; Pin Selection &gt; Peripherals &gt; Interrupt:IRQ &gt; SEI</li>
<li>Change the Operation mode from "Disabled" to "Custom".</li>
<li>Assign any pin</li>
</ul>
</li>
</ol>
<p>Here is how the implementation example works.</p>
<ol type="1">
<li>Build and run this program.</li>
<li>Press the SEI pin on the board.</li>
<li>The program branches to the Abort_Handler function, and since the judgment of asynchronous external abort is true, it enters an infinite loop.</li>
</ol>
<dl class="section note"><dt>Note</dt><dd>It is not possible to distinguish whether an asynchronous external abort occurred due to an error during a data write access to memory.</dd></dl>
<div class="fragment"><div class="line"></div><div class="line"><span class="preprocessor"> #define SEI_NOISE_FILTER_ENABLE             (0x1UL)  </span><span class="comment">/* Noise filter enable */</span><span class="preprocessor"></span></div><div class="line"><span class="preprocessor"> #define SEI_NOISE_FILTER_SAMPLING_FREQ      (0x3UL)  </span><span class="comment">/* Noise filter sampling frequency: Divided by 64 */</span><span class="preprocessor"></span></div><div class="line"><span class="preprocessor"> #define SEI_EDGE_DETECTION_MODE             (0x1UL)  </span><span class="comment">/* Detection mode: Falling edge */</span><span class="preprocessor"></span></div><div class="line"></div><div class="line"><span class="preprocessor"> #define DSFR_STATUS_MASK                    (0x3FUL) </span><span class="comment">/* Mask DSFR.STATUS bits[5:0] */</span><span class="preprocessor"></span></div><div class="line"><span class="preprocessor"> #define DSFR_ASYNCHRONOUS_EXTERNAL_ABORT    (0x11UL) </span><span class="comment">/* Fault status is Asynchronous external abort */</span><span class="preprocessor"></span></div><div class="line"></div><div class="line"><span class="keywordtype">void</span> bsp_sei_example_cr52 (<span class="keywordtype">void</span>)</div><div class="line">{</div><div class="line">    <span class="comment">/* Set SEI pin detection. */</span></div><div class="line"><span class="preprocessor"> #if (1 == BSP_FEATURE_ICU_SAFETY_REGISTER_TYPE)</span></div><div class="line">    R_ICU-&gt;S_PORTNF_FLTSEL_b.FLTNMI   = SEI_NOISE_FILTER_ENABLE;</div><div class="line">    R_ICU-&gt;S_PORTNF_CLKSEL_b.CKSELNMI = SEI_NOISE_FILTER_SAMPLING_FREQ;</div><div class="line">    R_ICU-&gt;S_PORTNF_MD_b.MDNMI        = SEI_EDGE_DETECTION_MODE;</div><div class="line"><span class="preprocessor"> #else</span></div><div class="line">    R_ICU_S-&gt;S_PORTNF_FLTSEL_b.FLTSEI    = SEI_NOISE_FILTER_ENABLE;</div><div class="line">    R_ICU_S-&gt;S_PORTNF_CLKSEL_b.CLKSELSEI = SEI_NOISE_FILTER_SAMPLING_FREQ;</div><div class="line">    R_ICU_S-&gt;S_PORTNF_MD_b.MDSEI         = SEI_EDGE_DETECTION_MODE;</div><div class="line"><span class="preprocessor"> #endif</span></div><div class="line"></div><div class="line">    <span class="keywordflow">while</span> (1)</div><div class="line">    {</div><div class="line">        <span class="comment">/* Do Nothing */</span></div><div class="line">    }</div><div class="line">}</div><div class="line"></div><div class="line"><span class="keywordtype">void</span> Abort_Handler (<span class="keywordtype">void</span>)</div><div class="line">{</div><div class="line">    <span class="comment">/* SEI causes a transition to Asynchronous external abort. */</span></div><div class="line">    uint32_t dsfr_status = __get_DFSR() &amp; DSFR_STATUS_MASK;</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (DSFR_ASYNCHRONOUS_EXTERNAL_ABORT == dsfr_status)</div><div class="line">    {</div><div class="line">        <span class="keywordflow">while</span> (1)</div><div class="line">        {</div><div class="line">            <span class="comment">/* SEI(SEI) interrupt occurred. */</span></div><div class="line">        }</div><div class="line">    }</div><div class="line">}</div><div class="line"></div></div><!-- fragment --><p> <b>Cortex-A55</b></p>
<p>The SEI pin is connected to Shared Peripheral Interrupt(SPI), and a SPI occurs when a request signal is input. It is possible to detect SEI by interrupt generation due to the event number of SPI.</p>
<p>The implementation method is described below.</p>
<ol type="1">
<li>Implement the SEI pin detection setting.<ul>
<li>The settings are the same as for Cortex-R52.</li>
</ul>
</li>
<li>Implement SEI interrupt enable setting.</li>
<li>Implement the SEI interrupt handler (sei_isr).</li>
<li>Register the SEI interrupt handler from Interrupts tab in the FSP Configuration editor.<ul>
<li>Interrupts tab &gt; New User Event &gt; ICU &gt; SEI (System Error Interrupt)</li>
<li>Enter the SEI interrupt handler name "sei_isr".</li>
</ul>
</li>
<li>Register the SEI pin from the Pins tab in the FSP Configuration editor.<ul>
<li>The settings are the same as for Cortex-R52.</li>
</ul>
</li>
</ol>
<p>Here is how the implementation example works.</p>
<ol type="1">
<li>Build and run this program.</li>
<li>Press the SEI pin on the board.</li>
<li>The program branches to the SEI interrupt handler and enters an infinite loop.</li>
</ol>
<div class="fragment"><div class="line"></div><div class="line"><span class="preprocessor"> #define VECTOR_NUMBER_SEI                 ((IRQn_Type) 406) </span><span class="comment">/* SEI (System error interrupt) */</span><span class="preprocessor"></span></div><div class="line"></div><div class="line"><span class="preprocessor"> #define SEI_NOISE_FILTER_ENABLE           (0x1UL)           </span><span class="comment">/* Noise filter enable */</span><span class="preprocessor"></span></div><div class="line"><span class="preprocessor"> #define SEI_NOISE_FILTER_SAMPLING_FREQ    (0x3UL)           </span><span class="comment">/* Noise filter sampling frequency: Divided by 64 */</span><span class="preprocessor"></span></div><div class="line"><span class="preprocessor"> #define SEI_EDGE_DETECTION_MODE           (0x1UL)           </span><span class="comment">/* Detection mode: Falling edge */</span><span class="preprocessor"></span></div><div class="line"></div><div class="line"><span class="preprocessor"> #define SENSE_EDGE                        (1UL)             </span><span class="comment">/* Detection type: Edge */</span><span class="preprocessor"></span></div><div class="line"><span class="preprocessor"> #define SEI_IPL                           (0UL)             </span><span class="comment">/* Interrupt priority level: 0 */</span><span class="preprocessor"></span></div><div class="line"></div><div class="line"><span class="keywordtype">void</span> bsp_sei_example_ca55 (<span class="keywordtype">void</span>)</div><div class="line">{</div><div class="line">    <span class="comment">/* Set SEI pin detection. */</span></div><div class="line">    R_ICU_S-&gt;S_PORTNF_FLTSEL_b.FLTSEI    = SEI_NOISE_FILTER_ENABLE;</div><div class="line">    R_ICU_S-&gt;S_PORTNF_CLKSEL_b.CLKSELSEI = SEI_NOISE_FILTER_SAMPLING_FREQ;</div><div class="line">    R_ICU_S-&gt;S_PORTNF_MD_b.MDSEI         = SEI_EDGE_DETECTION_MODE;</div><div class="line"></div><div class="line">    <span class="comment">/* For the CA55, SEI(SEI) interrupts are treated as normal interrupt events. */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#ga2a594f6593b5b072a0f35908e3bbb544">R_BSP_IrqDetectTypeSet</a>(VECTOR_NUMBER_SEI, SENSE_EDGE);</div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#ga6ccf3aab32add894e75732d9de1f8471">R_BSP_IrqCfg</a>(VECTOR_NUMBER_SEI, SEI_IPL, NULL);</div><div class="line"></div><div class="line">    <span class="comment">/* Clear the interrupt status and pending bits, before the interrupt is enabled. */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#gab0d17b02ff55fa9f7984750ea7f0c923">R_BSP_IrqEnable</a>(VECTOR_NUMBER_SEI);</div><div class="line"></div><div class="line">    <span class="keywordflow">while</span> (1)</div><div class="line">    {</div><div class="line">        <span class="comment">/* Do Nothing */</span></div><div class="line">    }</div><div class="line">}</div><div class="line"></div><div class="line"><span class="keywordtype">void</span> sei_isr (<span class="keywordtype">void</span>)</div><div class="line">{</div><div class="line">    <span class="keywordflow">while</span> (1)</div><div class="line">    {</div><div class="line">        <span class="comment">/* SEI(SEI) interrupt occurred. */</span></div><div class="line">    }</div><div class="line">}</div><div class="line"></div></div><!-- fragment --> <h3><a class="anchor" id="ddr"></a>
LPDDR4 SDRAM Subsystem</h3>
<p><a class="anchor" id="um_bsp_ddr_init"></a> The FSP applies the DDR parameter file generated by the DDR parameter generation tool (hereinafter referred to as "gen_tool"). The procedure for modifying the DDR parameter file is as follows.</p>
<p>Let's assume the file name of the file generated by gen_tool is "param_ddrinit_ref_lpddr4_r02p03.h".</p>
<ol type="1">
<li>Rename "param_ddrinit_ref_lpddr4_r02p03.h" to "board_ddr_param.h".</li>
<li>Replace the existing "board_ddr_param.h" file located in the "rzt/board/rzt2h_evb" folder with the new one.</li>
</ol>
<dl class="section note"><dt>Note</dt><dd>The folder path may vary depending on the board or device being used. For example, for a custom board, the path would be "rzt/board/custom".</dd></dl>
<h3><a class="anchor" id="linker-script"></a>
Linker Script</h3>
<p>To prevent build warnings, the GCC linker script separates the placement regions for .text and .data. (The same goes for .loader_text and .loader_data)</p>
<p>Below is a simplified version of fsp_ram_execution.ld.</p>
<p>.text is placed in RAM_TEXT, and .data is placed in RAM_DATA. The start address and size of both regions are the same.</p>
<p>Also, the start address of .data is set to the end address of .ARM.exidx. Without this, .data would be placed at the beginning of RAM_DATA and would overlap with .text.</p>
<div class="fragment"><div class="line">SECTIONS</div><div class="line">{</div><div class="line">    .text TEXT_ADDRESS:</div><div class="line">    {</div><div class="line">        _text_start = .;</div><div class="line">        *(.text*)</div><div class="line">        _text_end = .;</div><div class="line">    } &gt; RAM_TEXT</div><div class="line"></div><div class="line">    .ARM.extab :</div><div class="line">    {</div><div class="line">        __extab_start = .;</div><div class="line">        *(.ARM.extab* .gnu.linkonce.armextab.*)</div><div class="line">        __extab_end = .;</div><div class="line">    } &gt; RAM_TEXT</div><div class="line"></div><div class="line">    .ARM.exidx :</div><div class="line">    {</div><div class="line">        __exidx_start = .;</div><div class="line">        *(.ARM.exidx* .gnu.linkonce.armexidx.*)</div><div class="line">        __exidx_end = .;</div><div class="line">    } &gt; RAM_TEXT</div><div class="line"></div><div class="line">    .data __exidx_end :</div><div class="line">    {</div><div class="line">        _data_start = .;</div><div class="line">        *(.data*)</div><div class="line">        _data_end = .;</div><div class="line">    } &gt; RAM_DATA</div><div class="line">}</div></div><!-- fragment --><p> For example, if you want to move .ARM.exidx to the BTCM region, modify the end address of .ARM.extab to match the start address of .data.</p>
<div class="fragment"><div class="line">SECTIONS</div><div class="line">{</div><div class="line">    .text TEXT_ADDRESS:</div><div class="line">    {</div><div class="line">        _text_start = .;</div><div class="line">        *(.text*)</div><div class="line">        _text_end = .;</div><div class="line">    } &gt; RAM_TEXT</div><div class="line"></div><div class="line">    .ARM.extab :</div><div class="line">    {</div><div class="line">        __extab_start = .;</div><div class="line">        *(.ARM.extab* .gnu.linkonce.armextab.*)</div><div class="line">        __extab_end = .;</div><div class="line">    } &gt; RAM_TEXT</div><div class="line"></div><div class="line">    .ARM.exidx :</div><div class="line">    {</div><div class="line">        __exidx_start = .;</div><div class="line">        *(.ARM.exidx* .gnu.linkonce.armexidx.*)</div><div class="line">        __exidx_end = .;</div><div class="line">    } &gt; BTCM                                        /* Changed from &quot;RAM_TEXT&quot; to &quot;BTCM&quot;. */</div><div class="line"></div><div class="line">    .data __extab_end :                             /* Changed from  &quot;__exidx_end&quot; to &quot;__extab_end&quot;.  */</div><div class="line">    {</div><div class="line">        _data_start = .;</div><div class="line">        *(.data*)</div><div class="line">        _data_end = .;</div><div class="line">    } &gt; RAM_DATA</div><div class="line">}</div></div><!-- fragment --> <h3><a class="anchor" id="pin-setting"></a>
Pin Setting</h3>
<p>When operating in multi-core, the primary and secondary core copy code and data from ROM to RAM.</p>
<p>Changing the pins accessed by the ROM boot during this copy process can cause it to fail. Specifically, changing the ROM boot pins in the primary's Pins tab may lead to this issue.</p>
<p>To work around this, the Pins tab preserves the ROM boot pin settings. Instead, configure the pins using the IOPORT driver's API on the user application side after each core's startup is complete.</p>
<h1><a class="anchor" id="bsp-configuration"></a>
Configuration</h1>
<p>The BSP is heavily data driven with most features and functionality being configured based on the content from configuration files. Configuration files represent the settings specified by the user and are generated when the project is built and/or when the Generate Project Content button is clicked in the FSP Configuration editor.</p>
<p><h2>Build Time Configurations for fsp_common</h2>
The following build time configurations are defined in fsp_cfg/bsp/bsp_cfg.h:<br />
</p><table class="doxtable">
<tr>
<th>Configuration</th><th>Options</th><th>Default</th><th>Description </th></tr>
<tr>
<td>MCU Vcc (mV)</td><td>Value must between 0 and 3800 (3.8V)</td><td>3300 </td><td>Some peripherals require different settings based on the supplied voltage. <br />
Entering Vcc here (in mV) allows the relevant driver modules to configure the associated peripherals accordingly. </td></tr>
<tr>
<td>Parameter checking</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>When enabled, parameter checking for the BSP is turned on. <br />
In addition, any modules whose parameter checking configuration is set to 'Default (BSP)' will perform parameter checking as well. </td></tr>
<tr>
<td>Assert Failures</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Return FSP_ERR_ASSERTION</li>
<li>
Call fsp_error_log then Return FSP_ERR_ASSERTION</li>
<li>
Use assert() to Halt Execution</li>
<li>
Disable checks that would return FSP_ERR_ASSERTION</li>
</ul>
</td><td>Return FSP_ERR_ASSERTION </td><td>Define the behavior of the <a class="el" href="group___b_s_p___m_c_u.html#gaa4fa8ae9390afa996af2dabee6552732">FSP_ASSERT()</a> macro. </td></tr>
<tr>
<td>Error Log</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
No Error Log</li>
<li>
Errors Logged via fsp_error_log</li>
</ul>
</td><td>No Error Log </td><td>Specify error logging behavior. </td></tr>
<tr>
<td>Soft Reset</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Disabled</li>
<li>
Enabled</li>
</ul>
</td><td>Disabled </td><td>Support for soft reset. <br />
If disabled, registers are assumed to be set to their default value during startup. </td></tr>
<tr>
<td>Port Protect</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Disabled</li>
<li>
Enabled</li>
</ul>
</td><td>Enabled </td><td>Keep the write protection function related GPIO settings locked when they are not being modified. <br />
If disabled they will be unlocked during startup. </td></tr>
<tr>
<td>Early BSP Initialization </td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>Enable this option to use BSP functions before C runtime initialization (BSP_WARM_START_RESET or BSP_WARM_START_POST_CLOCK). </td></tr>
<tr>
<td>Multiplex Interrupt</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>Enable multiplex interrupt system-wide. </td></tr>
</table>
</p>
<h2>Duplication of resources</h2>
<p>In the case of the secondary project (Non-primary cores), duplicate resource are indicated as the followings in Configuration tab when using resources that are used in the linked the primary (CR52_0 (CPU0) or CA55_0) project.</p>
<ul>
<li>BSP<ul>
<li>Settings marked as "Valid only for primary core" are executed only for the primary project.<ul>
<li>Master MPU</li>
<li>TrustZone Address Space Controller (TZC-400)</li>
<li>Address Expander</li>
</ul>
</li>
</ul>
</li>
<li>Clocks<ul>
<li>In secondary projects, this will be greyed out and cannot be set.</li>
</ul>
</li>
<li>Pins<ul>
<li>The secondary project does not see the pin settings that you set in the primary project.</li>
</ul>
</li>
<li>Interrupts<ul>
<li>There is no mutual exclusion control. If the user specifies an interrupt, be careful of resource overlaps.</li>
</ul>
</li>
<li>Event Links<ul>
<li>The secondary project does not see the event factor that you set in the primary project.</li>
</ul>
</li>
<li>Stacks<ul>
<li>Duplicate resource are indicated as red character that you set in the primary project.</li>
</ul>
</li>
</ul>
<h1><a class="anchor" id="core-comparison"></a>
Core Comparison</h1>
<p>RZ/T2 uses Cortex-R52(CR52) and Cortex-A55(CA55) cores. The following is a cautionary execution when porting programs to different cores.</p>
<table class="doxtable">
<tr>
<th>Specifications </th><th>CR52 </th><th>CA55 </th><th>Porting from CR52 to CA55 </th><th>Porting from CA55 to CR52  </th></tr>
<tr>
<td>Instruction set </td><td>AArch32 (32bit) </td><td>AArch64 (64bit) </td><td>Stack consumption doubles as CPU registers go from 32-bit to 64-bit. </td><td>- </td></tr>
<tr>
<td>Address space </td><td>4GB </td><td>32GB </td><td>Pointer type size changes from 32-bit to 64-bit. </td><td>Data placed in areas larger than 4 GB will need to be rearranged. </td></tr>
<tr>
<td>Cache </td><td>Instruction/data cache </td><td>L1 instruction/data cache<br />
L2 cache<br />
L3 cache </td><td>- </td><td>CA55-specific BSP API cannot be used.<br />
- <a class="el" href="group___b_s_p___m_c_u.html#ga033ee609e78be5790f4e938733e1c225">R_BSP_CacheL3PowerCtrl()</a> </td></tr>
<tr>
<td>Memory management </td><td>CPU-MPU </td><td>CPU-MMU </td><td>The non-cache section placed in System SRAM is allocated to a different area (Reserved) from the physical address as a virtual address. When handling physical addresses in user applications, address conversion is performed using the BSP API (R_BSP_MmuVatoPa, R_BSP_MmuPatoVa) that converts addresses. </td><td>CA55-specific BSP API cannot be used.<br />
- <a class="el" href="group___b_s_p___m_c_u.html#ga2de8191850f60f69955bf0a0a532ee42">R_BSP_MmuVatoPa()</a><br />
- <a class="el" href="group___b_s_p___m_c_u.html#ga4b9e7c467cb5996609685202858c50cd">R_BSP_MmuPatoVa()</a> </td></tr>
<tr>
<td>Interrupt </td><td>GIC </td><td>GIC-600 </td><td>- </td><td>CA55-specific BSP API cannot be used.<br />
- R_BSP_GICD_xxxx()<br />
- R_BSP_GICR_xxxx()<br />
- R_BSP_GICC_xxxx() </td></tr>
<tr>
<td>Trigonometric Function Unit (TFU) </td><td>FSP supported </td><td>FSP not supported </td><td>Unable to use TFU-related BSP API. </td><td>- </td></tr>
<tr>
<td>System Error Interrupt (SEI,NMI) </td><td>Asynchronous external abort </td><td>SPI </td><td>Please refer to the implementation guide in the System Error Interrupt (SEI,NMI) section. </td><td>Refer to the left </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_z_t2_h"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_z_t2_h.html">RZT2H</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_z_t2_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_z_t2_l.html">RZT2L</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_z_t2_m"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_z_t2_m.html">RZT2M</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_z_t2_m_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_z_t2_m_e.html">RZT2ME</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae685ec20bc3579295878f1586478b54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gae685ec20bc3579295878f1586478b54c">BSP_IRQ_DISABLED</a></td></tr>
<tr class="separator:gae685ec20bc3579295878f1586478b54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c791e904efc648fb8b69b56d7dd37ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga8c791e904efc648fb8b69b56d7dd37ba">FSP_RETURN</a>(err)</td></tr>
<tr class="separator:ga8c791e904efc648fb8b69b56d7dd37ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960f46c44b67ba8ad5377cfc8e4e6a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga960f46c44b67ba8ad5377cfc8e4e6a75">FSP_ERROR_LOG</a>(err)</td></tr>
<tr class="separator:ga960f46c44b67ba8ad5377cfc8e4e6a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fa8ae9390afa996af2dabee6552732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaa4fa8ae9390afa996af2dabee6552732">FSP_ASSERT</a>(a)</td></tr>
<tr class="separator:gaa4fa8ae9390afa996af2dabee6552732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06621894100b88b38975c605df78f561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga06621894100b88b38975c605df78f561">FSP_ASSERT_NOT_RETURN_VALUE</a>(a)</td></tr>
<tr class="separator:ga06621894100b88b38975c605df78f561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577e9b015e1b0794934fa4f2b229e52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga577e9b015e1b0794934fa4f2b229e52f">FSP_ERROR_RETURN</a>(a,  err)</td></tr>
<tr class="separator:ga577e9b015e1b0794934fa4f2b229e52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27c26290892ca3dcf9b1bd0b26eae44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaf27c26290892ca3dcf9b1bd0b26eae44">FSP_ERROR_NOT_RETURN_VALUE</a>(a,  err)</td></tr>
<tr class="separator:gaf27c26290892ca3dcf9b1bd0b26eae44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc2260c1ce320f3aa1f1cb05b9a5620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaddc2260c1ce320f3aa1f1cb05b9a5620">FSP_CRITICAL_SECTION_ENTER</a></td></tr>
<tr class="separator:gaddc2260c1ce320f3aa1f1cb05b9a5620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23338e06b1e1537017ef4f3f94cda354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga23338e06b1e1537017ef4f3f94cda354">FSP_CRITICAL_SECTION_EXIT</a></td></tr>
<tr class="separator:ga23338e06b1e1537017ef4f3f94cda354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e36b09bee515ff1b813e7ba0412e60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga4e36b09bee515ff1b813e7ba0412e60d">FSP_INVALID_VECTOR</a></td></tr>
<tr class="separator:ga4e36b09bee515ff1b813e7ba0412e60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f65c534e6da6ae5733380827f882898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga4f65c534e6da6ae5733380827f882898">BSP_CFG_HANDLE_UNRECOVERABLE_ERROR</a>(x)</td></tr>
<tr class="separator:ga4f65c534e6da6ae5733380827f882898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d796ca6dc1093e50255954bc4dc7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga54d796ca6dc1093e50255954bc4dc7fe">BSP_SECTION_AARCH64_STACK</a></td></tr>
<tr class="separator:ga54d796ca6dc1093e50255954bc4dc7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadecec24d538312129b60def6152f5992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gadecec24d538312129b60def6152f5992">BSP_STACK_ALIGNMENT</a></td></tr>
<tr class="separator:gadecec24d538312129b60def6152f5992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a730b79b5bbe76759b6e8efafe2000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaf0a730b79b5bbe76759b6e8efafe2000">R_BSP_MODULE_START</a>(ip,  channel)</td></tr>
<tr class="separator:gaf0a730b79b5bbe76759b6e8efafe2000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2edfa2301d2ada75a9418be0e146e2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga2edfa2301d2ada75a9418be0e146e2bb">R_BSP_MODULE_STOP</a>(ip,  channel)</td></tr>
<tr class="separator:ga2edfa2301d2ada75a9418be0e146e2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7880302f0edd7cc4290c037809975950"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga7880302f0edd7cc4290c037809975950">fsp_ip_t</a> </td></tr>
<tr class="separator:ga7880302f0edd7cc4290c037809975950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8db6472715cfd8203eb499b26904e8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga0f8db6472715cfd8203eb499b26904e8">fsp_signal_t</a> </td></tr>
<tr class="separator:ga0f8db6472715cfd8203eb499b26904e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe6dc3c0813eeae8665430a31c005b4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga6fe6dc3c0813eeae8665430a31c005b4">bsp_warm_start_event_t</a> </td></tr>
<tr class="separator:ga6fe6dc3c0813eeae8665430a31c005b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd98e2a6f080d6a52a3ef72e3d731b2b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gafd98e2a6f080d6a52a3ef72e3d731b2b">bsp_delay_units_t</a> </td></tr>
<tr class="separator:gafd98e2a6f080d6a52a3ef72e3d731b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f69caf459fd80173db15fdee8bc6fa3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga8f69caf459fd80173db15fdee8bc6fa3">bsp_reg_protect_t</a> </td></tr>
<tr class="separator:ga8f69caf459fd80173db15fdee8bc6fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8909ce807437506d18010fe094ef4b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga6e8909ce807437506d18010fe094ef4b">bsp_reset_t</a> </td></tr>
<tr class="separator:ga6e8909ce807437506d18010fe094ef4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db3c5e99b3f705cb15139abb86613fa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga8db3c5e99b3f705cb15139abb86613fa">bsp_cluster_reset_auto_release_t</a> </td></tr>
<tr class="separator:ga8db3c5e99b3f705cb15139abb86613fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad788416478d6d6ea7398fd9ca84289"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga2ad788416478d6d6ea7398fd9ca84289">bsp_module_reset_t</a> </td></tr>
<tr class="separator:ga2ad788416478d6d6ea7398fd9ca84289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ccc080bc5e8efb22206a94123cea62"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga30ccc080bc5e8efb22206a94123cea62">bsp_resource_state_t</a> </td></tr>
<tr class="separator:ga30ccc080bc5e8efb22206a94123cea62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503cda43afe85d1709ee2bc09c0f21a2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga503cda43afe85d1709ee2bc09c0f21a2">bsp_resource_num_t</a> </td></tr>
<tr class="separator:ga503cda43afe85d1709ee2bc09c0f21a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e70676360e6a4d753a8d235e6b93a2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga72e70676360e6a4d753a8d235e6b93a2">bsp_grp_irq_t</a> </td></tr>
<tr class="separator:ga72e70676360e6a4d753a8d235e6b93a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaa3cd3e43291e81e795d642b79b6088e6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></td></tr>
<tr class="separator:gaa3cd3e43291e81e795d642b79b6088e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae685ec20bc3579295878f1586478b54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae685ec20bc3579295878f1586478b54c">&#9670;&nbsp;</a></span>BSP_IRQ_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_IRQ_DISABLED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Used to signify that an ELC event is not able to be used as an interrupt. </p>

</div>
</div>
<a id="ga8c791e904efc648fb8b69b56d7dd37ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c791e904efc648fb8b69b56d7dd37ba">&#9670;&nbsp;</a></span>FSP_RETURN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_RETURN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">err</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro to log and return error without an assertion. </p>

</div>
</div>
<a id="ga960f46c44b67ba8ad5377cfc8e4e6a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga960f46c44b67ba8ad5377cfc8e4e6a75">&#9670;&nbsp;</a></span>FSP_ERROR_LOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_ERROR_LOG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">err</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function is called before returning an error code. To stop on a runtime error, define fsp_error_log in user code and do required debugging (breakpoints, stack dump, etc) in this function. </p>

</div>
</div>
<a id="gaa4fa8ae9390afa996af2dabee6552732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4fa8ae9390afa996af2dabee6552732">&#9670;&nbsp;</a></span>FSP_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_ASSERT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default assertion calls <a class="el" href="group___b_s_p___m_c_u.html#ga577e9b015e1b0794934fa4f2b229e52f">FSP_ERROR_RETURN</a> if condition "a" is false. Used to identify incorrect use of API's in FSP functions. </p>

</div>
</div>
<a id="ga06621894100b88b38975c605df78f561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06621894100b88b38975c605df78f561">&#9670;&nbsp;</a></span>FSP_ASSERT_NOT_RETURN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_ASSERT_NOT_RETURN_VALUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default assertion calls <a class="el" href="group___b_s_p___m_c_u.html#gaf27c26290892ca3dcf9b1bd0b26eae44">FSP_ERROR_NOT_RETURN_VALUE</a> if condition "a" is false. Used to identify incorrect use of API's in FSP functions. </p>

</div>
</div>
<a id="ga577e9b015e1b0794934fa4f2b229e52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga577e9b015e1b0794934fa4f2b229e52f">&#9670;&nbsp;</a></span>FSP_ERROR_RETURN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_ERROR_RETURN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">err&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All FSP error codes are returned using this macro. Calls <a class="el" href="group___b_s_p___m_c_u.html#ga960f46c44b67ba8ad5377cfc8e4e6a75">FSP_ERROR_LOG</a> function if condition "a" is false. Used to identify runtime errors in FSP functions. </p>

</div>
</div>
<a id="gaf27c26290892ca3dcf9b1bd0b26eae44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf27c26290892ca3dcf9b1bd0b26eae44">&#9670;&nbsp;</a></span>FSP_ERROR_NOT_RETURN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_ERROR_NOT_RETURN_VALUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">err&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function performs the same operation as <a class="el" href="group___b_s_p___m_c_u.html#ga577e9b015e1b0794934fa4f2b229e52f">FSP_ERROR_RETURN</a>, but can be applied to functions that do not return an error code. </p>

</div>
</div>
<a id="gaddc2260c1ce320f3aa1f1cb05b9a5620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddc2260c1ce320f3aa1f1cb05b9a5620">&#9670;&nbsp;</a></span>FSP_CRITICAL_SECTION_ENTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_CRITICAL_SECTION_ENTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro temporarily saves the current interrupt state and disables interrupts. </p>

</div>
</div>
<a id="ga23338e06b1e1537017ef4f3f94cda354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23338e06b1e1537017ef4f3f94cda354">&#9670;&nbsp;</a></span>FSP_CRITICAL_SECTION_EXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_CRITICAL_SECTION_EXIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro restores the previously saved interrupt state, reenabling interrupts. </p>

</div>
</div>
<a id="ga4e36b09bee515ff1b813e7ba0412e60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e36b09bee515ff1b813e7ba0412e60d">&#9670;&nbsp;</a></span>FSP_INVALID_VECTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_INVALID_VECTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Used to signify that the requested IRQ vector is not defined in this system. </p>

</div>
</div>
<a id="ga4f65c534e6da6ae5733380827f882898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f65c534e6da6ae5733380827f882898">&#9670;&nbsp;</a></span>BSP_CFG_HANDLE_UNRECOVERABLE_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_HANDLE_UNRECOVERABLE_ERROR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>In the event of an unrecoverable error the BSP will by default call the __BKPT() intrinsic function which will alert the user of the error. The user can override this default behavior by defining their own BSP_CFG_HANDLE_UNRECOVERABLE_ERROR macro. </p>

</div>
</div>
<a id="ga54d796ca6dc1093e50255954bc4dc7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54d796ca6dc1093e50255954bc4dc7fe">&#9670;&nbsp;</a></span>BSP_SECTION_AARCH64_STACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_SECTION_AARCH64_STACK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Common macro for FSP header files. There is also a corresponding FSP_FOOTER macro at the end of this file. </p>

</div>
</div>
<a id="gadecec24d538312129b60def6152f5992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadecec24d538312129b60def6152f5992">&#9670;&nbsp;</a></span>BSP_STACK_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_STACK_ALIGNMENT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stacks (and heap) must be sized and aligned to an integer multiple of this number. </p>

</div>
</div>
<a id="gaf0a730b79b5bbe76759b6e8efafe2000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0a730b79b5bbe76759b6e8efafe2000">&#9670;&nbsp;</a></span>R_BSP_MODULE_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R_BSP_MODULE_START</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ip, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">channel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cancels the module stop state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ip</td><td>fsp_ip_t enum value for the module to be stopped </td></tr>
    <tr><td class="paramname">channel</td><td>The channel. Use channel 0 for modules without channels. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2edfa2301d2ada75a9418be0e146e2bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2edfa2301d2ada75a9418be0e146e2bb">&#9670;&nbsp;</a></span>R_BSP_MODULE_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R_BSP_MODULE_STOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ip, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">channel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the module stop state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ip</td><td>fsp_ip_t enum value for the module to be stopped </td></tr>
    <tr><td class="paramname">channel</td><td>The channel. Use channel 0 for modules without channels. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga7880302f0edd7cc4290c037809975950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7880302f0edd7cc4290c037809975950">&#9670;&nbsp;</a></span>fsp_ip_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga7880302f0edd7cc4290c037809975950">fsp_ip_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Available modules. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a18855f99b7745b3d21be95266f5f8052"></a>FSP_IP_CGC&#160;</td><td class="fielddoc"><p>Clock Generation Circuit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a26fbcd7c165e0a427a5bc2f53f813e48"></a>FSP_IP_CLMA&#160;</td><td class="fielddoc"><p>Clock Monitor Circuit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950abe1fa349cfc690daebb406395a5a1bfb"></a>FSP_IP_MSTP&#160;</td><td class="fielddoc"><p>Module Stop. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a776cbb7300e003b6d77fa0f080117cbf"></a>FSP_IP_ICU&#160;</td><td class="fielddoc"><p>Interrupt Control Unit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a1e369891a786f9446bfa5dd89179a023"></a>FSP_IP_BSC&#160;</td><td class="fielddoc"><p>Bus State Contoller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a49a9154b9a4c29544daf6b4c1b869ca8"></a>FSP_IP_CKIO&#160;</td><td class="fielddoc"><p>CKIO. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a494addfd4ceb1fabb0bea0893b444641"></a>FSP_IP_DMAC&#160;</td><td class="fielddoc"><p>DMA Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ae8b0fc4e7fbb3105f83a9bc2cbff5a56"></a>FSP_IP_ELC&#160;</td><td class="fielddoc"><p>Event Link Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a3e0b34b1cdf89d1fbaab4e031ee6608b"></a>FSP_IP_IOPORT&#160;</td><td class="fielddoc"><p>I/O Ports. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a7e7705b2505050da600c075db4723581"></a>FSP_IP_MTU3&#160;</td><td class="fielddoc"><p>Multi-Function Timer Pulse Unit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a87ba7ffcaccf1674f5cbcbb0d3bf0249"></a>FSP_IP_POE3&#160;</td><td class="fielddoc"><p>Port Output Enable for MTU3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a83fe18962b058df65adb9ce089719ebb"></a>FSP_IP_GPT&#160;</td><td class="fielddoc"><p>General PWM Timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950acfc9bb8ff007a7b82cf4fd845dfce053"></a>FSP_IP_POEG&#160;</td><td class="fielddoc"><p>Port Output Enable for GPT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a2917a7f54d529aa51f139699e1bfbbbd"></a>FSP_IP_TFU&#160;</td><td class="fielddoc"><p>Arithmetic Unit for Trigonometric Functions. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a1f112cee5803c1f46bab2053c312d8e2"></a>FSP_IP_CMT&#160;</td><td class="fielddoc"><p>Compare Match Timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a41268ed3e6b973a85d0dcabaf5d1abf2"></a>FSP_IP_CMTW&#160;</td><td class="fielddoc"><p>Compare Match Timer W. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a9b738d0f557574bb4d659abc2dc0fbf8"></a>FSP_IP_WDT&#160;</td><td class="fielddoc"><p>Watch Dog Timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ae2e4b37d45024125cbb660f1b3a3090e"></a>FSP_IP_RTC&#160;</td><td class="fielddoc"><p>Real Time Clock. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a0d1f9ce27a8abc9531bff5bf933da09d"></a>FSP_IP_ETHSS&#160;</td><td class="fielddoc"><p>Ethernet Subsystem. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a796ec8c3a2840d483c947c29b279d3a0"></a>FSP_IP_GMAC&#160;</td><td class="fielddoc"><p>Ethernet MAC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a3d3a2432175ea206357abbd7b05e8cf6"></a>FSP_IP_ETHSW&#160;</td><td class="fielddoc"><p>Ethernet Switch. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a3f623f6246e3f563b4912ec56781c910"></a>FSP_IP_ESC&#160;</td><td class="fielddoc"><p>EtherCAT Slave Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a40e3e5c071f08ce93fabf8adad8c548e"></a>FSP_IP_USBHS&#160;</td><td class="fielddoc"><p>USB High Speed. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ad8802ee74d9cafca9a1c4d5faea8e253"></a>FSP_IP_SCI&#160;</td><td class="fielddoc"><p>Serial Communications Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950af8daf7fbd788ebf4434a76fd37ecb2e7"></a>FSP_IP_IIC&#160;</td><td class="fielddoc"><p>I2C Bus Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950aacbead3e070986a6c40c32d2485d5c4e"></a>FSP_IP_CANFD&#160;</td><td class="fielddoc"><p>Controller Area Network with Flexible Data Rate. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a867611239f2fb92f10eaf1df2776b7c9"></a>FSP_IP_SPI&#160;</td><td class="fielddoc"><p>Serial Peripheral Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a8e412d35ce1643636ba6bc355914c5e0"></a>FSP_IP_XSPI&#160;</td><td class="fielddoc"><p>expanded Serial Peripheral Interface </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a66f3b5b31f294d50f964990b205cb92b"></a>FSP_IP_CRC&#160;</td><td class="fielddoc"><p>Cyclic Redundancy Check Calculator. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950af826b8e65b4ffdca850178724687238a"></a>FSP_IP_BSCAN&#160;</td><td class="fielddoc"><p>Boundary Scan. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950af0d4077a9c64aaea29cb5d190400b34a"></a>FSP_IP_DSMIF&#160;</td><td class="fielddoc"><p>Delta Sigma Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a57d880646ff87284483ab360d649a168"></a>FSP_IP_ADC12&#160;</td><td class="fielddoc"><p>12-Bit A/D Converter </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a55e1c8e5259f5bc822c320abb058142b"></a>FSP_IP_TSU&#160;</td><td class="fielddoc"><p>Temperature Sensor. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ace765c4ced06d48a08ee95cd2dd304dd"></a>FSP_IP_DOC&#160;</td><td class="fielddoc"><p>Data Operation Circuit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ab15a811685fca4746d84ca8ad5e13c3d"></a>FSP_IP_SYSRAM&#160;</td><td class="fielddoc"><p>System SRAM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950aad0cf2f06bb44fbf50178dc0d7f51f36"></a>FSP_IP_ENCIF&#160;</td><td class="fielddoc"><p>Encoder Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a31f2ef45840304c8806e6f57afb2e91b"></a>FSP_IP_SHOSTIF&#160;</td><td class="fielddoc"><p>Serial Host Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a9e2334f0df6a80e1642a2d60d27d8825"></a>FSP_IP_AFMT&#160;</td><td class="fielddoc"><p>A-Format. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ab49158475d737c3bfb98a10a8b9bda82"></a>FSP_IP_HDSL&#160;</td><td class="fielddoc"><p>HIPERFACE DSL. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ac2cda9b53d0b2a6f519f6f417d4b38a2"></a>FSP_IP_BISS&#160;</td><td class="fielddoc"><p>BiSS-C. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950aad978d75940b95803a58e92775882603"></a>FSP_IP_ENDAT&#160;</td><td class="fielddoc"><p>EnDat 2.2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a8bc397b50a939a9df55e937734b8e002"></a>FSP_IP_SCIE&#160;</td><td class="fielddoc"><p>Serial Communications Interface for encoder interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a3291ef826d15d3d54656b40804eb392d"></a>FSP_IP_TRACECLOCK&#160;</td><td class="fielddoc"><p>Trace Clock. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950adf0fddf4daf4b360019063e68080a266"></a>FSP_IP_ENCOUT&#160;</td><td class="fielddoc"><p>Encoder Divided-Output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950abdab5c1f5f54c1d91ea6976d33b8be55"></a>FSP_IP_DDRSS&#160;</td><td class="fielddoc"><p>LPDDR4 SDRAM Subsystem. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a262b8cb7bfbecd9ce7220c80b3fb7b3f"></a>FSP_IP_LCDC&#160;</td><td class="fielddoc"><p>LCD Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a015c1bac7558efe3bdbcc7c6247ebd8d"></a>FSP_IP_PCIE&#160;</td><td class="fielddoc"><p>PCI Express 3.0 Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950afd3bcaf69cb14356e5fbcac52a2eb48a"></a>FSP_IP_SDHI&#160;</td><td class="fielddoc"><p>SDMMC Host Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a05f5c55e531069cef7bad0ff9b9c8c27"></a>FSP_IP_CPU1&#160;</td><td class="fielddoc"><p>CPU1 Module Stop. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a52aa3c12d6b922449e8d906dbbe4dca6"></a>FSP_IP_CR52&#160;</td><td class="fielddoc"><p>Cortex-R52 CPUn Module Stop. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950acdade886276a65a3ff02f6f0f687a4df"></a>FSP_IP_CA55&#160;</td><td class="fielddoc"><p>Cortex-A55 CPUn Module Stop. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga0f8db6472715cfd8203eb499b26904e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f8db6472715cfd8203eb499b26904e8">&#9670;&nbsp;</a></span>fsp_signal_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga0f8db6472715cfd8203eb499b26904e8">fsp_signal_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Signals that can be mapped to an interrupt. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad6c4a95b44bc37821e8521707dbfca36"></a>FSP_SIGNAL_INTCPU0&#160;</td><td class="fielddoc"><p>Software interrupt 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a87afc3041cabca8e2ee708f7af711819"></a>FSP_SIGNAL_INTCPU1&#160;</td><td class="fielddoc"><p>Software interrupt 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a10966344145fe9b3eef0a26e5695925b"></a>FSP_SIGNAL_INTCPU2&#160;</td><td class="fielddoc"><p>Software interrupt 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9f708b205f65654c0c77ed3c3fe0e23a"></a>FSP_SIGNAL_INTCPU3&#160;</td><td class="fielddoc"><p>Software interrupt 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a07204ff48138fbb5c44404f7d7638515"></a>FSP_SIGNAL_INTCPU4&#160;</td><td class="fielddoc"><p>Software interrupt 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2c8f64a5ff7ddc69b293b73a69afbcef"></a>FSP_SIGNAL_INTCPU5&#160;</td><td class="fielddoc"><p>Software interrupt 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aadcd8f1da107aa3fac212cd6a92380c8"></a>FSP_SIGNAL_IRQ0&#160;</td><td class="fielddoc"><p>External pin interrupt 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0863e7f28b166a1aa670c81a4fda2e73"></a>FSP_SIGNAL_IRQ1&#160;</td><td class="fielddoc"><p>External pin interrupt 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a27b431f01582b9c0c50197341ad64801"></a>FSP_SIGNAL_IRQ2&#160;</td><td class="fielddoc"><p>External pin interrupt 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2fb193e36656e3835978242591fbd4d9"></a>FSP_SIGNAL_IRQ3&#160;</td><td class="fielddoc"><p>External pin interrupt 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2acbba67c012dea4d3a95277cda3e7ab"></a>FSP_SIGNAL_IRQ4&#160;</td><td class="fielddoc"><p>External pin interrupt 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a039f8fe64a3bf7f3216f0c9d7d70294f"></a>FSP_SIGNAL_IRQ5&#160;</td><td class="fielddoc"><p>External pin interrupt 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab4636875b0e2f408ec1b035985058c32"></a>FSP_SIGNAL_IRQ6&#160;</td><td class="fielddoc"><p>External pin interrupt 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af5b1cbdbbdba94026d01f63d34652158"></a>FSP_SIGNAL_IRQ7&#160;</td><td class="fielddoc"><p>External pin interrupt 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a637f8c7e4771106e21f300364d2c2389"></a>FSP_SIGNAL_IRQ8&#160;</td><td class="fielddoc"><p>External pin interrupt 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a87eb8ba0d9b4a92613a62cd51c477560"></a>FSP_SIGNAL_IRQ9&#160;</td><td class="fielddoc"><p>External pin interrupt 9. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6b5f33a6dca1d9439ac33823f3031b90"></a>FSP_SIGNAL_IRQ10&#160;</td><td class="fielddoc"><p>External pin interrupt 10. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8acecfcacfb630a513aa114529cd722d6b"></a>FSP_SIGNAL_IRQ11&#160;</td><td class="fielddoc"><p>External pin interrupt 11. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4291931a56a3ae6ca4b1da595f983907"></a>FSP_SIGNAL_IRQ12&#160;</td><td class="fielddoc"><p>External pin interrupt 12. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1ce64d81b09c67e9967efd85c8491f69"></a>FSP_SIGNAL_IRQ13&#160;</td><td class="fielddoc"><p>External pin interrupt 13. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9380914ca2c88ede3d89c903b82db636"></a>FSP_SIGNAL_BSC_CMI&#160;</td><td class="fielddoc"><p>Refresh compare match interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a73a8248e069cdedc8d397db37ab5daad"></a>FSP_SIGNAL_DMAC0_INT0&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a34acd821a9237a822e782cf29c4fc64e"></a>FSP_SIGNAL_DMAC0_INT1&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae537baf6ab6faf1c7ec6082f290aaca4"></a>FSP_SIGNAL_DMAC0_INT2&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a115eae599de106c1731a150299f5dc7b"></a>FSP_SIGNAL_DMAC0_INT3&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9ede9b3f0d2d1f9c4f5244873c5ba187"></a>FSP_SIGNAL_DMAC0_INT4&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aea71dba1fd4b8f278dfb7a37479735b2"></a>FSP_SIGNAL_DMAC0_INT5&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab15679159e56cacd000d3238ea7b152d"></a>FSP_SIGNAL_DMAC0_INT6&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4218fc01080ed06e71f9d8b1609504c6"></a>FSP_SIGNAL_DMAC0_INT7&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4582acb5c114d038c67052089a37d14e"></a>FSP_SIGNAL_DMAC0_INT8&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5751486ae7a153a772d15414805e86dd"></a>FSP_SIGNAL_DMAC0_INT9&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 9. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4a8c385ed3786e581ff633f29acf3b2f"></a>FSP_SIGNAL_DMAC0_INT10&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 10. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af9807c8e33b66845222d5c39d439d261"></a>FSP_SIGNAL_DMAC0_INT11&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 11. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2ad13819eb8cdbfc98345114b3835c0e"></a>FSP_SIGNAL_DMAC0_INT12&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 12. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa8ade1002fafda0f19d7b7ea4e5fef42"></a>FSP_SIGNAL_DMAC0_INT13&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 13. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6f648ae61d90fb647d2fcac3fcf2b563"></a>FSP_SIGNAL_DMAC0_INT14&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 14. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a157b20160ddc89c18ba3ffb159ef5b21"></a>FSP_SIGNAL_DMAC0_INT15&#160;</td><td class="fielddoc"><p>DMAC0 transfer completion 15. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1a6fb3a13391f4957fdaec485c6e7263"></a>FSP_SIGNAL_DMAC1_INT0&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a85c0d4a878a7d3b3513ae5e27e93a5ea"></a>FSP_SIGNAL_DMAC1_INT1&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a65f3ee21ba467f9ef02e0187adc46ee2"></a>FSP_SIGNAL_DMAC1_INT2&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5bc4b25c0f3255a88c1ef523c88c65f2"></a>FSP_SIGNAL_DMAC1_INT3&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a65e2b70dbc001416090a1c9ff43e3ec9"></a>FSP_SIGNAL_DMAC1_INT4&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae7544f260ab4de90f5d9491609755ade"></a>FSP_SIGNAL_DMAC1_INT5&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab71ab51ddf03bb306a30fc45809dabd1"></a>FSP_SIGNAL_DMAC1_INT6&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af9cc766d6f5b34370e88f11b69b66cd8"></a>FSP_SIGNAL_DMAC1_INT7&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a47308dd28bda60f5f610bc3ecf98df94"></a>FSP_SIGNAL_DMAC1_INT8&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4d37a1cfbd653d16c2577be625676d1a"></a>FSP_SIGNAL_DMAC1_INT9&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 9. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4875e8f47bccd70ece5e90c835cb3624"></a>FSP_SIGNAL_DMAC1_INT10&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 10. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a45a042e90325072ab4bdede4560f8b46"></a>FSP_SIGNAL_DMAC1_INT11&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 11. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a896f8956924932484794f3ebf1afbe21"></a>FSP_SIGNAL_DMAC1_INT12&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 12. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aae0150a97302b940857aecee42a5eea8"></a>FSP_SIGNAL_DMAC1_INT13&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 13. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad3e453b5cff036f9ad8a71146603a057"></a>FSP_SIGNAL_DMAC1_INT14&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 14. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a201ef91a65ddc947f4dc62d798db6341"></a>FSP_SIGNAL_DMAC1_INT15&#160;</td><td class="fielddoc"><p>DMAC1 transfer completion 15. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8adae8977c0c44cda439c555def322d96c"></a>FSP_SIGNAL_CMT0_CMI&#160;</td><td class="fielddoc"><p>CMT0 Compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a488ae0d7131479babcfc23455dabad2e"></a>FSP_SIGNAL_CMT1_CMI&#160;</td><td class="fielddoc"><p>CMT1 Compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad27a838cb1639a7188381cae1af24930"></a>FSP_SIGNAL_CMT2_CMI&#160;</td><td class="fielddoc"><p>CMT2 Compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a57f1934618881b6e062446c018606cf2"></a>FSP_SIGNAL_CMT3_CMI&#160;</td><td class="fielddoc"><p>CMT3 Compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae9d6712101500691ce209bfcc9fea853"></a>FSP_SIGNAL_CMT4_CMI&#160;</td><td class="fielddoc"><p>CMT4 Compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1aff6121e0dfaa487aa3dbda90e3db45"></a>FSP_SIGNAL_CMT5_CMI&#160;</td><td class="fielddoc"><p>CMT5 Compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8abd633124289992949da99436d63f410b"></a>FSP_SIGNAL_CMTW0_CMWI&#160;</td><td class="fielddoc"><p>CMTW0 Compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9b3cfbba356d597b9ec57acd45f1d38b"></a>FSP_SIGNAL_CMTW0_IC0I&#160;</td><td class="fielddoc"><p>CMTW0 Input capture of register 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a24fa657fdd7edbd5c2557544cd96ec05"></a>FSP_SIGNAL_CMTW0_IC1I&#160;</td><td class="fielddoc"><p>CMTW0 Input capture of register 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5b4e8ca9824a2ed721170c0c10f63e8d"></a>FSP_SIGNAL_CMTW0_OC0I&#160;</td><td class="fielddoc"><p>CMTW0 Output compare of register 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afbd436fe44b41e1483cb272f5e142ded"></a>FSP_SIGNAL_CMTW0_OC1I&#160;</td><td class="fielddoc"><p>CMTW0 Output compare of register 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3daf16ef1245627e55bc098457a2314c"></a>FSP_SIGNAL_CMTW1_CMWI&#160;</td><td class="fielddoc"><p>CMTW1 Compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ace8d9b8620850a6b8dbfe6cfa4aab381"></a>FSP_SIGNAL_CMTW1_IC0I&#160;</td><td class="fielddoc"><p>CMTW1 Input capture of register 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad24aed2c2560e98e9be81d3bf1753ace"></a>FSP_SIGNAL_CMTW1_IC1I&#160;</td><td class="fielddoc"><p>CMTW1 Input capture of register 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae87655a67f889586f867d2ecd97d084a"></a>FSP_SIGNAL_CMTW1_OC0I&#160;</td><td class="fielddoc"><p>CMTW1 Output compare of register 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8253bea39a0e5ac7da00132854e54ded"></a>FSP_SIGNAL_CMTW1_OC1I&#160;</td><td class="fielddoc"><p>CMTW1 Output compare of register 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5762cca704f2d07d74c82d44ae4e3bcb"></a>FSP_SIGNAL_TGIA0&#160;</td><td class="fielddoc"><p>MTU0.TGRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad5003e42eb72d822906ed140f62a05b1"></a>FSP_SIGNAL_TGIB0&#160;</td><td class="fielddoc"><p>MTU0.TGRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a72af2407ef535a2804239c1d5658627c"></a>FSP_SIGNAL_TGIC0&#160;</td><td class="fielddoc"><p>MTU0.TGRC input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad3d68a12b477cc7f7d4985e7b8d6ef60"></a>FSP_SIGNAL_TGID0&#160;</td><td class="fielddoc"><p>MTU0.TGRD input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afe58b84d2191a520d83886dc08490d67"></a>FSP_SIGNAL_TCIV0&#160;</td><td class="fielddoc"><p>MTU0.TCNT overflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a829c2a04c216d97a73e33205fd85213b"></a>FSP_SIGNAL_TGIE0&#160;</td><td class="fielddoc"><p>MTU0.TGRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5d0f0a88fcd245e1ca5449d9f92853e6"></a>FSP_SIGNAL_TGIF0&#160;</td><td class="fielddoc"><p>MTU0.TGRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a934f8a1ffa0a28fac5e891c835eebdad"></a>FSP_SIGNAL_TGIA1&#160;</td><td class="fielddoc"><p>MTU1.TGRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8abee4f1ba73b25ea7e0683197f5dc959d"></a>FSP_SIGNAL_TGIB1&#160;</td><td class="fielddoc"><p>MTU1.TGRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a36562f608d602ee1324be1425fbb966f"></a>FSP_SIGNAL_TCIV1&#160;</td><td class="fielddoc"><p>MTU1.TCNT overflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab68768585d4796ed13b6a0de1a0c0bce"></a>FSP_SIGNAL_TCIU1&#160;</td><td class="fielddoc"><p>MTU1.TCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a99d96aa500a9f4b6d8941bbdbbc65790"></a>FSP_SIGNAL_TGIA2&#160;</td><td class="fielddoc"><p>MTU2.TGRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9e374f53c875251925b36863b42a0ac0"></a>FSP_SIGNAL_TGIB2&#160;</td><td class="fielddoc"><p>MTU2.TGRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6878ef599abadad7a586a9a005f21a57"></a>FSP_SIGNAL_TCIV2&#160;</td><td class="fielddoc"><p>MTU2.TCNT overflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1c78d6ecdfc566d33c564bae073072c7"></a>FSP_SIGNAL_TCIU2&#160;</td><td class="fielddoc"><p>MTU2.TCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa484b67cf01152973585bb754f45e9c7"></a>FSP_SIGNAL_TGIA3&#160;</td><td class="fielddoc"><p>MTU3.TGRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a930b7775e4bf57ccd5a7dedf5b1c6e8f"></a>FSP_SIGNAL_TGIB3&#160;</td><td class="fielddoc"><p>MTU3.TGRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a03be537e79ac98d83b4ea24668eae6dd"></a>FSP_SIGNAL_TGIC3&#160;</td><td class="fielddoc"><p>MTU3.TGRC input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa877206736130c1bd1c71d38dbb4d537"></a>FSP_SIGNAL_TGID3&#160;</td><td class="fielddoc"><p>MTU3.TGRD input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a05debb45bcb9ef0c6c5ea081806be58d"></a>FSP_SIGNAL_TCIV3&#160;</td><td class="fielddoc"><p>MTU3.TCNT overflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2709dde049450132598d7bbf4ae92066"></a>FSP_SIGNAL_TGIA4&#160;</td><td class="fielddoc"><p>MTU4.TGRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a11c1c514c0f3b119e1d6a4b168a73a6c"></a>FSP_SIGNAL_TGIB4&#160;</td><td class="fielddoc"><p>MTU4.TGRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4f7559516076b51fda051973a83008f2"></a>FSP_SIGNAL_TGIC4&#160;</td><td class="fielddoc"><p>MTU4.TGRC input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a940add7869fb5d2165bff65e0e878f9b"></a>FSP_SIGNAL_TGID4&#160;</td><td class="fielddoc"><p>MTU4.TGRD input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a05bca65be1d8c197c01596e910afb787"></a>FSP_SIGNAL_TCIV4&#160;</td><td class="fielddoc"><p>MTU4.TCNT overflow/underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a68fe3b4edad5360140662d1b56cc2c0f"></a>FSP_SIGNAL_TGIU5&#160;</td><td class="fielddoc"><p>MTU5.TGRU input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a214e357c896266dac0eb414bb9136ddf"></a>FSP_SIGNAL_TGIV5&#160;</td><td class="fielddoc"><p>MTU5.TGRV input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8abbc5d07403eebe391f6e28b18cdac9f7"></a>FSP_SIGNAL_TGIW5&#160;</td><td class="fielddoc"><p>MTU5.TGRW input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a15e956beadc620817e00654505a026df"></a>FSP_SIGNAL_TGIA6&#160;</td><td class="fielddoc"><p>MTU6.TGRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a596ce3add0c945256afe3608c9ffceb2"></a>FSP_SIGNAL_TGIB6&#160;</td><td class="fielddoc"><p>MTU6.TGRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab7e89d458e7710cbfe6839a4a4d54f15"></a>FSP_SIGNAL_TGIC6&#160;</td><td class="fielddoc"><p>MTU6.TGRC input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7a30fe4710de01c17cb5f9e833c06422"></a>FSP_SIGNAL_TGID6&#160;</td><td class="fielddoc"><p>MTU6.TGRD input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9d08500edba6f7beb8f00c9800655962"></a>FSP_SIGNAL_TCIV6&#160;</td><td class="fielddoc"><p>MTU6.TCNT overflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a633be7ca7ff5222e645aec33ee22d0c0"></a>FSP_SIGNAL_TGIA7&#160;</td><td class="fielddoc"><p>MTU7.TGRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9365c58e916274aca9420400ea41a36c"></a>FSP_SIGNAL_TGIB7&#160;</td><td class="fielddoc"><p>MTU7.TGRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa29abbc2c116150d920ee2bc6620c794"></a>FSP_SIGNAL_TGIC7&#160;</td><td class="fielddoc"><p>MTU7.TGRC input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af8b8164a719d6b2d0ec5f482dcb70481"></a>FSP_SIGNAL_TGID7&#160;</td><td class="fielddoc"><p>MTU7.TGRD input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8add7c0e6465289004da302fd9fef9560b"></a>FSP_SIGNAL_TCIV7&#160;</td><td class="fielddoc"><p>MTU7.TCNT overflow/underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7df5d6ed03e7766be1a0274ef177ca8c"></a>FSP_SIGNAL_TGIA8&#160;</td><td class="fielddoc"><p>MTU8.TGRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a909eddb32650ed691b76e44c78082484"></a>FSP_SIGNAL_TGIB8&#160;</td><td class="fielddoc"><p>MTU8.TGRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae520945ae969ca28860063b1bab6148c"></a>FSP_SIGNAL_TGIC8&#160;</td><td class="fielddoc"><p>MTU8.TGRC input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aabe54983d44583a5992e4523f7c46b40"></a>FSP_SIGNAL_TGID8&#160;</td><td class="fielddoc"><p>MTU8.TGRD input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8acab4815b2d0851f02d0e1b5d43835c13"></a>FSP_SIGNAL_TCIV8&#160;</td><td class="fielddoc"><p>MTU8.TCNT overflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1a332ab02df0400b2a77884f3bf47b82"></a>FSP_SIGNAL_OEI1&#160;</td><td class="fielddoc"><p>Output enable interrupt 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a38cc76aa51113cfb5f6403a8e9c6e0a7"></a>FSP_SIGNAL_OEI2&#160;</td><td class="fielddoc"><p>Output enable interrupt 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ada8c6ccb23753fb99791f075addb7c80"></a>FSP_SIGNAL_OEI3&#160;</td><td class="fielddoc"><p>Output enable interrupt 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a46d4aaf032fab7af11c1103172301709"></a>FSP_SIGNAL_OEI4&#160;</td><td class="fielddoc"><p>Output enable interrupt 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3da88e3df46ec1b16437d6ad884cb3dd"></a>FSP_SIGNAL_GPT0_CCMPA&#160;</td><td class="fielddoc"><p>GPT0 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a76f3d9dfa08cb091456960e17bf2e73a"></a>FSP_SIGNAL_GPT0_CCMPB&#160;</td><td class="fielddoc"><p>GPT0 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab2218ac4d6eb30c699a4c3b19a61a6b2"></a>FSP_SIGNAL_GPT0_CMPC&#160;</td><td class="fielddoc"><p>GPT0 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a63a3596f49032096d3716976a93b4a19"></a>FSP_SIGNAL_GPT0_CMPD&#160;</td><td class="fielddoc"><p>GPT0 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3b1b855453d57e914ae8c4d78e9dad6e"></a>FSP_SIGNAL_GPT0_CMPE&#160;</td><td class="fielddoc"><p>GPT0 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aae811c110107d2124c3ca53bd19bb918"></a>FSP_SIGNAL_GPT0_CMPF&#160;</td><td class="fielddoc"><p>GPT0 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1e1bb925ddd9138bbebe3d4200315b60"></a>FSP_SIGNAL_GPT0_OVF&#160;</td><td class="fielddoc"><p>GPT0 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8acdd43f5ca9ca9bbfff75d51d470fef9f"></a>FSP_SIGNAL_GPT0_UDF&#160;</td><td class="fielddoc"><p>GPT0 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af335e94cacb6993694dcfd2f46d50921"></a>FSP_SIGNAL_GPT0_DTE&#160;</td><td class="fielddoc"><p>GPT0 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a275702c177363b3c8246d2b86340a02b"></a>FSP_SIGNAL_GPT1_CCMPA&#160;</td><td class="fielddoc"><p>GPT1 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a455533b27260d4682dc75cd34d38b25d"></a>FSP_SIGNAL_GPT1_CCMPB&#160;</td><td class="fielddoc"><p>GPT1 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab421e71b16f99618056df553df97f2f4"></a>FSP_SIGNAL_GPT1_CMPC&#160;</td><td class="fielddoc"><p>GPT1 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a55e40ee5a5ff2f64a8f281a4fa56f8d6"></a>FSP_SIGNAL_GPT1_CMPD&#160;</td><td class="fielddoc"><p>GPT1 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a537706c867fef0c6c06ddb4a212813ee"></a>FSP_SIGNAL_GPT1_CMPE&#160;</td><td class="fielddoc"><p>GPT1 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afca7f5cd4fbd47c8ef5003092076767e"></a>FSP_SIGNAL_GPT1_CMPF&#160;</td><td class="fielddoc"><p>GPT1 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a74aeb023e6c8dfdcc74c74360aeda3a8"></a>FSP_SIGNAL_GPT1_OVF&#160;</td><td class="fielddoc"><p>GPT1 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5f4846b267c06931e0b1397fe2a5396c"></a>FSP_SIGNAL_GPT1_UDF&#160;</td><td class="fielddoc"><p>GPT1 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9acb66441f45abec72cb2fc04dc608c1"></a>FSP_SIGNAL_GPT1_DTE&#160;</td><td class="fielddoc"><p>GPT1 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a44a0fe8ccde0648ca267e450cf777d71"></a>FSP_SIGNAL_GPT2_CCMPA&#160;</td><td class="fielddoc"><p>GPT2 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa39ac50f0c0021d91c1145ef52b314aa"></a>FSP_SIGNAL_GPT2_CCMPB&#160;</td><td class="fielddoc"><p>GPT2 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aab07334a536911148becf416a3dd741d"></a>FSP_SIGNAL_GPT2_CMPC&#160;</td><td class="fielddoc"><p>GPT2 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a433a06a79b8cc57ef33e2a6d23fdd145"></a>FSP_SIGNAL_GPT2_CMPD&#160;</td><td class="fielddoc"><p>GPT2 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af680e421454e9db8debe1735c3206667"></a>FSP_SIGNAL_GPT2_CMPE&#160;</td><td class="fielddoc"><p>GPT2 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a436238728735ea3457132656c45f8607"></a>FSP_SIGNAL_GPT2_CMPF&#160;</td><td class="fielddoc"><p>GPT2 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afc6d3e03d6ee365400d28dcd96278840"></a>FSP_SIGNAL_GPT2_OVF&#160;</td><td class="fielddoc"><p>GPT2 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a50676fec78f075603269a473f2c1a3a2"></a>FSP_SIGNAL_GPT2_UDF&#160;</td><td class="fielddoc"><p>GPT2 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a42ed60e91e8e09972657166733d75505"></a>FSP_SIGNAL_GPT2_DTE&#160;</td><td class="fielddoc"><p>GPT2 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a75a9480af610aa9635804fc3a0e0306c"></a>FSP_SIGNAL_GPT3_CCMPA&#160;</td><td class="fielddoc"><p>GPT3 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a69f3837cc003bf17af86fca81fa4fc1e"></a>FSP_SIGNAL_GPT3_CCMPB&#160;</td><td class="fielddoc"><p>GPT3 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a55c491e21cfdc98662c4db5248d1674e"></a>FSP_SIGNAL_GPT3_CMPC&#160;</td><td class="fielddoc"><p>GPT3 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a98a65d1c86edd27758f035737f79e71c"></a>FSP_SIGNAL_GPT3_CMPD&#160;</td><td class="fielddoc"><p>GPT3 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a37d74a4924e0704f8dfe8fba02aa53ec"></a>FSP_SIGNAL_GPT3_CMPE&#160;</td><td class="fielddoc"><p>GPT3 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8accd90fa4ab35d2f4fcc5fe6c8ed2ea1d"></a>FSP_SIGNAL_GPT3_CMPF&#160;</td><td class="fielddoc"><p>GPT3 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a712a08bc95d268948acb56df1853b428"></a>FSP_SIGNAL_GPT3_OVF&#160;</td><td class="fielddoc"><p>GPT3 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aaf125f1a29e610e3287ac302a07ef368"></a>FSP_SIGNAL_GPT3_UDF&#160;</td><td class="fielddoc"><p>GPT3 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afcd5a02402a920fc7d6d951e280d8c02"></a>FSP_SIGNAL_GPT3_DTE&#160;</td><td class="fielddoc"><p>GPT3 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8adac5ab327ae911f25d7b48560450992c"></a>FSP_SIGNAL_GPT4_CCMPA&#160;</td><td class="fielddoc"><p>GPT4 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa8da77adf195a0f58e06dea7b212f13e"></a>FSP_SIGNAL_GPT4_CCMPB&#160;</td><td class="fielddoc"><p>GPT4 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3632c8611e16a5735250494e7028e75d"></a>FSP_SIGNAL_GPT4_CMPC&#160;</td><td class="fielddoc"><p>GPT4 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8110c1f9c6e8ffdb84bf44d0d9ac6421"></a>FSP_SIGNAL_GPT4_CMPD&#160;</td><td class="fielddoc"><p>GPT4 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aeaf9af0113c389539c2310ca5fe6b30c"></a>FSP_SIGNAL_GPT4_CMPE&#160;</td><td class="fielddoc"><p>GPT4 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4a59e207ed485abf2844b3daac475e20"></a>FSP_SIGNAL_GPT4_CMPF&#160;</td><td class="fielddoc"><p>GPT4 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6b05451c935b6d3478ef40ce1d0a5d0d"></a>FSP_SIGNAL_GPT4_OVF&#160;</td><td class="fielddoc"><p>GPT4 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a588b24eb6a32adc1f0834551313fab17"></a>FSP_SIGNAL_GPT4_UDF&#160;</td><td class="fielddoc"><p>GPT4 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a22f86676f66a0a63cae5ac236f91ec01"></a>FSP_SIGNAL_GPT4_DTE&#160;</td><td class="fielddoc"><p>GPT4 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4cc4288cabf4378a4e37ccf17707ff22"></a>FSP_SIGNAL_GPT5_CCMPA&#160;</td><td class="fielddoc"><p>GPT5 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa46da739b7d58d3e43eb3665729e0d10"></a>FSP_SIGNAL_GPT5_CCMPB&#160;</td><td class="fielddoc"><p>GPT5 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a71423ba053a3ff0da573a4bc2aaa1f0a"></a>FSP_SIGNAL_GPT5_CMPC&#160;</td><td class="fielddoc"><p>GPT5 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a71f39eacaa96ab4f8e24617769dcbef3"></a>FSP_SIGNAL_GPT5_CMPD&#160;</td><td class="fielddoc"><p>GPT5 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af0ac59eb9bb607492a735743d80c6d7f"></a>FSP_SIGNAL_GPT5_CMPE&#160;</td><td class="fielddoc"><p>GPT5 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a60a8f33c40b72d7b2f96a1692f343d48"></a>FSP_SIGNAL_GPT5_CMPF&#160;</td><td class="fielddoc"><p>GPT5 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a35c62aeba1140850db794518611e4c76"></a>FSP_SIGNAL_GPT5_OVF&#160;</td><td class="fielddoc"><p>GPT5 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad0fe6f6f87b9cff7bb11f44b4293ab73"></a>FSP_SIGNAL_GPT5_UDF&#160;</td><td class="fielddoc"><p>GPT5 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5b166e952640fe6b17cf108980e91d87"></a>FSP_SIGNAL_GPT5_DTE&#160;</td><td class="fielddoc"><p>GPT5 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a74c504bdc6df2baa20fe4130064a3ecf"></a>FSP_SIGNAL_GPT6_CCMPA&#160;</td><td class="fielddoc"><p>GPT6 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae838aa1f25a1c46faa95a2d2d596ea4b"></a>FSP_SIGNAL_GPT6_CCMPB&#160;</td><td class="fielddoc"><p>GPT6 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a934b93ce05833f19909204280ed95d5e"></a>FSP_SIGNAL_GPT6_CMPC&#160;</td><td class="fielddoc"><p>GPT6 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a90a21500f35f116e5042d7b2baf14044"></a>FSP_SIGNAL_GPT6_CMPD&#160;</td><td class="fielddoc"><p>GPT6 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac2b00cf316709839a79b2fa9d46437de"></a>FSP_SIGNAL_GPT6_CMPE&#160;</td><td class="fielddoc"><p>GPT6 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af92ae30cc4669f8bf30021432f3b7ec8"></a>FSP_SIGNAL_GPT6_CMPF&#160;</td><td class="fielddoc"><p>GPT6 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8733723be2c2f23364973679c13c1af7"></a>FSP_SIGNAL_GPT6_OVF&#160;</td><td class="fielddoc"><p>GPT6 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4d4b9e21838237828ca4a77dcb402675"></a>FSP_SIGNAL_GPT6_UDF&#160;</td><td class="fielddoc"><p>GPT6 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5d9c250d8460f0b869e3d216cb389ff6"></a>FSP_SIGNAL_GPT6_DTE&#160;</td><td class="fielddoc"><p>GPT6 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8057250c60bd360523533f42cbda1a38"></a>FSP_SIGNAL_GPT7_CCMPA&#160;</td><td class="fielddoc"><p>GPT7 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac7de4373bb05ad309accfa20961c2a9b"></a>FSP_SIGNAL_GPT7_CCMPB&#160;</td><td class="fielddoc"><p>GPT7 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8836a6c20367693e30a1b6a2643b89e1"></a>FSP_SIGNAL_GPT7_CMPC&#160;</td><td class="fielddoc"><p>GPT7 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5d46e77e2752a5fc7c8c38ee89c8fa77"></a>FSP_SIGNAL_GPT7_CMPD&#160;</td><td class="fielddoc"><p>GPT7 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3dccd2ee306160e914737769058b1a68"></a>FSP_SIGNAL_GPT7_CMPE&#160;</td><td class="fielddoc"><p>GPT7 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8abdf5636f8d8b4567ea1daead5cd6848f"></a>FSP_SIGNAL_GPT7_CMPF&#160;</td><td class="fielddoc"><p>GPT7 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aca45a87f271cd3e953fd20069171dac3"></a>FSP_SIGNAL_GPT7_OVF&#160;</td><td class="fielddoc"><p>GPT7 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae47ccba40a622df23d65dee663d3b975"></a>FSP_SIGNAL_GPT7_UDF&#160;</td><td class="fielddoc"><p>GPT7 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9896b6dab49022efa3353c42641a8cbd"></a>FSP_SIGNAL_GPT7_DTE&#160;</td><td class="fielddoc"><p>GPT7 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac169386d6ada9ccb173bc8bcc3e745d0"></a>FSP_SIGNAL_GPT8_CCMPA&#160;</td><td class="fielddoc"><p>GPT8 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afb517f287e8c0219e8922553e4a432bf"></a>FSP_SIGNAL_GPT8_CCMPB&#160;</td><td class="fielddoc"><p>GPT8 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a276cd88f6f39a2e6a1455a4340883de4"></a>FSP_SIGNAL_GPT8_CMPC&#160;</td><td class="fielddoc"><p>GPT8 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a07a4f92f87ad4e08ba491ea7b8b9db33"></a>FSP_SIGNAL_GPT8_CMPD&#160;</td><td class="fielddoc"><p>GPT8 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a550ff5c1e3253f21e72ad53830f71608"></a>FSP_SIGNAL_GPT8_CMPE&#160;</td><td class="fielddoc"><p>GPT8 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac9f65ee8034ac868a331d3f6ec359617"></a>FSP_SIGNAL_GPT8_CMPF&#160;</td><td class="fielddoc"><p>GPT8 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ace135983ff5f5fe3e035873be6ca7208"></a>FSP_SIGNAL_GPT8_OVF&#160;</td><td class="fielddoc"><p>GPT8 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4087bef542ac3a582385c5a4a88fe785"></a>FSP_SIGNAL_GPT8_UDF&#160;</td><td class="fielddoc"><p>GPT8 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a71632ff5ae5888d5dabb5125f46d5a5d"></a>FSP_SIGNAL_GPT8_DTE&#160;</td><td class="fielddoc"><p>GPT8 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9b29d417feb8b036722b14558ff3546f"></a>FSP_SIGNAL_GPT9_CCMPA&#160;</td><td class="fielddoc"><p>GPT9 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa5f3fa058996e8da8a5ed226a94836f5"></a>FSP_SIGNAL_GPT9_CCMPB&#160;</td><td class="fielddoc"><p>GPT9 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0a873d0c55aa8f869ef79721a21e87c3"></a>FSP_SIGNAL_GPT9_CMPC&#160;</td><td class="fielddoc"><p>GPT9 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae5ea4aa595490bc9f74f5e800bc41a43"></a>FSP_SIGNAL_GPT9_CMPD&#160;</td><td class="fielddoc"><p>GPT9 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3a7474d9fb99dd564f4a410b9e17bb04"></a>FSP_SIGNAL_GPT9_CMPE&#160;</td><td class="fielddoc"><p>GPT9 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a28155a3874cc0fc4c192c5409fd01038"></a>FSP_SIGNAL_GPT9_CMPF&#160;</td><td class="fielddoc"><p>GPT9 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a63b192363a40184aecea584587f258bf"></a>FSP_SIGNAL_GPT9_OVF&#160;</td><td class="fielddoc"><p>GPT9 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0ba87679c7d1187cd50ca4f4f65c231c"></a>FSP_SIGNAL_GPT9_UDF&#160;</td><td class="fielddoc"><p>GPT9 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6418cc97218065151cbb75784d785e09"></a>FSP_SIGNAL_GPT9_DTE&#160;</td><td class="fielddoc"><p>GPT9 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7a8d709fe901e89bd51536fab34ed565"></a>FSP_SIGNAL_GPT10_CCMPA&#160;</td><td class="fielddoc"><p>GPT10 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1bb8326111eaa399fc29398ba8906391"></a>FSP_SIGNAL_GPT10_CCMPB&#160;</td><td class="fielddoc"><p>GPT10 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a060eb5061969e71be09e87058410097e"></a>FSP_SIGNAL_GPT10_CMPC&#160;</td><td class="fielddoc"><p>GPT10 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a86f3b208a10f400074be651c571ca153"></a>FSP_SIGNAL_GPT10_CMPD&#160;</td><td class="fielddoc"><p>GPT10 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8acb7f638aabb245a3488c080304ee112c"></a>FSP_SIGNAL_GPT10_CMPE&#160;</td><td class="fielddoc"><p>GPT10 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af78bc2a2bee22ab34979af61f3344b79"></a>FSP_SIGNAL_GPT10_CMPF&#160;</td><td class="fielddoc"><p>GPT10 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a548ff12981057ae643e4956156278d79"></a>FSP_SIGNAL_GPT10_OVF&#160;</td><td class="fielddoc"><p>GPT10 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0df24783178a4786c796237f277c441d"></a>FSP_SIGNAL_GPT10_UDF&#160;</td><td class="fielddoc"><p>GPT10 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af24e6eb0f24f17d32f2c569298a9d7fa"></a>FSP_SIGNAL_GPT10_DTE&#160;</td><td class="fielddoc"><p>GPT10 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8acc2fc766f11444fc327d1c4e03561713"></a>FSP_SIGNAL_GPT11_CCMPA&#160;</td><td class="fielddoc"><p>GPT11 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae829787b93273f0652bf5364e153710a"></a>FSP_SIGNAL_GPT11_CCMPB&#160;</td><td class="fielddoc"><p>GPT11 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab28c759b119ccb3911ec01ab131711ce"></a>FSP_SIGNAL_GPT11_CMPC&#160;</td><td class="fielddoc"><p>GPT11 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9d2e7afd6ca969abea9da679f6c014b1"></a>FSP_SIGNAL_GPT11_CMPD&#160;</td><td class="fielddoc"><p>GPT11 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a982f90910772d5d7a4fa1adf27a6106e"></a>FSP_SIGNAL_GPT11_CMPE&#160;</td><td class="fielddoc"><p>GPT11 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a41c51c48ab296c02d1dd25e9f16eeea2"></a>FSP_SIGNAL_GPT11_CMPF&#160;</td><td class="fielddoc"><p>GPT11 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab227ef9f82417878f67af902df46ede4"></a>FSP_SIGNAL_GPT11_OVF&#160;</td><td class="fielddoc"><p>GPT11 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad0f7295cfdd9b422b42ae7a2771beb32"></a>FSP_SIGNAL_GPT11_UDF&#160;</td><td class="fielddoc"><p>GPT11 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4e10e487357c67ed1dd9ead6208e6a7a"></a>FSP_SIGNAL_GPT11_DTE&#160;</td><td class="fielddoc"><p>GPT11 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac7a84636dc47b23628ede7d2ab413cd9"></a>FSP_SIGNAL_GPT12_CCMPA&#160;</td><td class="fielddoc"><p>GPT12 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8443c209e2751d563ecb4301ad3192c0"></a>FSP_SIGNAL_GPT12_CCMPB&#160;</td><td class="fielddoc"><p>GPT12 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a91783e2484f122b99648473e0693617d"></a>FSP_SIGNAL_GPT12_CMPC&#160;</td><td class="fielddoc"><p>GPT12 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a003799739c4a37246e0a6b63c625ae4b"></a>FSP_SIGNAL_GPT12_CMPD&#160;</td><td class="fielddoc"><p>GPT12 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a086a6adda291b96665cc03381295bb14"></a>FSP_SIGNAL_GPT12_CMPE&#160;</td><td class="fielddoc"><p>GPT12 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8abc531b25fba0428b96dbc4650446677a"></a>FSP_SIGNAL_GPT12_CMPF&#160;</td><td class="fielddoc"><p>GPT12 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a98cab77364c59e51fa2a2709e3ca7381"></a>FSP_SIGNAL_GPT12_OVF&#160;</td><td class="fielddoc"><p>GPT12 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1cb8a50333247b90f96c81a381bc80c4"></a>FSP_SIGNAL_GPT12_UDF&#160;</td><td class="fielddoc"><p>GPT12 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9125abf400e8ed652b85305ccb174a32"></a>FSP_SIGNAL_GPT12_DTE&#160;</td><td class="fielddoc"><p>GPT12 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab877e9cd7b966c030719e6514e1784e6"></a>FSP_SIGNAL_GPT13_CCMPA&#160;</td><td class="fielddoc"><p>GPT13 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afdcb47fa3d9961461b7e44d700b1f20a"></a>FSP_SIGNAL_GPT13_CCMPB&#160;</td><td class="fielddoc"><p>GPT13 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5258478930255d4532ce4b074fe2d809"></a>FSP_SIGNAL_GPT13_CMPC&#160;</td><td class="fielddoc"><p>GPT13 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af7b973416ae3595756b7274b99ddeb60"></a>FSP_SIGNAL_GPT13_CMPD&#160;</td><td class="fielddoc"><p>GPT13 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3cf30f747d7f177fb82aa28a8a72f6f6"></a>FSP_SIGNAL_GPT13_CMPE&#160;</td><td class="fielddoc"><p>GPT13 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8affca629bcd6d886a2f04b2edf4dd1f57"></a>FSP_SIGNAL_GPT13_CMPF&#160;</td><td class="fielddoc"><p>GPT13 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9a1123c17abf7e5bbcc42c8b44f08551"></a>FSP_SIGNAL_GPT13_OVF&#160;</td><td class="fielddoc"><p>GPT13 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1058723ce80540d1ab97e66fe5978cf5"></a>FSP_SIGNAL_GPT13_UDF&#160;</td><td class="fielddoc"><p>GPT13 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af2366ee0e7a22e1777f44e5b8548c39a"></a>FSP_SIGNAL_GPT13_DTE&#160;</td><td class="fielddoc"><p>GPT13 Dead time error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2db6dd49acdefd5bf54e28d2b7bf23a3"></a>FSP_SIGNAL_POEG0_GROUP0&#160;</td><td class="fielddoc"><p>POEG group A interrupt for channels in LLPP. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1ec0849ba8444917f7ea731e1ddb5a06"></a>FSP_SIGNAL_POEG0_GROUP1&#160;</td><td class="fielddoc"><p>POEG group B interrupt for channels in LLPP. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4b0e4c984a95f018ddbb94797a87b0c0"></a>FSP_SIGNAL_POEG0_GROUP2&#160;</td><td class="fielddoc"><p>POEG group C interrupt for channels in LLPP. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa1549d3a1af9faa438f303616dd44e20"></a>FSP_SIGNAL_POEG0_GROUP3&#160;</td><td class="fielddoc"><p>POEG group D interrupt for channels in LLPP. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2f57e8e5b9524eebfe034d2c8c28124e"></a>FSP_SIGNAL_POEG1_GROUP0&#160;</td><td class="fielddoc"><p>POEG group A interrupt for channels in NONSAFETY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae7ee6977224de4f068b6e2f6057213e1"></a>FSP_SIGNAL_POEG1_GROUP1&#160;</td><td class="fielddoc"><p>POEG group B interrupt for channels in NONSAFETY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a718901a4b1398a88803ff3dae5b387d4"></a>FSP_SIGNAL_POEG1_GROUP2&#160;</td><td class="fielddoc"><p>POEG group C interrupt for channels in NONSAFETY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a127206ec74fa581580f7b55b9a64bae4"></a>FSP_SIGNAL_POEG1_GROUP3&#160;</td><td class="fielddoc"><p>POEG group D interrupt for channels in NONSAFETY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8a2828709a16e9b1c2892ee774e87e22"></a>FSP_SIGNAL_GMAC_LPI&#160;</td><td class="fielddoc"><p>GMAC1 energy efficient. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a413944e6b0ea3acc5c44c0f0d8c26f7c"></a>FSP_SIGNAL_GMAC_PMT&#160;</td><td class="fielddoc"><p>GMAC1 power management. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a94140eb46507c0e7449831347bd74bf3"></a>FSP_SIGNAL_GMAC_SBD&#160;</td><td class="fielddoc"><p>GMAC1 general interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0dc40cecd064a52560c06e71210cdc96"></a>FSP_SIGNAL_ETHSW_INTR&#160;</td><td class="fielddoc"><p>Ethernet Switch interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4314aa63f685f1843981e66b0a48a516"></a>FSP_SIGNAL_ETHSW_DLR&#160;</td><td class="fielddoc"><p>Ethernet Switch DLR interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aaeeb91fd6b8ad6f197a941c4190605fb"></a>FSP_SIGNAL_ETHSW_PRP&#160;</td><td class="fielddoc"><p>Ethernet Switch PRP interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5087a50bf276d3bd488d3fec8a87d4b4"></a>FSP_SIGNAL_ETHSW_IHUB&#160;</td><td class="fielddoc"><p>Ethernet Switch Integrated Hub interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6802a811c44281ee6c7143fbad700873"></a>FSP_SIGNAL_ETHSW_PTRN0&#160;</td><td class="fielddoc"><p>Ethernet Switch RX Pattern Matcher interrupt 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0cf011f5be51842b4262b23e60221335"></a>FSP_SIGNAL_ETHSW_PTRN1&#160;</td><td class="fielddoc"><p>Ethernet Switch RX Pattern Matcher interrupt 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a89e870cdf745f2b2d142cbf425f74aa2"></a>FSP_SIGNAL_ETHSW_PTRN2&#160;</td><td class="fielddoc"><p>Ethernet Switch RX Pattern Matcher interrupt 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa014d125e7a5d75e1dde4c018de0d256"></a>FSP_SIGNAL_ETHSW_PTRN3&#160;</td><td class="fielddoc"><p>Ethernet Switch RX Pattern Matcher interrupt 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a48356752e0253725d52425d7e2b341e4"></a>FSP_SIGNAL_ETHSW_PTRN4&#160;</td><td class="fielddoc"><p>Ethernet Switch RX Pattern Matcher interrupt 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a114a471396ed10cd25d4487ff5c80e56"></a>FSP_SIGNAL_ETHSW_PTRN5&#160;</td><td class="fielddoc"><p>Ethernet Switch RX Pattern Matcher interrupt 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac6d6966a4b5ff30d96e4df986ccc57ab"></a>FSP_SIGNAL_ETHSW_PTRN6&#160;</td><td class="fielddoc"><p>Ethernet Switch RX Pattern Matcher interrupt 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a167c9cc52758be880a7ce448f1164f21"></a>FSP_SIGNAL_ETHSW_PTRN7&#160;</td><td class="fielddoc"><p>Ethernet Switch RX Pattern Matcher interrupt 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6dba4da2ada6ee1b0fdc4c04d1a0a12e"></a>FSP_SIGNAL_ETHSW_PTRN8&#160;</td><td class="fielddoc"><p>Ethernet Switch RX Pattern Matcher interrupt 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a14ea619f4dcb4a7bc3a9e7560000abdf"></a>FSP_SIGNAL_ETHSW_PTRN9&#160;</td><td class="fielddoc"><p>Ethernet Switch RX Pattern Matcher interrupt 9. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9e20a646ea86bd64e82bbe01ff14c3b0"></a>FSP_SIGNAL_ETHSW_PTRN10&#160;</td><td class="fielddoc"><p>Ethernet Switch RX Pattern Matcher interrupt 10. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9fe6b778592f63d25a302e84556c157d"></a>FSP_SIGNAL_ETHSW_PTRN11&#160;</td><td class="fielddoc"><p>Ethernet Switch RX Pattern Matcher interrupt 11. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a11b2bac7bf5d58fb309c6683ed62c416"></a>FSP_SIGNAL_ETHSW_PTPOUT0&#160;</td><td class="fielddoc"><p>Ethernet switch timer pulse output 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa1db60ce660e02805ef2fb34e9c8dc1b"></a>FSP_SIGNAL_ETHSW_PTPOUT1&#160;</td><td class="fielddoc"><p>Ethernet switch timer pulse output 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5794ceda4304edc9d7eb51a055d6d8d1"></a>FSP_SIGNAL_ETHSW_PTPOUT2&#160;</td><td class="fielddoc"><p>Ethernet switch timer pulse output 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af51c02de14ea7c03ffe4ab06e691e65f"></a>FSP_SIGNAL_ETHSW_PTPOUT3&#160;</td><td class="fielddoc"><p>Ethernet switch timer pulse output 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a440f94021dc4de978bb964f0a12a3bd6"></a>FSP_SIGNAL_ETHSW_TDMAOUT0&#160;</td><td class="fielddoc"><p>Ethernet Switch TDMA timer output 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9b314e8077ef3fad4b89202948b6a03b"></a>FSP_SIGNAL_ETHSW_TDMAOUT1&#160;</td><td class="fielddoc"><p>Ethernet Switch TDMA timer output 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a71ab57e68239a18f8684212dca43a144"></a>FSP_SIGNAL_ETHSW_TDMAOUT2&#160;</td><td class="fielddoc"><p>Ethernet Switch TDMA timer output 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a757f1f493b2fae170e43f97951413415"></a>FSP_SIGNAL_ETHSW_TDMAOUT3&#160;</td><td class="fielddoc"><p>Ethernet Switch TDMA timer output 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a27fb2086f9e213f7b8e2d3506d5e6cff"></a>FSP_SIGNAL_ESC_SYNC0&#160;</td><td class="fielddoc"><p>EtherCAT Sync0 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8addc36f186ca285259c6b072aa0814b9e"></a>FSP_SIGNAL_ESC_SYNC1&#160;</td><td class="fielddoc"><p>EtherCAT Sync1 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6dfb8c700d1563ef3f80c9231c456bbf"></a>FSP_SIGNAL_ESC_CAT&#160;</td><td class="fielddoc"><p>EtherCAT interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8bd20a56d982662d88022061acbf5e7d"></a>FSP_SIGNAL_ESC_SOF&#160;</td><td class="fielddoc"><p>EtherCAT SOF interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a64a0d04451a2c825ebad7071607c862b"></a>FSP_SIGNAL_ESC_EOF&#160;</td><td class="fielddoc"><p>EtherCAT EOF interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af0352258984296c45ba725a1bb5fd13f"></a>FSP_SIGNAL_ESC_WDT&#160;</td><td class="fielddoc"><p>EtherCAT WDT interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6f76b8cc1485948a86fbcb6115b52c08"></a>FSP_SIGNAL_ESC_RST&#160;</td><td class="fielddoc"><p>EtherCAT RESET interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9f71b94803a818fb563fc18fc5c5c57c"></a>FSP_SIGNAL_USB_HI&#160;</td><td class="fielddoc"><p>USB (Host) interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9d4b1e3d4f8e0c5e08a73331d886ff59"></a>FSP_SIGNAL_USB_FI&#160;</td><td class="fielddoc"><p>USB (Function) interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a583cead5433b7f18f73aa2c568380306"></a>FSP_SIGNAL_USB_FDMA0&#160;</td><td class="fielddoc"><p>USB (Function) DMA 0 transmit completion. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a83d671bdab0a012068144fe68d26cb0b"></a>FSP_SIGNAL_USB_FDMA1&#160;</td><td class="fielddoc"><p>USB (Function) DMA 1 transmit completion. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa4a50d59dceb15618ba96387887ee2f8"></a>FSP_SIGNAL_SCI0_ERI&#160;</td><td class="fielddoc"><p>SCI0 Receive error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a42052057abbba3a8cee0aef5abdd6c3d"></a>FSP_SIGNAL_SCI0_RXI&#160;</td><td class="fielddoc"><p>SCI0 Receive data full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac1ca925faad9b9df8a39777a3eae7a17"></a>FSP_SIGNAL_SCI0_TXI&#160;</td><td class="fielddoc"><p>SCI0 Transmit data empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad16a76669165f8930646e7f36ac57c85"></a>FSP_SIGNAL_SCI0_TEI&#160;</td><td class="fielddoc"><p>SCI0 Transmit end. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a41cbc1d6a65b9ea3c2528f4a483ddf5a"></a>FSP_SIGNAL_SCI1_ERI&#160;</td><td class="fielddoc"><p>SCI1 Receive error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a00849cf11dce70bfed2efaa3169d0f1c"></a>FSP_SIGNAL_SCI1_RXI&#160;</td><td class="fielddoc"><p>SCI1 Receive data full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afeef44c870c198c08ca7493fe7344a85"></a>FSP_SIGNAL_SCI1_TXI&#160;</td><td class="fielddoc"><p>SCI1 Transmit data empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a548d1b57bfb5abe92b86b37eb3549e51"></a>FSP_SIGNAL_SCI1_TEI&#160;</td><td class="fielddoc"><p>SCI1 Transmit end. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aefc7f3170c4049b6e73333506db726ca"></a>FSP_SIGNAL_SCI2_ERI&#160;</td><td class="fielddoc"><p>SCI2 Receive error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a40978db1514615002f4862bc4b83767c"></a>FSP_SIGNAL_SCI2_RXI&#160;</td><td class="fielddoc"><p>SCI2 Receive data full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a39bb3e7ace572fc6db0b9b5f34188a24"></a>FSP_SIGNAL_SCI2_TXI&#160;</td><td class="fielddoc"><p>SCI2 Transmit data empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3355da30bbcd3352c98e03ea4d8432f1"></a>FSP_SIGNAL_SCI2_TEI&#160;</td><td class="fielddoc"><p>SCI2 Transmit end. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a46737adbf661a0907c0241d1c220ca42"></a>FSP_SIGNAL_SCI3_ERI&#160;</td><td class="fielddoc"><p>SCI3 Receive error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aad4bd333f9fc5216adc32a8426e32e6f"></a>FSP_SIGNAL_SCI3_RXI&#160;</td><td class="fielddoc"><p>SCI3 Receive data full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8acacaa1d260ce355e62913416acba11cb"></a>FSP_SIGNAL_SCI3_TXI&#160;</td><td class="fielddoc"><p>SCI3 Transmit data empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7a90c25fb241637f4602c5a88ee53801"></a>FSP_SIGNAL_SCI3_TEI&#160;</td><td class="fielddoc"><p>SCI3 Transmit end. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7919a9b0d6a947c41b0ad77b1c2eb8b9"></a>FSP_SIGNAL_SCI4_ERI&#160;</td><td class="fielddoc"><p>SCI4 Receive error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae0b08c4f50ff52232c0e1bff7207323d"></a>FSP_SIGNAL_SCI4_RXI&#160;</td><td class="fielddoc"><p>SCI4 Receive data full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a306c21ea2c2d7daee4637aa4aa1c3b6a"></a>FSP_SIGNAL_SCI4_TXI&#160;</td><td class="fielddoc"><p>SCI4 Transmit data empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7dd45b829593fddacb5dda54f75fdbc0"></a>FSP_SIGNAL_SCI4_TEI&#160;</td><td class="fielddoc"><p>SCI4 Transmit end. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1f0afaeee9c912e28508b20454b78037"></a>FSP_SIGNAL_IIC0_EEI&#160;</td><td class="fielddoc"><p>IIC0 Transfer error or event generation. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a692395d4b1b551ec86f53ed74ff427da"></a>FSP_SIGNAL_IIC0_RXI&#160;</td><td class="fielddoc"><p>IIC0 Receive data full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a782049d9b7f7488774e0ffb5acfa60a4"></a>FSP_SIGNAL_IIC0_TXI&#160;</td><td class="fielddoc"><p>IIC0 Transmit data empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5c8a93bff2e051ce1508f5c2343679ae"></a>FSP_SIGNAL_IIC0_TEI&#160;</td><td class="fielddoc"><p>IIC0 Transmit end. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a288b37a219b07fe2483882f4c9d9319a"></a>FSP_SIGNAL_IIC1_EEI&#160;</td><td class="fielddoc"><p>IIC1 Transfer error or event generation. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad1ddaf26b89ba37987190e195d2afe40"></a>FSP_SIGNAL_IIC1_RXI&#160;</td><td class="fielddoc"><p>IIC1 Receive data full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aba3f99ecb2880bb50b57de3792077db4"></a>FSP_SIGNAL_IIC1_TXI&#160;</td><td class="fielddoc"><p>IIC1 Transmit data empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a401817e7bb772ac1b29199bc83e5a18d"></a>FSP_SIGNAL_IIC1_TEI&#160;</td><td class="fielddoc"><p>IIC1 Transmit end. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6567c6f03c334f075ed3763242e4bad2"></a>FSP_SIGNAL_CAN_RXF&#160;</td><td class="fielddoc"><p>CANFD RX FIFO interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0477547aea4d08f00aea957c6e6c252d"></a>FSP_SIGNAL_CAN_GLERR&#160;</td><td class="fielddoc"><p>CANFD Global error interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aff603bd4a4577ce3c777b2f32cd43910"></a>FSP_SIGNAL_CAN0_TX&#160;</td><td class="fielddoc"><p>CAFND0 Channel TX interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa6d3c78a81d02318ed3b2b073ae697a8"></a>FSP_SIGNAL_CAN0_CHERR&#160;</td><td class="fielddoc"><p>CAFND0 Channel CAN error interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5f3403bb4c689b04cb147c0c9d1e4bbb"></a>FSP_SIGNAL_CAN0_COMFRX&#160;</td><td class="fielddoc"><p>CAFND0 Common RX FIFO or TXQ interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa1ba6defe6551f02828088666f69b9bf"></a>FSP_SIGNAL_CAN1_TX&#160;</td><td class="fielddoc"><p>CAFND1 Channel TX interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a092d8517708b0a6232c108b9e7e59cf5"></a>FSP_SIGNAL_CAN1_CHERR&#160;</td><td class="fielddoc"><p>CAFND1 Channel CAN error interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9e590d05bb3dd5ca8fbe031c6b14e485"></a>FSP_SIGNAL_CAN1_COMFRX&#160;</td><td class="fielddoc"><p>CAFND1 Common RX FIFO or TXQ interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa690c45a4111ed2284e5736e99760a0c"></a>FSP_SIGNAL_SPI0_SPRI&#160;</td><td class="fielddoc"><p>SPI0 Reception buffer full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3f5849047c7ab4f19cacccdc140da299"></a>FSP_SIGNAL_SPI0_SPTI&#160;</td><td class="fielddoc"><p>SPI0 Transmit buffer empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0d6cf9aa1b6d5316f43b95d6ff064d27"></a>FSP_SIGNAL_SPI0_SPII&#160;</td><td class="fielddoc"><p>SPI0 SPI idle. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a65a4301626446975e159e955711dbb71"></a>FSP_SIGNAL_SPI0_SPEI&#160;</td><td class="fielddoc"><p>SPI0 errors. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3b0dd3f3121282b297414ffd135f140c"></a>FSP_SIGNAL_SPI0_SPCEND&#160;</td><td class="fielddoc"><p>SPI0 Communication complete. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a90b00fb24df4235d803aad8f4f3af51c"></a>FSP_SIGNAL_SPI1_SPRI&#160;</td><td class="fielddoc"><p>SPI1 Reception buffer full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1c30d430ec4d8b200a201800c37a9220"></a>FSP_SIGNAL_SPI1_SPTI&#160;</td><td class="fielddoc"><p>SPI1 Transmit buffer empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a67682ebc141467e2442981985d97d2c2"></a>FSP_SIGNAL_SPI1_SPII&#160;</td><td class="fielddoc"><p>SPI1 SPI idle. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af92deda0ebd1d753e153414b8ea0398d"></a>FSP_SIGNAL_SPI1_SPEI&#160;</td><td class="fielddoc"><p>SPI1 errors. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af82f85ba943a9b28fa85ac5b0fc88b44"></a>FSP_SIGNAL_SPI1_SPCEND&#160;</td><td class="fielddoc"><p>SPI1 Communication complete. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac2919244baec9754c47f035742aab174"></a>FSP_SIGNAL_SPI2_SPRI&#160;</td><td class="fielddoc"><p>SPI2 Reception buffer full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afb99bb3bb138b4cc31c12765877d3fb8"></a>FSP_SIGNAL_SPI2_SPTI&#160;</td><td class="fielddoc"><p>SPI2 Transmit buffer empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a11fa2439895e9422eaf4ce26cbcb8358"></a>FSP_SIGNAL_SPI2_SPII&#160;</td><td class="fielddoc"><p>SPI2 SPI idle. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad04263ffe4e74f197c00605ffc93a2c3"></a>FSP_SIGNAL_SPI2_SPEI&#160;</td><td class="fielddoc"><p>SPI2 errors. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4bc118f20e9576bb990926358a84f3a4"></a>FSP_SIGNAL_SPI2_SPCEND&#160;</td><td class="fielddoc"><p>SPI2 Communication complete. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae2f2e3bd0701f1d9dd04908c78297c76"></a>FSP_SIGNAL_XSPI0_INT&#160;</td><td class="fielddoc"><p>xSPI0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab0e23f8b498c8d0d6a6b6daeec290770"></a>FSP_SIGNAL_XSPI0_INTERR&#160;</td><td class="fielddoc"><p>xSPI0 Error interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af93c310f7a4d2891a9fe17615bfd635a"></a>FSP_SIGNAL_XSPI1_INT&#160;</td><td class="fielddoc"><p>xSPI1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4ac74d1f27e7616cad86122a9bb4896c"></a>FSP_SIGNAL_XSPI1_INTERR&#160;</td><td class="fielddoc"><p>xSPI1 Error interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a25f6f1ebee73ae9a84467043e4c88c9c"></a>FSP_SIGNAL_DSMIF0_CDRUI&#160;</td><td class="fielddoc"><p>DSMIF0 current data register update (ORed ch0 to ch2) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a40233031ada40557b9ee86fc806d3694"></a>FSP_SIGNAL_DSMIF1_CDRUI&#160;</td><td class="fielddoc"><p>DSMIF1 current data register update (ORed ch3 to ch5) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1fd927872169385d659d1845c30e3ea9"></a>FSP_SIGNAL_ADC0_ADI&#160;</td><td class="fielddoc"><p>ADC0 A/D scan end interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a006861e37fe284ed77d39a11faf1c786"></a>FSP_SIGNAL_ADC0_GBADI&#160;</td><td class="fielddoc"><p>ADC0 A/D scan end interrupt for Group B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae8bcd2e8c9f8059358933eab71e8597f"></a>FSP_SIGNAL_ADC0_GCADI&#160;</td><td class="fielddoc"><p>ADC0 A/D scan end interrupt for Group C. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a88e2961bf626838eba60bd3229c3f933"></a>FSP_SIGNAL_ADC0_CMPAI&#160;</td><td class="fielddoc"><p>ADC0 Window A compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a01e76629673ffa1d07855f0ba03a9e8c"></a>FSP_SIGNAL_ADC0_CMPBI&#160;</td><td class="fielddoc"><p>ADC0 Window B compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a35878d4f2cddb35aa6be15fbcc703cbd"></a>FSP_SIGNAL_ADC1_ADI&#160;</td><td class="fielddoc"><p>ADC1 A/D scan end interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8abf36b48313c7e1259efa3378b4421aa2"></a>FSP_SIGNAL_ADC1_GBADI&#160;</td><td class="fielddoc"><p>ADC1 A/D scan end interrupt for Group B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae6c35069b9ef7ae01c3685c31b70feca"></a>FSP_SIGNAL_ADC1_GCADI&#160;</td><td class="fielddoc"><p>ADC1 A/D scan end interrupt for Group C. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aad3ea5f2ccff626cc87bc836dc41ef7d"></a>FSP_SIGNAL_ADC1_CMPAI&#160;</td><td class="fielddoc"><p>ADC1 Window A compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6c6f15dbf17ac7b4bd31ef70c7a68c37"></a>FSP_SIGNAL_ADC1_CMPBI&#160;</td><td class="fielddoc"><p>ADC1 Window B compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8affde53893bf7d2830f9af3b4aeadc5cf"></a>FSP_SIGNAL_ENCIF_INT0&#160;</td><td class="fielddoc"><p>ENCIF CH0 Interrupt A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7ea367ecd3cfdc3c33122bd015bb067a"></a>FSP_SIGNAL_ENCIF_INT1&#160;</td><td class="fielddoc"><p>ENCIF CH0 Interrupt B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afa7030a0ce44ceb8e9a56f9cae7fe244"></a>FSP_SIGNAL_ENCIF_INT2&#160;</td><td class="fielddoc"><p>ENCIF CH0 OUTPUT FIFO Interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a060535c8c6e0de18c6d39facb7fa3890"></a>FSP_SIGNAL_ENCIF_INT3&#160;</td><td class="fielddoc"><p>ENCIF CH0 INPUT FIFO Interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a230e5dee21f0843ea1c074b91f43b368"></a>FSP_SIGNAL_ENCIF_INT4&#160;</td><td class="fielddoc"><p>ENCIF CH1 Interrupt A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a979bbbb1bf07826a650eee5c1bddcc02"></a>FSP_SIGNAL_ENCIF_INT5&#160;</td><td class="fielddoc"><p>ENCIF CH1 Interrupt B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac424891688c0f67f51143a4dd1593cc4"></a>FSP_SIGNAL_ENCIF_INT6&#160;</td><td class="fielddoc"><p>ENCIF CH1 OUTPUT FIFO Interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa5b2f69cb56a36b4a4d74848e3d579f9"></a>FSP_SIGNAL_ENCIF_INT7&#160;</td><td class="fielddoc"><p>ENCIF CH1 INPUT FIFO Interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8488bcbaffd6a9b86424bc6f81583b43"></a>FSP_SIGNAL_CPU0_ERR0&#160;</td><td class="fielddoc"><p>Cortex-R52 CPU0 error event 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a55bd3317e79e65a7d63015e2b4f904af"></a>FSP_SIGNAL_CPU0_ERR1&#160;</td><td class="fielddoc"><p>Cortex-R52 CPU0 error event 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a99b2a37b94330821aaccc30704c03b1c"></a>FSP_SIGNAL_CPU1_ERR0&#160;</td><td class="fielddoc"><p>Cortex-R52 CPU1 error event 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0462344f9ef724bef70d3d36ecbabb6d"></a>FSP_SIGNAL_CPU1_ERR1&#160;</td><td class="fielddoc"><p>Cortex-R52 CPU1 error event 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8abac0e8f3c48414803ace57731a83d5df"></a>FSP_SIGNAL_PERI_ERR0&#160;</td><td class="fielddoc"><p>Peripherals error event 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a28926c9048f6497a57b901d838bbb4ca"></a>FSP_SIGNAL_PERI_ERR1&#160;</td><td class="fielddoc"><p>Peripherals error event 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a377259c24d871d0ac1b10b550af3f948"></a>FSP_SIGNAL_INTCPU6&#160;</td><td class="fielddoc"><p>Software interrupt 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2a16e5b1729291baab0485a8075e57ba"></a>FSP_SIGNAL_INTCPU7&#160;</td><td class="fielddoc"><p>Software interrupt 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a84f5fdcdeefa2a1628fb455880f8f02e"></a>FSP_SIGNAL_IRQ14&#160;</td><td class="fielddoc"><p>External pin interrupt 14. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5c2ac987cbb6aea3ef6a4a032372672b"></a>FSP_SIGNAL_IRQ15&#160;</td><td class="fielddoc"><p>External pin interrupt 15. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a505c82dbc1fc734f09f9ee561ad6af42"></a>FSP_SIGNAL_GPT14_CCMPA&#160;</td><td class="fielddoc"><p>GPT14 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a20793d1b869499af1589a01cc0fb66d2"></a>FSP_SIGNAL_GPT14_CCMPB&#160;</td><td class="fielddoc"><p>GPT14 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a923c93fe25f9d4d8a8040fd4faa4d11d"></a>FSP_SIGNAL_GPT14_CMPC&#160;</td><td class="fielddoc"><p>GPT14 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3ff78449c90388d0fcb29676eb66935b"></a>FSP_SIGNAL_GPT14_CMPD&#160;</td><td class="fielddoc"><p>GPT14 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad59141f2350532b30f25c239a49643cc"></a>FSP_SIGNAL_GPT14_CMPE&#160;</td><td class="fielddoc"><p>GPT14 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a27b19419d77f880d526e49112d9d5b1d"></a>FSP_SIGNAL_GPT14_CMPF&#160;</td><td class="fielddoc"><p>GPT14 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0d16c8b9f960411ec93077e7cd457bf3"></a>FSP_SIGNAL_GPT14_OVF&#160;</td><td class="fielddoc"><p>GPT14 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab1584939254c2ec963443dc3b52d423e"></a>FSP_SIGNAL_GPT14_UDF&#160;</td><td class="fielddoc"><p>GPT14 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a244d876097ff70e257902b116b0dbef9"></a>FSP_SIGNAL_GPT15_CCMPA&#160;</td><td class="fielddoc"><p>GPT15 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5ac9a2b0e69af48dc375055ab765e71d"></a>FSP_SIGNAL_GPT15_CCMPB&#160;</td><td class="fielddoc"><p>GPT15 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3751ffbc60d4df1a2140b531a5cc537f"></a>FSP_SIGNAL_GPT15_CMPC&#160;</td><td class="fielddoc"><p>GPT15 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6d9d895cf9d38a09f47a64900c65b5c8"></a>FSP_SIGNAL_GPT15_CMPD&#160;</td><td class="fielddoc"><p>GPT15 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac4287bddb03a2a2911277ec6534ce191"></a>FSP_SIGNAL_GPT15_CMPE&#160;</td><td class="fielddoc"><p>GPT15 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8f03e165abe9b3148fe4cbc16d1e12c7"></a>FSP_SIGNAL_GPT15_CMPF&#160;</td><td class="fielddoc"><p>GPT15 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae2016615790e1a32d2f3438c86a701e4"></a>FSP_SIGNAL_GPT15_OVF&#160;</td><td class="fielddoc"><p>GPT15 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a99a83156bd37f5203c9824d1cba825b1"></a>FSP_SIGNAL_GPT15_UDF&#160;</td><td class="fielddoc"><p>GPT15 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab6c77d5c0d5f964ef9afc79b6c2c5843"></a>FSP_SIGNAL_GPT16_CCMPA&#160;</td><td class="fielddoc"><p>GPT16 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8568ddbdaeb8853dfa7ba05fb2aeed02"></a>FSP_SIGNAL_GPT16_CCMPB&#160;</td><td class="fielddoc"><p>GPT16 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a754894e18ae3f44385a0d4e7b60c8335"></a>FSP_SIGNAL_GPT16_CMPC&#160;</td><td class="fielddoc"><p>GPT16 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3ec849de18ca532c130acbcb32036597"></a>FSP_SIGNAL_GPT16_CMPD&#160;</td><td class="fielddoc"><p>GPT16 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a361a0f2df767af67b5f184af25294060"></a>FSP_SIGNAL_GPT16_CMPE&#160;</td><td class="fielddoc"><p>GPT16 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2873a499b1f209ff5cf24001ce878e9b"></a>FSP_SIGNAL_GPT16_CMPF&#160;</td><td class="fielddoc"><p>GPT16 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0ee9d6729718f7f1b11f32620fa5088a"></a>FSP_SIGNAL_GPT16_OVF&#160;</td><td class="fielddoc"><p>GPT16 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aaf742c575d6ffdcebdc6c3fef164ba5b"></a>FSP_SIGNAL_GPT16_UDF&#160;</td><td class="fielddoc"><p>GPT16 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af21d3d097b64c16f07f3c8cef341077f"></a>FSP_SIGNAL_GPT17_CCMPA&#160;</td><td class="fielddoc"><p>GPT17 GTCCRA input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a989346f6e634e91a392654389ea2ff21"></a>FSP_SIGNAL_GPT17_CCMPB&#160;</td><td class="fielddoc"><p>GPT17 GTCCRB input capture/compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a045b82177e1e359ccb233e7ba57eca3e"></a>FSP_SIGNAL_GPT17_CMPC&#160;</td><td class="fielddoc"><p>GPT17 GTCCRC compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0404daf1a8124a631322e534a0313e7f"></a>FSP_SIGNAL_GPT17_CMPD&#160;</td><td class="fielddoc"><p>GPT17 GTCCRD compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4460761bed1c157d035ac0479924f494"></a>FSP_SIGNAL_GPT17_CMPE&#160;</td><td class="fielddoc"><p>GPT17 GTCCRE compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab7eddba4729b4d0b9ba6c2d92039fe8e"></a>FSP_SIGNAL_GPT17_CMPF&#160;</td><td class="fielddoc"><p>GPT17 GTCCRF compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a157722fafa48d377c6febd6adb2d5b89"></a>FSP_SIGNAL_GPT17_OVF&#160;</td><td class="fielddoc"><p>GPT17 GTCNT overflow (GTPR compare match) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a539957851e46ece27d1b2fdf038abb81"></a>FSP_SIGNAL_GPT17_UDF&#160;</td><td class="fielddoc"><p>GPT17 GTCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4fe19dc559f9c89d6b1c4be4fc11b2e8"></a>FSP_SIGNAL_POEG2_GROUP0&#160;</td><td class="fielddoc"><p>POEG group A interrupt for channels in SAFETY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4e98e5bc73202aed51d10f1b1e87167e"></a>FSP_SIGNAL_POEG2_GROUP1&#160;</td><td class="fielddoc"><p>POEG group B interrupt for channels in SAFETY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4f85795afbd95e64c3f432855878f7d1"></a>FSP_SIGNAL_POEG2_GROUP2&#160;</td><td class="fielddoc"><p>POEG group C interrupt for channels in SAFETY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2c917d66b84b6fabebddd15dfb4f4e78"></a>FSP_SIGNAL_POEG2_GROUP3&#160;</td><td class="fielddoc"><p>POEG group D interrupt for channels in SAFETY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a42ba5dc8477d3df2b7eeffa472d6b249"></a>FSP_SIGNAL_RTC_ALM&#160;</td><td class="fielddoc"><p>Alarm interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa30d9248b36e7cab311de2fecc2d2baa"></a>FSP_SIGNAL_RTC_1S&#160;</td><td class="fielddoc"><p>1 second interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac0b5f47527d65e4cd2e713626a61bd8f"></a>FSP_SIGNAL_RTC_PRD&#160;</td><td class="fielddoc"><p>Fixed interval interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a201bd85e079dda2acb260801e85f0f3c"></a>FSP_SIGNAL_SCI5_ERI&#160;</td><td class="fielddoc"><p>SCI5 Receive error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac286a3eaee02ddd5970da555f3323ebd"></a>FSP_SIGNAL_SCI5_RXI&#160;</td><td class="fielddoc"><p>SCI5 Receive data full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a000c07b1485557082983b7b03ae9d2e1"></a>FSP_SIGNAL_SCI5_TXI&#160;</td><td class="fielddoc"><p>SCI5 Transmit data empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af8cf7dc122df62e4af41f1e487a90978"></a>FSP_SIGNAL_SCI5_TEI&#160;</td><td class="fielddoc"><p>SCI5 Transmit end. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a58c4a197d07122b98ae1cc4bcb883277"></a>FSP_SIGNAL_IIC2_EEI&#160;</td><td class="fielddoc"><p>IIC2 Transfer error or event generation. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1aefe6acf658c17568ba070efbccefe8"></a>FSP_SIGNAL_IIC2_RXI&#160;</td><td class="fielddoc"><p>IIC2 Receive data full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7c5890bc027bbd279242790dba94a8d7"></a>FSP_SIGNAL_IIC2_TXI&#160;</td><td class="fielddoc"><p>IIC2 Transmit data empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac4b946958cd242b5cf5ebaf4e3b5f3a4"></a>FSP_SIGNAL_IIC2_TEI&#160;</td><td class="fielddoc"><p>IIC2 Transmit end. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8adc6010a17d64b5bb08d13df56dd194f0"></a>FSP_SIGNAL_SPI3_SPRI&#160;</td><td class="fielddoc"><p>SPI3 Reception buffer full. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2f80ba0b0f41a28d5ea07c137ca935fb"></a>FSP_SIGNAL_SPI3_SPTI&#160;</td><td class="fielddoc"><p>SPI3 Transmit buffer empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9af8920a99cce3d17d63a7bb191811bf"></a>FSP_SIGNAL_SPI3_SPII&#160;</td><td class="fielddoc"><p>SPI3 SPI idle. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab3d8fa4a353c63bfe5ad52c067448374"></a>FSP_SIGNAL_SPI3_SPEI&#160;</td><td class="fielddoc"><p>SPI3 errors. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa5c34cfdc1f1fbb12e6b51ffd933487a"></a>FSP_SIGNAL_SPI3_SPCEND&#160;</td><td class="fielddoc"><p>SPI3 Communication complete. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a87d67fb2e4c8b330bc8f1ea75bc0a37d"></a>FSP_SIGNAL_DREQ&#160;</td><td class="fielddoc"><p>External DMA request. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3008c03b2533e0895624893d3b4c0951"></a>FSP_SIGNAL_CAN_RF_DMAREQ0&#160;</td><td class="fielddoc"><p>CAFND RX FIFO 0 DMA request. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4c4ff26bdfd1332d6401478807949217"></a>FSP_SIGNAL_CAN_RF_DMAREQ1&#160;</td><td class="fielddoc"><p>CAFND RX FIFO 1 DMA request. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab0434a00fe89f4215a65fe18818535ec"></a>FSP_SIGNAL_CAN_RF_DMAREQ2&#160;</td><td class="fielddoc"><p>CAFND RX FIFO 2 DMA request. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae644e2aa4eb9baeeffd85db95140d3a7"></a>FSP_SIGNAL_CAN_RF_DMAREQ3&#160;</td><td class="fielddoc"><p>CAFND RX FIFO 3 DMA request. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a06987376a463cc8cef25d49cb679992d"></a>FSP_SIGNAL_CAN_RF_DMAREQ4&#160;</td><td class="fielddoc"><p>CAFND RX FIFO 4 DMA request. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a995aab0d51dfd313e0d4db3e892f71e0"></a>FSP_SIGNAL_CAN_RF_DMAREQ5&#160;</td><td class="fielddoc"><p>CAFND RX FIFO 5 DMA request. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a60ce80bdb876f3d994659a16be2862c7"></a>FSP_SIGNAL_CAN_RF_DMAREQ6&#160;</td><td class="fielddoc"><p>CAFND RX FIFO 6 DMA request. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8acd2f866aeb230cf8c84d5da2589d4501"></a>FSP_SIGNAL_CAN_RF_DMAREQ7&#160;</td><td class="fielddoc"><p>CAFND RX FIFO 7 DMA request. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7142dd1ed9ad403fe0e27e65db74dac9"></a>FSP_SIGNAL_CAN0_CF_DMAREQ&#160;</td><td class="fielddoc"><p>CAFND0 First common FIFO DMA request. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aabc265cc772b2874981a7ef20abd072c"></a>FSP_SIGNAL_CAN1_CF_DMAREQ&#160;</td><td class="fielddoc"><p>CAFND1 First common FIFO DMA request. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0ed0bd85ab4a947642be3e9c1069ca19"></a>FSP_SIGNAL_ADC0_WCMPM&#160;</td><td class="fielddoc"><p>ADC0 compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab3ef83f46e02c3e58af721b929c60f12"></a>FSP_SIGNAL_ADC0_WCMPUM&#160;</td><td class="fielddoc"><p>ADC0 compare mismatch. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a911100c859209797c076654f66dd5328"></a>FSP_SIGNAL_ADC1_WCMPM&#160;</td><td class="fielddoc"><p>ADC1 compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a39b82005291828208825858b9aba9a3e"></a>FSP_SIGNAL_ADC1_WCMPUM&#160;</td><td class="fielddoc"><p>ADC1 compare mismatch. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5a5283d0d49698969f1cdd2a147b7af2"></a>FSP_SIGNAL_TCIV4_OF&#160;</td><td class="fielddoc"><p>MTU4.TCNT overflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad32b4ba9e2f11eaba9d89fa952ae8558"></a>FSP_SIGNAL_TCIV4_UF&#160;</td><td class="fielddoc"><p>MTU4.TCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2e11c2363eac4c219638d711fa7b5fd3"></a>FSP_SIGNAL_TCIV7_OF&#160;</td><td class="fielddoc"><p>MTU7.TCNT overflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4ee464e45295d6522236a18a4df1c0dc"></a>FSP_SIGNAL_TCIV7_UF&#160;</td><td class="fielddoc"><p>MTU7.TCNT underflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad65f642500ebb15fe70f30518519330a"></a>FSP_SIGNAL_IOPORT_GROUP1&#160;</td><td class="fielddoc"><p>Input edge detection of input port group 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa3cfb72d5c8410120004c4e2516f54d7"></a>FSP_SIGNAL_IOPORT_GROUP2&#160;</td><td class="fielddoc"><p>Input edge detection of input port group 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a12d0e19016535407e7189f8e8723b930"></a>FSP_SIGNAL_IOPORT_SINGLE0&#160;</td><td class="fielddoc"><p>Input edge detection of single input port 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a126264b34bf26df49a2d5061af5a46a6"></a>FSP_SIGNAL_IOPORT_SINGLE1&#160;</td><td class="fielddoc"><p>Input edge detection of single input port 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a10c3942b3b264478acf22f2362c432c0"></a>FSP_SIGNAL_IOPORT_SINGLE2&#160;</td><td class="fielddoc"><p>Input edge detection of single input port 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac18cb52848602fec58579f51d6e5b336"></a>FSP_SIGNAL_IOPORT_SINGLE3&#160;</td><td class="fielddoc"><p>Input edge detection of single input port 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9d2bc7f805bcf5044bad8732a36e1d41"></a>FSP_SIGNAL_GPT0_ADTRGA&#160;</td><td class="fielddoc"><p>GPT0 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a003b17de48800d48c72f72845b855e3d"></a>FSP_SIGNAL_GPT0_ADTRGB&#160;</td><td class="fielddoc"><p>GPT0 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a91c8eb0cc623b51c147228d8ae81730f"></a>FSP_SIGNAL_GPT1_ADTRGA&#160;</td><td class="fielddoc"><p>GPT1 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a26e3fd7bd6b692dc1b61bf0427f18156"></a>FSP_SIGNAL_GPT1_ADTRGB&#160;</td><td class="fielddoc"><p>GPT1 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af9ad58442958f005ebe07fbc1e76ec27"></a>FSP_SIGNAL_GPT2_ADTRGA&#160;</td><td class="fielddoc"><p>GPT2 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3ab7e028cd340cfb6a09f9b6571ac7d4"></a>FSP_SIGNAL_GPT2_ADTRGB&#160;</td><td class="fielddoc"><p>GPT2 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac5cac0c183e99eddde1cef65200df2cc"></a>FSP_SIGNAL_GPT3_ADTRGA&#160;</td><td class="fielddoc"><p>GPT3 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a608fb3a5a57d6103ef2b327c245ba752"></a>FSP_SIGNAL_GPT3_ADTRGB&#160;</td><td class="fielddoc"><p>GPT3 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a60764bc7bed338cb27e7f7c198bc8ba7"></a>FSP_SIGNAL_GPT4_ADTRGA&#160;</td><td class="fielddoc"><p>GPT4 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1f6395fcd554c0744b3f618f17a87d98"></a>FSP_SIGNAL_GPT4_ADTRGB&#160;</td><td class="fielddoc"><p>GPT4 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a21bfe997f8913670e30807ba4c8174a3"></a>FSP_SIGNAL_GPT5_ADTRGA&#160;</td><td class="fielddoc"><p>GPT5 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a28e7bd0ca78616c20143589ceda32cb5"></a>FSP_SIGNAL_GPT5_ADTRGB&#160;</td><td class="fielddoc"><p>GPT5 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9b24325996f0a7b32b9ca1c34a09efa8"></a>FSP_SIGNAL_GPT6_ADTRGA&#160;</td><td class="fielddoc"><p>GPT6 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0ad5288b1f4308b13f26b8289f4d826c"></a>FSP_SIGNAL_GPT6_ADTRGB&#160;</td><td class="fielddoc"><p>GPT6 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa04b8816b1d54e01e9525c99dd25e5a4"></a>FSP_SIGNAL_GPT7_ADTRGA&#160;</td><td class="fielddoc"><p>GPT7 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad63f507ca39e27c9c38438eb7d617bac"></a>FSP_SIGNAL_GPT7_ADTRGB&#160;</td><td class="fielddoc"><p>GPT7 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa5f727fafacb82a5e0072394688c091f"></a>FSP_SIGNAL_GPT8_ADTRGA&#160;</td><td class="fielddoc"><p>GPT8 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a25fdef0e93249ea275a81d286434b208"></a>FSP_SIGNAL_GPT8_ADTRGB&#160;</td><td class="fielddoc"><p>GPT8 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa33a98cc4bf799aeb52115eff79244a1"></a>FSP_SIGNAL_GPT9_ADTRGA&#160;</td><td class="fielddoc"><p>GPT9 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a87194487e02035f23b0e2793d695f953"></a>FSP_SIGNAL_GPT9_ADTRGB&#160;</td><td class="fielddoc"><p>GPT9 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9725cf84c3c5a8f1c63157ea19fafb30"></a>FSP_SIGNAL_GPT10_ADTRGA&#160;</td><td class="fielddoc"><p>GPT10 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad42577d8ca5df7257e0e9cba0523bd3d"></a>FSP_SIGNAL_GPT10_ADTRGB&#160;</td><td class="fielddoc"><p>GPT10 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a46bf8cee28683d9390d73ee1b57de1e7"></a>FSP_SIGNAL_GPT11_ADTRGA&#160;</td><td class="fielddoc"><p>GPT11 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a81a7da23a774e3653d51e143e0df0a11"></a>FSP_SIGNAL_GPT11_ADTRGB&#160;</td><td class="fielddoc"><p>GPT11 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8adb757a9bb8a58c5eed9629ecbf8f42e9"></a>FSP_SIGNAL_GPT12_ADTRGA&#160;</td><td class="fielddoc"><p>GPT12 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4f90a22162091c949c4a15ea061313dc"></a>FSP_SIGNAL_GPT12_ADTRGB&#160;</td><td class="fielddoc"><p>GPT12 GTADTRB compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa87daa18d16c28613838069d2b908844"></a>FSP_SIGNAL_GPT13_ADTRGA&#160;</td><td class="fielddoc"><p>GPT13 GTADTRA compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac67e1fa20556300c600866b8ccd82757"></a>FSP_SIGNAL_GPT13_ADTRGB&#160;</td><td class="fielddoc"><p>GPT13 GTADTRB compare match. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6fe6dc3c0813eeae8665430a31c005b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fe6dc3c0813eeae8665430a31c005b4">&#9670;&nbsp;</a></span>bsp_warm_start_event_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga6fe6dc3c0813eeae8665430a31c005b4">bsp_warm_start_event_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Different warm start entry locations in the BSP. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6fe6dc3c0813eeae8665430a31c005b4a682d5dad980652c1acbc5b04531f6da2"></a>BSP_WARM_START_RESET&#160;</td><td class="fielddoc"><p>Called almost immediately after reset. No C runtime environment, clocks, or IRQs. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6fe6dc3c0813eeae8665430a31c005b4a0ac1a271ef413302af1558941563f3e7"></a>BSP_WARM_START_POST_CLOCK&#160;</td><td class="fielddoc"><p>Called after clock initialization. No C runtime environment or IRQs. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6fe6dc3c0813eeae8665430a31c005b4af322ff0740a8d31f831b98ff042f0811"></a>BSP_WARM_START_POST_C&#160;</td><td class="fielddoc"><p>Called after clocks and C runtime environment have been set up. </p>
</td></tr>
</table>

</div>
</div>
<a id="gafd98e2a6f080d6a52a3ef72e3d731b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd98e2a6f080d6a52a3ef72e3d731b2b">&#9670;&nbsp;</a></span>bsp_delay_units_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#gafd98e2a6f080d6a52a3ef72e3d731b2b">bsp_delay_units_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Available delay units for <a class="el" href="group___b_s_p___m_c_u.html#gaf3219448adfd1531cf69f68697ab184b">R_BSP_SoftwareDelay()</a>. These are ultimately used to calculate a total # of microseconds </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggafd98e2a6f080d6a52a3ef72e3d731b2bacc709da08ef4acc99bf6e2e84946be5d"></a>BSP_DELAY_UNITS_SECONDS&#160;</td><td class="fielddoc"><p>Requested delay amount is in seconds. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafd98e2a6f080d6a52a3ef72e3d731b2ba59fcc4e8d51046d4a1bd63c87ac64913"></a>BSP_DELAY_UNITS_MILLISECONDS&#160;</td><td class="fielddoc"><p>Requested delay amount is in milliseconds. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafd98e2a6f080d6a52a3ef72e3d731b2baa0312618f2508347a9a815b5887c12ae"></a>BSP_DELAY_UNITS_MICROSECONDS&#160;</td><td class="fielddoc"><p>Requested delay amount is in microseconds. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8f69caf459fd80173db15fdee8bc6fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f69caf459fd80173db15fdee8bc6fa3">&#9670;&nbsp;</a></span>bsp_reg_protect_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga8f69caf459fd80173db15fdee8bc6fa3">bsp_reg_protect_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The different types of registers that can be protected. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8f69caf459fd80173db15fdee8bc6fa3a331f34f99c7a66ca791edd7271144b3c"></a>BSP_REG_PROTECT_CGC&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to the clock generation circuit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8f69caf459fd80173db15fdee8bc6fa3af1cde6daab5fcdc9ceb1a2656683e065"></a>BSP_REG_PROTECT_LPC_RESET&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to low power consumption and reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8f69caf459fd80173db15fdee8bc6fa3a3075b2068584288562f73ba0ee7d2f3b"></a>BSP_REG_PROTECT_GPIO&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to GPIO. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8f69caf459fd80173db15fdee8bc6fa3af3533c5b3b5871d94ac8e2551ec989c2"></a>BSP_REG_PROTECT_SYSTEM&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to Non-Safety reg. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6e8909ce807437506d18010fe094ef4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e8909ce807437506d18010fe094ef4b">&#9670;&nbsp;</a></span>bsp_reset_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga6e8909ce807437506d18010fe094ef4b">bsp_reset_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU to be reset target. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6e8909ce807437506d18010fe094ef4ba88c55a3275aadae991022b77854be7ac"></a>BSP_RESET_CR52_0&#160;</td><td class="fielddoc"><p>Software reset for CR52_0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6e8909ce807437506d18010fe094ef4ba59c4ba0131f092811efa4c30434eb982"></a>BSP_RESET_CR52_1&#160;</td><td class="fielddoc"><p>Software reset for CR52_1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6e8909ce807437506d18010fe094ef4ba5aa58a5b3f61d767048d8755a46d4ba3"></a>BSP_RESET_CA55_CLUSTER&#160;</td><td class="fielddoc"><p>Software reset for CA55_CLUSTER. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6e8909ce807437506d18010fe094ef4ba321b415e7fce49779cbb31ac203bb733"></a>BSP_RESET_CA55_0&#160;</td><td class="fielddoc"><p>Software reset for CA55_0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6e8909ce807437506d18010fe094ef4bae4a4a8d9fd87597a5b18dac0b6911ee8"></a>BSP_RESET_CA55_1&#160;</td><td class="fielddoc"><p>Software reset for CA55_1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6e8909ce807437506d18010fe094ef4ba819bd26506f71018cfedcf561cf771fb"></a>BSP_RESET_CA55_2&#160;</td><td class="fielddoc"><p>Software reset for CA55_2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6e8909ce807437506d18010fe094ef4bad1c3fd11269557535612f9f1469e7651"></a>BSP_RESET_CA55_3&#160;</td><td class="fielddoc"><p>Software reset for CA55_3. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8db3c5e99b3f705cb15139abb86613fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8db3c5e99b3f705cb15139abb86613fa">&#9670;&nbsp;</a></span>bsp_cluster_reset_auto_release_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga8db3c5e99b3f705cb15139abb86613fa">bsp_cluster_reset_auto_release_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CA55 cluster reset auto reset release status. </p>

</div>
</div>
<a id="ga2ad788416478d6d6ea7398fd9ca84289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ad788416478d6d6ea7398fd9ca84289">&#9670;&nbsp;</a></span>bsp_module_reset_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga2ad788416478d6d6ea7398fd9ca84289">bsp_module_reset_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The different types of registers that can control the reset of peripheral modules related to Ethernet. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a9b2d9d8115b8f528aa7d8c00a4e458a6"></a>BSP_MODULE_RESET_XSPI0&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to xSPI Unit 0 reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289af74126804309271033ef11051c56eef7"></a>BSP_MODULE_RESET_XSPI1&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to xSPI Unit 1 reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289aeb88bfa2af6c38e1c57b1bf42e34bdd8"></a>BSP_MODULE_RESET_GMAC0_PCLKH&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to GMAC (PCLKH clock domain) reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289accfd680e85fb8a6b6d5517b447c78671"></a>BSP_MODULE_RESET_GMAC0_PCLKM&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to GMAC (PCLKM clock domain) reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289abf4c0c302043418bdb15614e9b88aeb2"></a>BSP_MODULE_RESET_ETHSW&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to ETHSW reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a23ed7d80b78a8829082fa7cb97176d80"></a>BSP_MODULE_RESET_ESC_BUS&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to ESC (Bus clock domain) reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289ada1dfc233bcacf17451ac9b7e2147878"></a>BSP_MODULE_RESET_ESC_IP&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to ESC (IP clock domain) reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a1b4cfd6c393a2248bbb77326185f885d"></a>BSP_MODULE_RESET_ESC_ETH_SUBSYSTEM&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to Ethernet subsystem register reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a770cd0a3d2aae6eaa5b83bb51b921464"></a>BSP_MODULE_RESET_MII&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to MII converter reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a1222a5894e81bb862ee17e6e0bcdbd15"></a>BSP_MODULE_RESET_GMAC1_ACLK&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to GMAC Unit 1 (PCLKAH clock domain) reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289adb505a35591d2d6683963c10fa6d4427"></a>BSP_MODULE_RESET_GMAC1_HCLK&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to GMAC Unit 1 (PCLKAM clock domain) reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a08062dc1a1a2a94cca956505e0d67900"></a>BSP_MODULE_RESET_GMAC2_ACLK&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to GMAC Unit 2 (PCLKAH clock domain) reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a929fb9e405dc0e184a2516f8789afdee"></a>BSP_MODULE_RESET_GMAC2_HCLK&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to GMAC Unit 2 (PCLKAM clock domain) reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a009f401f5644d6dc1b15548190080149"></a>BSP_MODULE_RESET_SHOSTIF_MASTER_BUS_CLOCK&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to SHOSTIF (Master bus clock domain) reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a99b860eab0f01fc680d1a582a281cf54"></a>BSP_MODULE_RESET_SHOSTIF_SLAVE_BUS_CLOCK&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to SHOSTIF (Slave bus clock domain) reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289ac34c548c5c3310dee2a2e6f59e9cf220"></a>BSP_MODULE_RESET_SHOSTIF_IP_CLOCK&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to SHOSTIF (IP clock domain) reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a29f71f6e4b3ed8871031a98e6d1f5ec5"></a>BSP_MODULE_RESET_AFMT0&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to AFMT0 reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289aefedffd9aa6d42385d55235d3c21b726"></a>BSP_MODULE_RESET_HDSL0&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to HDSL0 reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a459ae7431e949e12bd895e9fe8f5f79b"></a>BSP_MODULE_RESET_BISS0&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to BISS0 reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a08ec4567cca352d69040eb38073cce62"></a>BSP_MODULE_RESET_ENDAT0&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to ENDAT0 reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a3005beae2d4b2a8430bd91e5fe926337"></a>BSP_MODULE_RESET_AFMT1&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to AFMT1 reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a049d460185b0878744a3e56fdfedcb50"></a>BSP_MODULE_RESET_HDSL1&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to HDSL1 reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289ad52dd94add4a3ac930cb2724261c8eba"></a>BSP_MODULE_RESET_BISS1&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to BISS1 reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289af1d7fb21af3bd3add17168b07c647b92"></a>BSP_MODULE_RESET_ENDAT1&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to ENDAT1 reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289ac91893d42daf6b1ec9a29fc9000b6196"></a>BSP_MODULE_RESET_PCIE&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to PCIE reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a416e8a590a3b0751aaa43647dc69d221"></a>BSP_MODULE_RESET_DDRSS_RST_N&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to DDRSS rst_n reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a9b94ebea49dec71e8d58ca16aefa7285"></a>BSP_MODULE_RESET_DDRSS_RST_PWROKLN&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to DDRSS PwrOkln reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289ac12830d4e9a149cd6b3e21d94edce896"></a>BSP_MODULE_RESET_DDRSS_RESET&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to DDRSS Reset reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a6644a56ff6aa6d7e2baf0042eef90df5"></a>BSP_MODULE_RESET_DDRSS_AXI0_ARESETN&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to DDRSS axi0_ARESETn reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289aab54fcc995e3ad4cdc4b2c6758a3af47"></a>BSP_MODULE_RESET_DDRSS_AXI1_ARESETN&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to DDRSS axi1_ARESETn reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a2cd6a60686cfe0b126f7d78d30b9fbe7"></a>BSP_MODULE_RESET_DDRSS_AXI2_ARESETN&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to DDRSS axi2_ARESETn reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289aae1ef2b1011612455fe68433591e666a"></a>BSP_MODULE_RESET_DDRSS_AXI3_ARESETN&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to DDRSS axi3_ARESETn reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a45dfc9788010d7d4508ec323277348a3"></a>BSP_MODULE_RESET_DDRSS_AXI4_ARESETN&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to DDRSS axi4_ARESETn reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a60f636a845b03e147580738cf3771ca3"></a>BSP_MODULE_RESET_DDRSS_MC_PRESETN&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to DDRSS MC_PRESETn reset control. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2ad788416478d6d6ea7398fd9ca84289a46d74397d75914c5f5e5940c406c4a94"></a>BSP_MODULE_RESET_DDRSS_PHY_PRESETN&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to DDRSS PHY_PRESETn reset control. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga30ccc080bc5e8efb22206a94123cea62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30ccc080bc5e8efb22206a94123cea62">&#9670;&nbsp;</a></span>bsp_resource_state_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga30ccc080bc5e8efb22206a94123cea62">bsp_resource_state_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The semaphore resource state shared by CPU0 and CPU1 </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga30ccc080bc5e8efb22206a94123cea62a9f8653ca996df0fd9c7ed9643df4d960"></a>BSP_RESOURCE_STATE_BEING_USED&#160;</td><td class="fielddoc"><p>Semaphore resource being used. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga30ccc080bc5e8efb22206a94123cea62a0ef273d5adc75453115b351f320fde16"></a>BSP_RESOURCE_STATE_NOT_BEING_USED&#160;</td><td class="fielddoc"><p>Semaphore resource not being used. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga503cda43afe85d1709ee2bc09c0f21a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga503cda43afe85d1709ee2bc09c0f21a2">&#9670;&nbsp;</a></span>bsp_resource_num_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga503cda43afe85d1709ee2bc09c0f21a2">bsp_resource_num_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The semaphore resource number shared by CPU0 and CPU1 </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga503cda43afe85d1709ee2bc09c0f21a2ab8aaa60635342895e92fc4d959b97d73"></a>BSP_RESOURCE_NUM_0&#160;</td><td class="fielddoc"><p>Semaphore resource number 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga503cda43afe85d1709ee2bc09c0f21a2adc8b9a11de305da6a091154e6cf47c01"></a>BSP_RESOURCE_NUM_1&#160;</td><td class="fielddoc"><p>Semaphore resource number 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga503cda43afe85d1709ee2bc09c0f21a2a5fe8b2260f693505e5931a594eeaca24"></a>BSP_RESOURCE_NUM_2&#160;</td><td class="fielddoc"><p>Semaphore resource number 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga503cda43afe85d1709ee2bc09c0f21a2a4eaaae7f91227bd9e8c479cb760b4bba"></a>BSP_RESOURCE_NUM_3&#160;</td><td class="fielddoc"><p>Semaphore resource number 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga503cda43afe85d1709ee2bc09c0f21a2a443f68eb7b727337cfbe8298ef9688d9"></a>BSP_RESOURCE_NUM_4&#160;</td><td class="fielddoc"><p>Semaphore resource number 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga503cda43afe85d1709ee2bc09c0f21a2ab39c6cc4d1df1c3e1a7ce601b825ed6e"></a>BSP_RESOURCE_NUM_5&#160;</td><td class="fielddoc"><p>Semaphore resource number 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga503cda43afe85d1709ee2bc09c0f21a2a4c75644193a939fac199f6a41a2bce94"></a>BSP_RESOURCE_NUM_6&#160;</td><td class="fielddoc"><p>Semaphore resource number 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga503cda43afe85d1709ee2bc09c0f21a2ab473fe8f1c4ca79c34a1fd9ad9686112"></a>BSP_RESOURCE_NUM_7&#160;</td><td class="fielddoc"><p>Semaphore resource number 7. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga72e70676360e6a4d753a8d235e6b93a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72e70676360e6a4d753a8d235e6b93a2">&#9670;&nbsp;</a></span>bsp_grp_irq_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga72e70676360e6a4d753a8d235e6b93a2">bsp_grp_irq_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Which interrupts can have callbacks registered. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga72e70676360e6a4d753a8d235e6b93a2a7478d3bbfdc1220e125de34635c0f47a"></a>BSP_GRP_IRQ_UNSUPPORTED&#160;</td><td class="fielddoc"><p>NMI Group IRQ are not supported. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaf3ee66233fc75acfcc21a97d7a767aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ee66233fc75acfcc21a97d7a767aa1">&#9670;&nbsp;</a></span>R_FSP_VersionGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_FSP_VersionGet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___r_e_n_e_s_a_s___c_o_m_m_o_n.html#unionfsp__pack__version__t">fsp_pack_version_t</a> *const&#160;</td>
          <td class="paramname"><em>p_version</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the FSP version based on compile time macros.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">p_version</td><td>Memory address to return version information to.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Version information stored. </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>The parameter p_version is NULL. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4e0c522c1bb26af24accaf20e6b87d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e0c522c1bb26af24accaf20e6b87d12">&#9670;&nbsp;</a></span>Default_Handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Default_Handler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default exception handler. </p>

</div>
</div>
<a id="gabce63124d36b500645b10016916656a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabce63124d36b500645b10016916656a0">&#9670;&nbsp;</a></span>system_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TARGET_ARM BSP_ATTRIBUTE_STACKLESS void system_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>After boot processing, LSI starts executing here. </p>

</div>
</div>
<a id="ga93f514700ccf00d08dbdcff7f1224eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f514700ccf00d08dbdcff7f1224eb2">&#9670;&nbsp;</a></span>SystemInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SystemInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initialize the MCU and the runtime environment. </p>

</div>
</div>
<a id="ga662624feaff3850ffbe7fb118ab140d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga662624feaff3850ffbe7fb118ab140d7">&#9670;&nbsp;</a></span>R_BSP_WarmStart()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_WarmStart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga6fe6dc3c0813eeae8665430a31c005b4">bsp_warm_start_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function is called at various points during the startup process. This function is declared as a weak symbol higher up in this file because it is meant to be overridden by a user implemented version. One of the main uses for this function is to call functional safety code during the startup process. To use this function just copy this function into your own code and modify it to meet your needs.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Where the code currently is in the start up process</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>All programs that are executed when a BSP_WARM_START_RESET, or BSP_WARM_START_POST_CLOCK event occurs must be placed in the LOADER section(BTCM for CR52 core, SystemRAM for CA55 core). These events occur before the copy of the application program in the startup code is executed, so the application program is on ROM and cannot be executed at that time. The FSP linker script specifies that the .warm_start section be placed in the LOADER section. Adding a section specification to the definition of a function or variable makes it easier to place it in the LOADER section. </dd></dl>

</div>
</div>
<a id="gac77675be24547fb6bd5d1829637e91ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac77675be24547fb6bd5d1829637e91ec">&#9670;&nbsp;</a></span>R_BSP_CacheEnableInst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheEnableInst </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable instruction caching. </p>

</div>
</div>
<a id="gabc01c32dcb7a3425fe60c54baa98ab06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc01c32dcb7a3425fe60c54baa98ab06">&#9670;&nbsp;</a></span>R_BSP_CacheEnableData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheEnableData </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable data caching. </p>

</div>
</div>
<a id="ga17e8fcae8250d80c4ff09dddfc9f5216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17e8fcae8250d80c4ff09dddfc9f5216">&#9670;&nbsp;</a></span>R_BSP_CacheEnableMemoryProtect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheEnableMemoryProtect </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable memory protect. </p>

</div>
</div>
<a id="gaacd407467b8c532dc381302c73ff4b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd407467b8c532dc381302c73ff4b94">&#9670;&nbsp;</a></span>R_BSP_CacheDisableInst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheDisableInst </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable instruction caching. </p>

</div>
</div>
<a id="ga723b959d26d3b1e94f40e0e059a31adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga723b959d26d3b1e94f40e0e059a31adb">&#9670;&nbsp;</a></span>R_BSP_CacheDisableData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheDisableData </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable data caching. </p>

</div>
</div>
<a id="ga42e9fd2d92b4d027c147ddb0bb5746c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e9fd2d92b4d027c147ddb0bb5746c7">&#9670;&nbsp;</a></span>R_BSP_CacheDisableMemoryProtect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheDisableMemoryProtect </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable memory protect. </p>

</div>
</div>
<a id="ga270c5ba1b3d46cb17a57adfe4b7242a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga270c5ba1b3d46cb17a57adfe4b7242a5">&#9670;&nbsp;</a></span>R_BSP_CacheCleanAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheCleanAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clean data cache by set/way. Clean means writing the cache data to memory and clear the dirty bits if there is a discrepancy between the cache and memory data. </p>

</div>
</div>
<a id="ga664f6016a9a0dd4b888c29cb8e932718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga664f6016a9a0dd4b888c29cb8e932718">&#9670;&nbsp;</a></span>R_BSP_CacheInvalidateAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheInvalidateAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Invalidate data cache by set/way. Also Invalidate instruction cache.</p>
<p>Invalidate means to delete cache data. </p>

</div>
</div>
<a id="ga0b4fdadd50909ac9cf138b75b94eed73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b4fdadd50909ac9cf138b75b94eed73">&#9670;&nbsp;</a></span>R_BSP_CacheCleanInvalidateAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheCleanInvalidateAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clean and Invalidate data cache by set/way. Also Invalidate instruction cache.</p>
<p>Clean means writing the cache data to memory and clear the dirty bits if there is a discrepancy between the cache and memory data.</p>
<p>Invalidate means to delete cache data. </p>

</div>
</div>
<a id="gaeecf0f1e037ab5e8b5db71b70a419b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeecf0f1e037ab5e8b5db71b70a419b58">&#9670;&nbsp;</a></span>R_BSP_CacheCleanRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheCleanRange </td>
          <td>(</td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>base_address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clean data cache and Invalidate instruction cache by address.</p>
<p>Clean means writing the cache data to memory and clear the dirty bits if there is a discrepancy between the cache and memory data.</p>
<p>Invalidate means to delete cache data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">base_address</td><td>Start address of area you want to Clean. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Size of area you want to Clean. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga237e58850b3d742e8043bc834758c19d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga237e58850b3d742e8043bc834758c19d">&#9670;&nbsp;</a></span>R_BSP_CacheInvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheInvalidateRange </td>
          <td>(</td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>base_address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Invalidate instruction and data cache by address.</p>
<p>Invalidate means to delete cache data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">base_address</td><td>Start address of area you want to Invalidate. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Size of area you want to Invalidate. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga65fd09e0888dd2cc15e953e365506ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65fd09e0888dd2cc15e953e365506ff5">&#9670;&nbsp;</a></span>R_BSP_CacheCleanInvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheCleanInvalidateRange </td>
          <td>(</td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>base_address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clean and Invalidate data cache and Invalidate instruction cache by address.</p>
<p>Clean means writing the cache data to memory and clear the dirty bits if there is a discrepancy between the cache and memory data.</p>
<p>Invalidate means to delete cache data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">base_address</td><td>Start address of area you want to Clean and Invalidate. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Size of area you want to Clean and Invalidate. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga033ee609e78be5790f4e938733e1c225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga033ee609e78be5790f4e938733e1c225">&#9670;&nbsp;</a></span>R_BSP_CacheL3PowerCtrl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CacheL3PowerCtrl </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Powers on and off the L3 cache way. CA55 only. </p>

</div>
</div>
<a id="gafe619cc930918e7284ff2fcf36a40781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe619cc930918e7284ff2fcf36a40781">&#9670;&nbsp;</a></span>R_BSP_FspAssert()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__WEAK void R_BSP_FspAssert </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function is called within the following macros when assertion or error conditions occur: <a class="el" href="group___b_s_p___m_c_u.html#gaa4fa8ae9390afa996af2dabee6552732">FSP_ASSERT</a>, <a class="el" href="group___b_s_p___m_c_u.html#ga06621894100b88b38975c605df78f561">FSP_ASSERT_NOT_RETURN_VALUE</a>, <a class="el" href="group___b_s_p___m_c_u.html#ga577e9b015e1b0794934fa4f2b229e52f">FSP_ERROR_RETURN</a>, <a class="el" href="group___b_s_p___m_c_u.html#gaf27c26290892ca3dcf9b1bd0b26eae44">FSP_ERROR_NOT_RETURN_VALUE</a></p>
<p>This function is declared as a weak symbol because it is meant to be overridden by the user. To use this function just copy this function into your own code and modify it to meet your needs. </p>

</div>
</div>
<a id="ga50cae0c65c54074c32d30eb4108d9a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cae0c65c54074c32d30eb4108d9a09">&#9670;&nbsp;</a></span>R_FSP_CurrentIrqGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE IRQn_Type R_FSP_CurrentIrqGet </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Return active interrupt vector number value</p>
<dl class="section return"><dt>Returns</dt><dd>Active interrupt vector number value </dd></dl>

</div>
</div>
<a id="gaac289335b731d0bdb5cb8e6d243898ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac289335b731d0bdb5cb8e6d243898ef">&#9670;&nbsp;</a></span>R_FSP_SystemClockHzGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t R_FSP_SystemClockHzGet </td>
          <td>(</td>
          <td class="paramtype">fsp_priv_clock_t&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the frequency of a system clock.</p>
<dl class="section return"><dt>Returns</dt><dd>Frequency of requested clock in Hertz. </dd></dl>

</div>
</div>
<a id="gaf3219448adfd1531cf69f68697ab184b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3219448adfd1531cf69f68697ab184b">&#9670;&nbsp;</a></span>R_BSP_SoftwareDelay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_SoftwareDelay </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>delay</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#gafd98e2a6f080d6a52a3ef72e3d731b2b">bsp_delay_units_t</a>&#160;</td>
          <td class="paramname"><em>units</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay for at least the specified duration in units and return. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">delay</td><td>The number of 'units' to delay. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">units</td><td>The 'base' (bsp_delay_units_t) for the units specified. Valid values are: BSP_DELAY_UNITS_SECONDS, BSP_DELAY_UNITS_MILLISECONDS, BSP_DELAY_UNITS_MICROSECONDS.<br />
 For example:<br />
 At 200 MHz one cycle takes 1/200 microsecond or 5 nanoseconds.<br />
 At 800 MHz one cycle takes 1/800 microsecond or 1.25 nanoseconds.<br />
 Therefore one run through bsp_prv_software_delay_loop() takes: ~ (1.25 * BSP_DELAY_LOOP_CYCLES) or 5 ns. A delay of 2 us therefore requires 2000ns/5ns or 400 loops.</td></tr>
  </table>
  </dd>
</dl>
<p>The 'theoretical' maximum delay that may be obtained is determined by a full 32 bit loop count and the system clock rate. @200MHz: ((0xFFFFFFFF loops * 4 cycles /loop) / 200000000) = 85 seconds. @800MHz: ((0xFFFFFFFF loops * 4 cycles /loop) / 800000000) = 21 seconds.</p>
<p>Note that requests for very large delays will be affected by rounding in the calculations and the actual delay achieved may be slightly longer. @200 MHz, for example, a request for 85 seconds will be closer to 86 seconds.</p>
<p>Note also that if the calculations result in a loop_cnt of zero, the bsp_prv_software_delay_loop() function is not called at all. In this case the requested delay is too small (nanoseconds) to be carried out by the loop itself, and the overhead associated with executing the code to just get to this point has certainly satisfied the requested delay.</p>
<dl class="section note"><dt>Note</dt><dd><a class="el" href="group___b_s_p___m_c_u.html#gaf3219448adfd1531cf69f68697ab184b">R_BSP_SoftwareDelay()</a> obtains the system clock value by reading the SystemCoreClock variable. Therefore, <a class="el" href="group___b_s_p___m_c_u.html#gaf3219448adfd1531cf69f68697ab184b">R_BSP_SoftwareDelay()</a> cannot be used until after the SystemCoreClock has been updated. The SystemCoreClock is updated by executing SystemCoreClockUpdate() in startup; users cannot call <a class="el" href="group___b_s_p___m_c_u.html#gaf3219448adfd1531cf69f68697ab184b">R_BSP_SoftwareDelay()</a> inside R_BSP_WarmStart(BSP_WARM_START_RESET) and R_BSP_WarmStart(BSP_WARM_START_POST_CLOCK) since they are invoked before SystemCoreClockUpdate() in startup.</dd>
<dd>
This function will delay for <b>at least</b> the specified duration. Due to overhead in calculating the correct number of loops to delay, very small delay values (generally 1-5 microseconds) may be significantly longer than specified. Approximate overhead for this function is as follows:<ul>
<li>CR52: 94-117 cycles</li>
</ul>
</dd>
<dd>
If more accurate microsecond timing must be performed in software it is recommended to use bsp_prv_software_delay_loop() directly. In this case, use BSP_DELAY_LOOP_CYCLES or BSP_DELAY_LOOPS_CALCULATE() to convert a calculated delay cycle count to a number of software delay loops.</dd>
<dd>
Delays may be longer than expected when compiler optimization is turned off. </dd></dl>

</div>
</div>
<a id="ga748ada5dc62c546996ef994906339e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga748ada5dc62c546996ef994906339e2a">&#9670;&nbsp;</a></span>R_FSP_IsrContextSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_FSP_IsrContextSet </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>p_context</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the ISR context associated with the requested IRQ. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>IRQ number (parameter checking must ensure the IRQ number is valid before calling this function. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_context</td><td>ISR context for IRQ. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac5ab1bff3470f556f071479b4e37c446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5ab1bff3470f556f071479b4e37c446">&#9670;&nbsp;</a></span>R_BSP_IrqClearPending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_BSP_IrqClearPending </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear the GIC pending interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt for which to clear the Pending bit. Note that the enums listed for IRQn_Type are only those for the Cortex Processor Exceptions Numbers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga65748aa334ce614fa081fc278b9c8494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65748aa334ce614fa081fc278b9c8494">&#9670;&nbsp;</a></span>R_BSP_IrqPendingGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t R_BSP_IrqPendingGet </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the GIC pending interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt that gets a pending bit.. Note that the enums listed for IRQn_Type are only those for the Cortex Processor Exceptions Numbers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Value indicating the status of the level interrupt. </dd></dl>

</div>
</div>
<a id="ga6ccf3aab32add894e75732d9de1f8471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ccf3aab32add894e75732d9de1f8471">&#9670;&nbsp;</a></span>R_BSP_IrqCfg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_BSP_IrqCfg </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>priority</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>p_context</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the interrupt priority and context.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>The IRQ number to configure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>GIC priority of the interrupt </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_context</td><td>The interrupt context is a pointer to data required in the ISR. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafef8d1e57b960ba925b7ab80125094d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafef8d1e57b960ba925b7ab80125094d5">&#9670;&nbsp;</a></span>R_BSP_IrqEnableNoClear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_BSP_IrqEnableNoClear </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the IRQ in the GIC (Without clearing the pending bit).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>The IRQ number to enable. Note that the enums listed for IRQn_Type are only those for the Cortex Processor Exceptions Numbers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab0d17b02ff55fa9f7984750ea7f0c923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0d17b02ff55fa9f7984750ea7f0c923">&#9670;&nbsp;</a></span>R_BSP_IrqEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_BSP_IrqEnable </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the IRQ in the GIC (With clearing the pending bit).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>The IRQ number to enable. Note that the enums listed for IRQn_Type are only those for the Cortex Processor Exceptions Numbers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5775c188d28c2f23e8c45fd07c10e400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5775c188d28c2f23e8c45fd07c10e400">&#9670;&nbsp;</a></span>R_BSP_IrqDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_BSP_IrqDisable </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables interrupts in the GIC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>The IRQ number to disable in the GIC. Note that the enums listed for IRQn_Type are only those for the Cortex Processor Exceptions Numbers. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaabd2e146363f744626c3f79674585d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabd2e146363f744626c3f79674585d79">&#9670;&nbsp;</a></span>R_BSP_IrqCfgEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_BSP_IrqCfgEnable </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>priority</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>p_context</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the interrupt priority and context, clears pending interrupts, then enables the interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>GIC priority of the interrupt </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_context</td><td>The interrupt context is a pointer to data required in the ISR. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga52760d5d7a8ac818ad0dcdd9006e6d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52760d5d7a8ac818ad0dcdd9006e6d55">&#9670;&nbsp;</a></span>R_FSP_IsrContextGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void* R_FSP_IsrContextGet </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finds the ISR context associated with the requested IRQ. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>IRQ number (parameter checking must ensure the IRQ number is valid before calling this function. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>ISR context for IRQ. </dd></dl>

</div>
</div>
<a id="ga2a594f6593b5b072a0f35908e3bbb544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a594f6593b5b072a0f35908e3bbb544">&#9670;&nbsp;</a></span>R_BSP_IrqDetectTypeSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_BSP_IrqDetectTypeSet </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>detect_type</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the interrupt detect type.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>The IRQ number to configure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">detect_type</td><td>GIC detect type of the interrupt (0 : active-HIGH level, 1 : rising edge-triggerd). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad78393f9e60839ed53080fa1c5fe508e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad78393f9e60839ed53080fa1c5fe508e">&#9670;&nbsp;</a></span>R_BSP_IrqGroupSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_BSP_IrqGroupSet </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt_group</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the interrupt Group.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>The IRQ number to configure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interrupt_group</td><td>GIC interrupt group number ( 0 : FIQ, 1 : IRQ ). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga50b5351a75bffa4034bc290cc8dbd7c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50b5351a75bffa4034bc290cc8dbd7c0">&#9670;&nbsp;</a></span>R_BSP_IrqMaskLevelSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_BSP_IrqMaskLevelSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask_level</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the interrupt mask level.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mask_level</td><td>The interrupt mask level </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8ad119dedaaa54c979cf5601a1870e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ad119dedaaa54c979cf5601a1870e92">&#9670;&nbsp;</a></span>R_BSP_IrqMaskLevelGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t R_BSP_IrqMaskLevelGet </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the interrupt mask level.</p>
<dl class="section return"><dt>Returns</dt><dd>Value indicating the interrupt mask level. </dd></dl>

</div>
</div>
<a id="ga6a9c6b74983237446de75a9d9b65e752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a9c6b74983237446de75a9d9b65e752">&#9670;&nbsp;</a></span>R_BSP_RegisterProtectEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_RegisterProtectEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga8f69caf459fd80173db15fdee8bc6fa3">bsp_reg_protect_t</a>&#160;</td>
          <td class="paramname"><em>regs_to_protect</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable register protection. Registers that are protected cannot be written to. Register protection is enabled by using the Protect Register (PRCR) and the MPC's Write-Protect Register (PWPR).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">regs_to_protect</td><td>Registers which have write protection enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1bb35164e7e044bd1878a4ce015199c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bb35164e7e044bd1878a4ce015199c3">&#9670;&nbsp;</a></span>R_BSP_RegisterProtectDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_RegisterProtectDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga8f69caf459fd80173db15fdee8bc6fa3">bsp_reg_protect_t</a>&#160;</td>
          <td class="paramname"><em>regs_to_unprotect</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable register protection. Registers that are protected cannot be written to. Register protection is disabled by using the Protect Register (PRCR) and the MPC's Write-Protect Register (PWPR).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">regs_to_unprotect</td><td>Registers which have write protection disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga306fec4341f347c392f7327db00ea187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga306fec4341f347c392f7327db00ea187">&#9670;&nbsp;</a></span>R_BSP_SystemReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_SystemReset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Occur the system software reset. </p>

</div>
</div>
<a id="gabad9b078c0d69513c6066e0bd76acf9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabad9b078c0d69513c6066e0bd76acf9d">&#9670;&nbsp;</a></span>R_BSP_CpuReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CpuReset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga6e8909ce807437506d18010fe094ef4b">bsp_reset_t</a>&#160;</td>
          <td class="paramname"><em>cpu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Occur the CPU software reset.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cpu</td><td>to be reset state.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>With Cortex-A55, you cannot use resets that are not automatically released when a software reset is executed. </dd></dl>

</div>
</div>
<a id="ga57620979524740b878245a5300b8975a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57620979524740b878245a5300b8975a">&#9670;&nbsp;</a></span>R_BSP_CpuResetAutoRelease()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CpuResetAutoRelease </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga6e8909ce807437506d18010fe094ef4b">bsp_reset_t</a>&#160;</td>
          <td class="paramname"><em>cpu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Occur the CPU software reset. When using this function, the CPU reset state is automatically released after an elapsed time corresponding to the setting value in SCKCR2.DIVSELSUB bit.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cpu</td><td>to be reset state. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8a00d4b57e8222447d1d935bbd515429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a00d4b57e8222447d1d935bbd515429">&#9670;&nbsp;</a></span>R_BSP_CpuResetRelease()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_CpuResetRelease </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga6e8909ce807437506d18010fe094ef4b">bsp_reset_t</a>&#160;</td>
          <td class="paramname"><em>cpu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Release the CPU reset state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cpu</td><td>to be release reset state. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6811d366401a1e51c57d2decce1ca284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6811d366401a1e51c57d2decce1ca284">&#9670;&nbsp;</a></span>R_BSP_ModuleResetEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_ModuleResetEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga2ad788416478d6d6ea7398fd9ca84289">bsp_module_reset_t</a>&#160;</td>
          <td class="paramname"><em>module_to_enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable module reset state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">module_to_enable</td><td>Modules to enable module reset state. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga34fafd599086d2558b06e52c1181235a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34fafd599086d2558b06e52c1181235a">&#9670;&nbsp;</a></span>R_BSP_ModuleResetDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_ModuleResetDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga2ad788416478d6d6ea7398fd9ca84289">bsp_module_reset_t</a>&#160;</td>
          <td class="paramname"><em>module_to_disable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable module reset state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">module_to_disable</td><td>Modules to disable module reset state.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After reset release is performed by the module control register, a dummy read is performed to allow access to other than the RTC and LCDC. This is done several times according to the RZ microprocessor manual. However, the dummy read count for the RTC and LCDC may not be met depending on the device used. In that case, please perform additional dummy read processing after API execution. For example, in the case of RZT2H, 300 dummy reads are required for RTC and 100 dummy reads are required for LCDC. </dd></dl>

</div>
</div>
<a id="ga73859f9b8df6981b869024d0b9a86bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73859f9b8df6981b869024d0b9a86bdb">&#9670;&nbsp;</a></span>__sinf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TFU_INLINE float __sinf </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>angle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculates sine of the given angle. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">angle</td><td>The value of an angle in radian.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Sine</td><td>value of an angle. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga64ff048b8398edee6c87652cce7553fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64ff048b8398edee6c87652cce7553fd">&#9670;&nbsp;</a></span>__cosf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TFU_INLINE float __cosf </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>angle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculates cosine of the given angle. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">angle</td><td>The value of an angle in radian.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Cosine</td><td>value of an angle. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2fdd7030166ab85ca5bd585be0fba4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fdd7030166ab85ca5bd585be0fba4f8">&#9670;&nbsp;</a></span>__sincosf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TFU_INLINE void __sincosf </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>angle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float *&#160;</td>
          <td class="paramname"><em>sin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float *&#160;</td>
          <td class="paramname"><em>cos</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculates sine and cosine of the given angle. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">angle</td><td>The value of an angle in radian. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">sin</td><td>Sine value of an angle. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cos</td><td>Cosine value of an angle. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga47132d9b15462b6fa520d6612e49a7c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47132d9b15462b6fa520d6612e49a7c2">&#9670;&nbsp;</a></span>__atan2f()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TFU_INLINE float __atan2f </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>y_cord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>x_cord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculates the arc tangent based on given X-cordinate and Y-cordinate values. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">y_cord</td><td>Y-Axis cordinate value. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">x_cord</td><td>X-Axis cordinate value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Arc</td><td>tangent for given values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacfd4a6d1bfb10481a6bf97427b88b665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfd4a6d1bfb10481a6bf97427b88b665">&#9670;&nbsp;</a></span>__hypotf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TFU_INLINE float __hypotf </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>x_cord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>y_cord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculates the hypotenuse based on given X-cordinate and Y-cordinate values. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">y_cord</td><td>Y-cordinate value. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">x_cord</td><td>X-cordinate value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Hypotenuse</td><td>for given values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga24bdcc94ec3b4abfc959e3e375f99b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24bdcc94ec3b4abfc959e3e375f99b37">&#9670;&nbsp;</a></span>__atan2hypotf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TFU_INLINE void __atan2hypotf </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>y_cord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>x_cord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float *&#160;</td>
          <td class="paramname"><em>atan2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float *&#160;</td>
          <td class="paramname"><em>hypot</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculates the arc tangent and hypotenuse based on given X-cordinate and Y-cordinate values. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">y_cord</td><td>Y-cordinate value. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">x_cord</td><td>X-cordinate value. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">atan2</td><td>Arc tangent for given values. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">hypot</td><td>Hypotenuse for given values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8f03584966c407067881e9d2e8d36789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f03584966c407067881e9d2e8d36789">&#9670;&nbsp;</a></span>__sinfx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TFU_INLINE uint32_t __sinfx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>angle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculates sine of the given angle. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">angle</td><td>The value of an angle.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Sine</td><td>value of an angle. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf9140797025203420602db396a301d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9140797025203420602db396a301d08">&#9670;&nbsp;</a></span>__cosfx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TFU_INLINE uint32_t __cosfx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>angle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculates cosine of the given angle. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">angle</td><td>The value of an angle in radian.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Cosine</td><td>value of an angle. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga80686ad05220106c4d92b1df7d48240d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80686ad05220106c4d92b1df7d48240d">&#9670;&nbsp;</a></span>__sincosfx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TFU_INLINE void __sincosfx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>angle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>sin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cos</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculates sine and cosine of the given angle. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">angle</td><td>The value of an angle. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">sin</td><td>Sine value of an angle. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cos</td><td>Cosine value of an angle. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8b0b7a594d5cb348607c4a610cf3bae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b0b7a594d5cb348607c4a610cf3bae8">&#9670;&nbsp;</a></span>__atan2fx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TFU_INLINE uint32_t __atan2fx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>y_cord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>x_cord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculates the arc tangent based on given X-cordinate and Y-cordinate values. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">y_cord</td><td>Y-Axis cordinate value. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">x_cord</td><td>X-Axis cordinate value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Arc</td><td>tangent for given values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7f4fe667a0c9ef316af0f73d36477e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f4fe667a0c9ef316af0f73d36477e40">&#9670;&nbsp;</a></span>__hypotfx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TFU_INLINE int32_t __hypotfx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>x_cord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>y_cord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculates the hypotenuse based on given X-cordinate and Y-cordinate values. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">y_cord</td><td>Y-cordinate value. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">x_cord</td><td>X-cordinate value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Hypotenuse</td><td>for given values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga722688129c2cd04e684585e2e0955a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga722688129c2cd04e684585e2e0955a35">&#9670;&nbsp;</a></span>__atan2hypotfx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_TFU_INLINE void __atan2hypotfx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>y_cord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>x_cord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>atan2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>hypot</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculates the arc tangent and hypotenuse based on given X-cordinate and Y-cordinate values. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">y_cord</td><td>Y-cordinate value. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">x_cord</td><td>X-cordinate value. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">atan2</td><td>Arc tangent for given values. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">hypot</td><td>Hypotenuse for given values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafb27e0f33f7d002838af6b4acff40adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb27e0f33f7d002838af6b4acff40adc">&#9670;&nbsp;</a></span>r_bsp_software_delay_loop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BSP_ATTRIBUTE_STACKLESS void r_bsp_software_delay_loop </td>
          <td>(</td>
          <td class="paramtype">__attribute__((unused)) uint32_t&#160;</td>
          <td class="paramname"><em>loop_cnt</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This assembly language routine takes roughly 4 cycles per loop. 2 additional cycles occur when the loop exits. The 'naked' attribute indicates that the specified function does not need prologue/epilogue sequences generated by the compiler. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">loop_cnt</td><td>The number of loops to iterate. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaed27ea47f0c85a1af9bb515600d5e2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed27ea47f0c85a1af9bb515600d5e2ba">&#9670;&nbsp;</a></span>R_BSP_GroupIrqWrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_GroupIrqWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga72e70676360e6a4d753a8d235e6b93a2">bsp_grp_irq_t</a>&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void(*)(<a class="el" href="group___b_s_p___m_c_u.html#ga72e70676360e6a4d753a8d235e6b93a2">bsp_grp_irq_t</a> irq)&#160;</td>
          <td class="paramname"><em>p_callback</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register a callback function for supported interrupts. If NULL is passed for the callback argument then any previously registered callbacks are unregistered.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt for which to register a callback. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_callback</td><td>Pointer to function to call when interrupt occurs.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_ERR_UNSUPPORTED</td><td>NMI Group IRQ are not supported in RZ/A3UL. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa370ccda0b910fff325d01a1371cabe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa370ccda0b910fff325d01a1371cabe4">&#9670;&nbsp;</a></span>R_BSP_GICD_SetCtlr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_SetCtlr </td>
          <td>(</td>
          <td class="paramtype">bsp_gicd_ctlr_bit_t&#160;</td>
          <td class="paramname"><em>bit</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set GICD_CTLR Register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>Set value of GICD_CTRL register bit. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0ef0d4188e9333adf961545ef24ddcee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ef0d4188e9333adf961545ef24ddcee">&#9670;&nbsp;</a></span>R_BSP_GICD_GetCtlr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_GICD_GetCtlr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get value of GICD_CTLR Register.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">GICD_CTLR</td><td>register value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8e1cb1714680df9f48c4727ac63b5407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e1cb1714680df9f48c4727ac63b5407">&#9670;&nbsp;</a></span>R_BSP_GICD_Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_Enable </td>
          <td>(</td>
          <td class="paramtype">bsp_gicd_ctlr_bit_t&#160;</td>
          <td class="paramname"><em>bit</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the values specified in the argument to EnableGrp0 bit, EnableGrp1NS bit, and EnableGrp1S bit of GICD_CTLR, to enable interrupts for any interrupt group.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>Set value of GICD_CTRL register bit. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9fc5168c5dbe2f087cbe453c8e1c276b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fc5168c5dbe2f087cbe453c8e1c276b">&#9670;&nbsp;</a></span>R_BSP_GICD_Disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_Disable </td>
          <td>(</td>
          <td class="paramtype">bsp_gicd_ctlr_bit_t&#160;</td>
          <td class="paramname"><em>bit</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the values specified in the argument to EnableGrp0 bit, EnableGrp1NS bit, and EnableGrp1S bit of GICD_CTLR, to disable interrupts for any interrupt group.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>Clear value of GICD_CTRL register bit. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga885fa614e032195066ba9ca2259b9790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga885fa614e032195066ba9ca2259b9790">&#9670;&nbsp;</a></span>R_BSP_GICD_AffinityRouteEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_AffinityRouteEnable </td>
          <td>(</td>
          <td class="paramtype">bsp_gicd_ctlr_bit_t&#160;</td>
          <td class="paramname"><em>bit</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the values specified in the argument to ARE_S bit and ARE_NS bit of GICD_CTLR, to enable Affinity Routing for Secure state and/or Non-secure state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>Set value of GICD_CTRL register bit. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa82bf875c48071b3bffe42fefda28502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa82bf875c48071b3bffe42fefda28502">&#9670;&nbsp;</a></span>R_BSP_GICD_SpiEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_SpiEnable </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable interrupt forwarding to the CPU interface by set the bit of GICD_ISENABLERn to 1 corresponding to the ID specified in the argument.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6316a673136f5eb20ad4bef9f5f5a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6316a673136f5eb20ad4bef9f5f5a36">&#9670;&nbsp;</a></span>R_BSP_GICD_SpiDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_SpiDisable </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable interrupt forwarding to the CPU interface by set the bit of GICD_ICENABLERn to 1 corresponding to the ID specified in the argument.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4269ebaa5ff2890d63b18c75dd95864f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4269ebaa5ff2890d63b18c75dd95864f">&#9670;&nbsp;</a></span>R_BSP_GICD_SetSpiPriority()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_SetSpiPriority </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>priority</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the value specified for GICD_IPRIORITYRn to set the interrupt priority for the specified ID.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>Interrupt Priority. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1ede263a5c479b1138042d0bf8c615d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ede263a5c479b1138042d0bf8c615d4">&#9670;&nbsp;</a></span>R_BSP_GICD_GetSpiPriority()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_GICD_GetSpiPriority </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the interrupt priority for the specified ID by reads the value of GICD_IPRIORITYRn.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">interrupt</td><td>priority. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga20aca49083178e86ad82c8208ea36a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20aca49083178e86ad82c8208ea36a74">&#9670;&nbsp;</a></span>R_BSP_GICD_SetSpiRoute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_SetSpiRoute </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>route</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bsp_gicd_irouter_route_t&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set affinity routing information that is SPI Affinity level and routing mode to GICD_IROUTERn.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">route</td><td>Affinity route settings. Since it will be used as it is as the setting value of the Affinity level, write the value of Aff0 from bit 7 to bit 0, the value of Aff1 from bit 15 to bit 8, the value of Aff2 from bit 23 to bit 16, and the value of Aff3 from bit 39 to bit 32. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Mode of routing </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9081ed582b9e1c78003a062285aa1f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9081ed582b9e1c78003a062285aa1f70">&#9670;&nbsp;</a></span>R_BSP_GICD_GetSpiRoute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t R_BSP_GICD_GetSpiRoute </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get affinity routing information that is SPI Affinity level and routing mode by reads GICD_IROUTERn.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">interrupt</td><td>routing information. Aff0 is stored in bit 7 to bit 0, Aff1 in bit 15 to bit 8, Aff2 in bit 23 to bit 16, Routing mode in bit 31, and Aff3 in bit 39 to bit 32. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga48211fb422e78e502e4c757b1f2e179b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48211fb422e78e502e4c757b1f2e179b">&#9670;&nbsp;</a></span>R_BSP_GICD_SetSpiSense()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_SetSpiSense </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bsp_gicd_icfgr_sense_t&#160;</td>
          <td class="paramname"><em>sense</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set interrupt as edge-triggered or level-sensitive.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sense</td><td>Interrupt trigger sense. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga067f149052172f53f360e9fdb497f8b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga067f149052172f53f360e9fdb497f8b5">&#9670;&nbsp;</a></span>R_BSP_GICD_GetSpiSense()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_GICD_GetSpiSense </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get interrupt trigger information.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Value</td><td>that means interrupt trigger sense, which is edge-triggered or level-sensitive. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa7fbd2821e00d33286074a1e8d3355b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7fbd2821e00d33286074a1e8d3355b5">&#9670;&nbsp;</a></span>R_BSP_GICD_SetSpiPending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_SetSpiPending </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the specified interrupt to the pending state by write to GICD_ISPENDRn.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5d4b3b34c8f13b4ffa9cf1a6d3cc446c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d4b3b34c8f13b4ffa9cf1a6d3cc446c">&#9670;&nbsp;</a></span>R_BSP_GICD_GetSpiPending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_GICD_GetSpiPending </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the specified interrupt to the pending state by write to GICD_ISPENDRn.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Information</td><td>of SPI pending. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4968884233545abdbd7dd0b258e0b628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4968884233545abdbd7dd0b258e0b628">&#9670;&nbsp;</a></span>R_BSP_GICD_SetSpiClearPending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_SetSpiClearPending </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear the specified interrupt to the pending state by write to GICD_ICPENDRn.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga24cf89b4eb3fbd1b8619e4a7374a294c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24cf89b4eb3fbd1b8619e4a7374a294c">&#9670;&nbsp;</a></span>R_BSP_GICD_GetSpiClearPending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_GICD_GetSpiClearPending </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets information about whether the specified interrupt is pending state by reading the value of GICD_ICPENDRn.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Information</td><td>of SPI pending. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac1e6b331260b2ef8c64405de6526b738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1e6b331260b2ef8c64405de6526b738">&#9670;&nbsp;</a></span>R_BSP_GICD_SetSpiSecurity()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_SetSpiSecurity </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bsp_gic_igroupr_secure_t&#160;</td>
          <td class="paramname"><em>group</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set SPI security group. The combination of the modifier bit of GICD_IGRPMODR and the status bit of GICD_IGROUPR determines whether the security group is Secure Group 0, Non-Secure Group 1, or Secure Group 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">group</td><td>Security group. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafc1a4b1b37cefc110ead26820a05eb3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc1a4b1b37cefc110ead26820a05eb3e">&#9670;&nbsp;</a></span>R_BSP_GICD_SetSpiSecurityLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_SetSpiSecurityLine </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>line</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bsp_gic_igroupr_secure_t&#160;</td>
          <td class="paramname"><em>group</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets SPI security group with each 32 interrupts (each line). The combination of the modifier bit of GICD_IGRPMODR and the status bit of GICD_IGROUPR determines whether the security group is Secure Group 0, Non-Secure Group 1, or Secure Group 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">line</td><td>Line of GICD_IGRPMODRn register. Line is the quotient of the interrupt ID divided by 32. For example, an interrupt with IDs 32 to 63 corresponds to line 1. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">group</td><td>Security group. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga683d4c0f50fa055ea7a1714f4d872a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga683d4c0f50fa055ea7a1714f4d872a4b">&#9670;&nbsp;</a></span>R_BSP_GICD_SetSpiSecurityAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_SetSpiSecurityAll </td>
          <td>(</td>
          <td class="paramtype">bsp_gic_igroupr_secure_t&#160;</td>
          <td class="paramname"><em>group</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set SPI security group for all GICD_IGRPMODRn register. The combination of the modifier bit of GICD_IGRPMODR and the status bit of GICD_IGROUPR determines whether the security group is Secure Group 0, Non-Secure Group 1, or Secure Group 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">group</td><td>Security group. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7e2f5c2b57b347f6ac4d5ae3d1b3a7a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e2f5c2b57b347f6ac4d5ae3d1b3a7a9">&#9670;&nbsp;</a></span>R_BSP_GICD_SetSpiClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICD_SetSpiClass </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bsp_gicd_iclar_class_t&#160;</td>
          <td class="paramname"><em>class_group</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets whether the Class0 or Class1 class is the target of the SPI.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">class_group</td><td>Interrupt class.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>R_BSP_GICR_SetClass can be set whether each interrupt is Class0 or Class1. </dd></dl>

</div>
</div>
<a id="ga9d76d351728fc641dc644c1019602d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d76d351728fc641dc644c1019602d2c">&#9670;&nbsp;</a></span>R_BSP_GICR_Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICR_Enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables Redistributor and configue power management by access GICR_PWRR and GICR_WAKER. This BSP sets GICR_WAKER.ProcessorSleep to 0, so wake_request signal wake-up the core when the core is powered off is disabled. </p>

</div>
</div>
<a id="gaa38f3f50c35b2c620dc21af6e46092de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa38f3f50c35b2c620dc21af6e46092de">&#9670;&nbsp;</a></span>R_BSP_GICR_SgiPpiEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICR_SgiPpiEnable </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable SGI or PPI forwarding to the CPU interface by set the bit of GICR_ISENABLER0 to 1 corresponding to the ID specified in the argument.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga69fe4f33b05210be969851ad7b5c6974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69fe4f33b05210be969851ad7b5c6974">&#9670;&nbsp;</a></span>R_BSP_GICR_SgiPpiDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICR_SgiPpiDisable </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable SGI of PPI forwarding to the CPU interface by set the bit of GICR_ICENABLER0 to 1 corresponding to the ID specified in the argument.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga12cc73241de3788a10c87cb62e97d632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12cc73241de3788a10c87cb62e97d632">&#9670;&nbsp;</a></span>R_BSP_GICR_SetSgiPpiPriority()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICR_SetSgiPpiPriority </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>priority</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the value specified for GICR_IPRIORITYRn to set the interrupt priority for the specified ID.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>Interrupt Priority. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0c1aada9ea93aedff14d46aeeef99f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c1aada9ea93aedff14d46aeeef99f4b">&#9670;&nbsp;</a></span>R_BSP_GICR_GetSgiPpiPriority()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_GICR_GetSgiPpiPriority </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the interrupt priority for the specified ID by reads the value of GICR_IPRIORITYRn.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">interrupt</td><td>priority. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaed72366367119323a860f46f748b2dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed72366367119323a860f46f748b2dd6">&#9670;&nbsp;</a></span>R_BSP_GICR_SetSgiPpiSense()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICR_SetSgiPpiSense </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bsp_gicd_icfgr_sense_t&#160;</td>
          <td class="paramname"><em>sense</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set interrupt as edge-triggered or level-sensitive.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sense</td><td>Interrupt trigger sense. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad00142e8b89da6d0f1cf43dda21fbd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad00142e8b89da6d0f1cf43dda21fbd43">&#9670;&nbsp;</a></span>R_BSP_GICR_GetSgiPpiSense()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_GICR_GetSgiPpiSense </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get interrupt trigger information.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Value</td><td>that means interrupt trigger sense, which is edge-triggered or level-sensitive. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafaa816a35fb6e6c2ebb64b2f5b81aa7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaa816a35fb6e6c2ebb64b2f5b81aa7c">&#9670;&nbsp;</a></span>R_BSP_GICR_SetSgiPpiPending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICR_SetSgiPpiPending </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the specified interrupt to the pending state by write to GICR_ISPENDR0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1bfe6ffa4c1faaaa9535c251783eef24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bfe6ffa4c1faaaa9535c251783eef24">&#9670;&nbsp;</a></span>R_BSP_GICR_GetSgiPpiPending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_GICR_GetSgiPpiPending </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets information about whether the specified interrupt is pending state by reading the value of GICR_ISPENDR0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Information</td><td>of SGI or PPI pending. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1c610180e667f87f221b40ed712f60a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c610180e667f87f221b40ed712f60a1">&#9670;&nbsp;</a></span>R_BSP_GICR_SetSgiPpiClearPending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICR_SetSgiPpiClearPending </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear the specified interrupt to the pending state by write to GICR_ICPENDR0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga93cd3ea2e5ccbb32c13a9e8b16e12ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93cd3ea2e5ccbb32c13a9e8b16e12ef8">&#9670;&nbsp;</a></span>R_BSP_GICR_GetSgiPpiClearPending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_GICR_GetSgiPpiClearPending </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets information about whether the specified interrupt is pending state by reading the value of GICR_ICPENDR0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Information</td><td>of SGI or PPI pending. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga21688e844ff7fca83f37b8944e704940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21688e844ff7fca83f37b8944e704940">&#9670;&nbsp;</a></span>R_BSP_GICR_SetSgiPpiSecurity()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICR_SetSgiPpiSecurity </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bsp_gic_igroupr_secure_t&#160;</td>
          <td class="paramname"><em>group</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set SGI and PPI security group. The combination of the modifier bit of GICR_IGRPMODR0 and the status bit of GICR_IGROUPR determines whether the security group is Secure Group 0, Non-Secure Group 1, or Secure Group 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">group</td><td>Security group. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaaf776d4260e369e52c32766c488e7c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf776d4260e369e52c32766c488e7c17">&#9670;&nbsp;</a></span>R_BSP_GICR_SetSgiPpiSecurityLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICR_SetSgiPpiSecurityLine </td>
          <td>(</td>
          <td class="paramtype">bsp_gic_igroupr_secure_t&#160;</td>
          <td class="paramname"><em>group</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets security group for all SGI and PPI. The combination of the modifier bit of GICR_IGRPMODR0 and the status bit of GICR_IGROUPR0 determines whether the security group is Secure Group 0, Non-Secure Group 1, or Secure Group 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">group</td><td>Security group. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga62ae4c72450538522511eb0d9338ba56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62ae4c72450538522511eb0d9338ba56">&#9670;&nbsp;</a></span>R_BSP_GICR_SetClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICR_SetClass </td>
          <td>(</td>
          <td class="paramtype">bsp_gicd_iclar_class_t&#160;</td>
          <td class="paramname"><em>class_group</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the interrupt class to either Class0 or Class1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">class_group</td><td>Interrupt class group. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga43d0a1024c70b408999404e2c4f2b608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43d0a1024c70b408999404e2c4f2b608">&#9670;&nbsp;</a></span>R_BSP_GICR_GetRoute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_GICR_GetRoute </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get routing information (Affinity level value) by reading bit[63:32] of GICR_TYPER.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">value</td><td>interrupt routing information. Aff3 is stored from bit 31 to bit 24, Aff2 from bit 23 to bit 16, Aff1 from bit15 to 8, and Aff0 from bit 7 to 0. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga44b6c52d5c2475c7cc1cb83274e5d8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44b6c52d5c2475c7cc1cb83274e5d8c2">&#9670;&nbsp;</a></span>R_BSP_GICC_SetMaskLevel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICC_SetMaskLevel </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mask_level</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set interrupt mask level to Interrupt Priority Mask Register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mask_level</td><td>Mask level. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac0d2479e09bf2b29a6b6a177ebd48ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0d2479e09bf2b29a6b6a177ebd48ffb">&#9670;&nbsp;</a></span>R_BSP_GICC_GetMaskLevel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t R_BSP_GICC_GetMaskLevel </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get interrupt mask level information from Interrupt Priority Mask Register.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Information</td><td>of mask level. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf5af1fa46285ebf9efe1f20d0b8bf365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5af1fa46285ebf9efe1f20d0b8bf365">&#9670;&nbsp;</a></span>R_BSP_GICC_SetEoiGrp0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICC_SetEoiGrp0 </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set end of interrupt to End Of Interrupt Register 0 for Group 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaedb41c245a0acf5f4fefb37144004ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedb41c245a0acf5f4fefb37144004ba7">&#9670;&nbsp;</a></span>R_BSP_GICC_SetEoiGrp1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_GICC_SetEoiGrp1 </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set end of interrupt to End Of Interrupt Register 1 for Group 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number ID. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaebc2cf6d00b4ddb54338d432d8dba882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebc2cf6d00b4ddb54338d432d8dba882">&#9670;&nbsp;</a></span>R_BSP_GICC_Get_IntIdGrp0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_GICC_Get_IntIdGrp0 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get interrupt ID being asserted from Group 0 by reading Interrupt Acknowledge Register 0.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Interrupt</td><td>ID number. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9afd476ee7fab23f1545eb2af5c77f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9afd476ee7fab23f1545eb2af5c77f84">&#9670;&nbsp;</a></span>R_BSP_GICC_Get_IntIdGrp1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_GICC_Get_IntIdGrp1 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get interrupt ID being asserted from Group 1 by reading Interrupt Acknowledge Register 1.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Interrupt</td><td>ID number. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2de8191850f60f69955bf0a0a532ee42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de8191850f60f69955bf0a0a532ee42">&#9670;&nbsp;</a></span>R_BSP_MmuVatoPa()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_MmuVatoPa </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>vaddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>p_paddress</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Convert virtual address into physical address.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">vaddress</td><td>Virtual address to convert. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">p_paddress</td><td>Pointer to store physical address. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Successful </td></tr>
    <tr><td class="paramname">FSP_ERR_INVALID_ADDRESS</td><td>Virtual address is invalid address. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4b9e7c467cb5996609685202858c50cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b9e7c467cb5996609685202858c50cd">&#9670;&nbsp;</a></span>R_BSP_MmuPatoVa()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_MmuPatoVa </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>paddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>p_vaddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bsp_mmu_conversion_flag_t&#160;</td>
          <td class="paramname"><em>cache_flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Convert physical address into virtual address.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">paddress</td><td>Physical address to convert. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">p_vaddress</td><td>Pointer to store virtual address. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_flag</td><td>Cache flag to select VA. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Successful </td></tr>
    <tr><td class="paramname">FSP_ERR_INVALID_ADDRESS</td><td>Physical address is invalid address. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga24d953ba20f7f126886182819176fdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24d953ba20f7f126886182819176fdec">&#9670;&nbsp;</a></span>R_BSP_MemoryMap()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_MemoryMap </td>
          <td>(</td>
          <td class="paramtype">r_mmu_pgtbl_cfg_t *&#160;</td>
          <td class="paramname"><em>p_memory_map_cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Change the setting of Memory Map in run-time</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_memory_map_cfg</td><td>Pointer to configuration memory map</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>No configuration errors detected </td></tr>
    <tr><td class="paramname">FSP_ERR_IN_USE</td><td>Dynamic configuration is in use. </td></tr>
    <tr><td class="paramname">FSP_ERR_INVALID_ARGUMENT</td><td>Invalid input configuration </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0756821ad2e6affc757f1be15e47d3aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0756821ad2e6affc757f1be15e47d3aa">&#9670;&nbsp;</a></span>R_BSP_MemoryUnMap()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_MemoryUnMap </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Canceling memory mapping settings</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>No configuration errors detected. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_INITIALIZED</td><td>Memory map configuration has not beeen initialized yet. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga492c5252e65b9d5928f559e802567398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga492c5252e65b9d5928f559e802567398">&#9670;&nbsp;</a></span>R_BSP_MpuRegionDynamicConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_MpuRegionDynamicConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structbsp__mpu__dynamic__cfg__t.html">bsp_mpu_dynamic_cfg_t</a> *&#160;</td>
          <td class="paramname"><em>p_dynamic_region_cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Change the setting of the MPU region at runtime. There is only one dynamic region setting at a time.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_dynamic_region_cfg</td><td>Pointer to dynamically region configuration.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>No configuration errors detected. </td></tr>
    <tr><td class="paramname">FSP_ERR_CLAMPED</td><td>There are no available regions for dynamic settings. </td></tr>
    <tr><td class="paramname">FSP_ERR_IN_USE</td><td>Dynamic region configuration has already been used. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad19cad98d346a6b4815cb2b3fbfd65ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad19cad98d346a6b4815cb2b3fbfd65ac">&#9670;&nbsp;</a></span>R_BSP_MpuRegionRestoreConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_MpuRegionRestoreConfig </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Restore static and dynamic MPU regions.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>No configuration errors detected </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_INITIALIZED</td><td>Dynamic region configuration has not been initialized yet. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gaa3cd3e43291e81e795d642b79b6088e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3cd3e43291e81e795d642b79b6088e6">&#9670;&nbsp;</a></span>SystemCoreClock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SystemCoreClock</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Frequency (Core Clock) </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.7-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
        <li class="footer">FSP Release v3.0.0 User's Manual Copyright © (2025) Renesas Electronics Corporation. All Rights Reserved.</li>
  </ul>
</div>
</body>
</html>
