{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560828836487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560828836488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 00:33:56 2019 " "Processing started: Tue Jun 18 00:33:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560828836488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1560828836488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1560828836488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1560828836939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1560828836939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod " "Found design unit 1: Decod7seg-decod" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856821 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Topo-tp " "Found design unit 1: Topo-tp" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856822 ""} { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ButtonSync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ButtonSync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/ButtonSync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-path " "Found design unit 1: Datapath-path" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_clock-topo_beh " "Found design unit 1: FSM_clock-topo_beh" {  } { { "FSM_clock.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/FSM_clock.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856824 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "FSM_clock.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/FSM_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-control " "Found design unit 1: Controle-control" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856825 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Led-led " "Found design unit 1: Led-led" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856826 ""} { "Info" "ISGN_ENTITY_NAME" "1 Led " "Found entity 1: Led" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecodBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodBCD-decodB " "Found design unit 1: DecodBCD-decodB" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856826 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodBCD " "Found entity 1: DecodBCD" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sequencer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequencer-seq " "Found design unit 1: Sequencer-seq" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequencer " "Found entity 1: Sequencer" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_round.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_round.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_round-countR " "Found design unit 1: Counter_round-countR" {  } { { "Counter_round.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_round.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856828 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_round " "Found entity 1: Counter_round" {  } { { "Counter_round.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_round.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_time-countT " "Found design unit 1: Counter_time-countT" {  } { { "Counter_time.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_time.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856828 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_time " "Found entity 1: Counter_time" {  } { { "Counter_time.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_time.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856828 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Counter_point0.vhd " "Can't analyze file -- file Counter_point0.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1560828856829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_point.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_point.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_point-countP " "Found design unit 1: Counter_point-countP" {  } { { "Counter_point.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856830 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_point " "Found entity 1: Counter_point" {  } { { "Counter_point.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moore-a " "Found design unit 1: moore-a" {  } { { "moore.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/moore.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856830 ""} { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "moore.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/moore.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560828856830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1560828856830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topo " "Elaborating entity \"Topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1560828856929 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bt0 Topo.vhd(26) " "VHDL Signal Declaration warning at Topo.vhd(26): used implicit default value for signal \"bt0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1560828856932 "|Topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bt1 Topo.vhd(26) " "VHDL Signal Declaration warning at Topo.vhd(26): used implicit default value for signal \"bt1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1560828856932 "|Topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bt2 Topo.vhd(26) " "VHDL Signal Declaration warning at Topo.vhd(26): used implicit default value for signal \"bt2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1560828856932 "|Topo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore moore:A " "Elaborating entity \"moore\" for hierarchy \"moore:A\"" {  } { { "Topo.vhd" "A" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1560828856936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DTPATH " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DTPATH\"" {  } { { "Topo.vhd" "DTPATH" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1560828856954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "User Datapath.vhd(39) " "Verilog HDL or VHDL warning at Datapath.vhd(39): object \"User\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1560828856956 "|Topo|Datapath:DTPATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLKHZ Datapath.vhd(139) " "Inferred latch for \"CLKHZ\" at Datapath.vhd(139)" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1560828856956 "|Topo|Datapath:DTPATH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_clock Datapath:DTPATH\|FSM_clock:C1 " "Elaborating entity \"FSM_clock\" for hierarchy \"Datapath:DTPATH\|FSM_clock:C1\"" {  } { { "Datapath.vhd" "C1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1560828856957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequencer Datapath:DTPATH\|Sequencer:S1 " "Elaborating entity \"Sequencer\" for hierarchy \"Datapath:DTPATH\|Sequencer:S1\"" {  } { { "Datapath.vhd" "S1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1560828856962 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[0\] Sequencer.vhd(36) " "Inferred latch for \"prox\[0\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856963 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[1\] Sequencer.vhd(36) " "Inferred latch for \"prox\[1\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856963 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[2\] Sequencer.vhd(36) " "Inferred latch for \"prox\[2\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856963 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[3\] Sequencer.vhd(36) " "Inferred latch for \"prox\[3\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856963 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_round Datapath:DTPATH\|Counter_round:CR1 " "Elaborating entity \"Counter_round\" for hierarchy \"Datapath:DTPATH\|Counter_round:CR1\"" {  } { { "Datapath.vhd" "CR1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1560828856963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_time Datapath:DTPATH\|Counter_time:CT1 " "Elaborating entity \"Counter_time\" for hierarchy \"Datapath:DTPATH\|Counter_time:CT1\"" {  } { { "Datapath.vhd" "CT1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1560828856964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_point Datapath:DTPATH\|Counter_point:CP0 " "Elaborating entity \"Counter_point\" for hierarchy \"Datapath:DTPATH\|Counter_point:CP0\"" {  } { { "Datapath.vhd" "CP0" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1560828856966 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HexSeq Counter_point.vhd(27) " "VHDL Process Statement warning at Counter_point.vhd(27): signal \"HexSeq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_point.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560828856967 "|Topo|Datapath:DTPATH|Counter_point:CP0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led Datapath:DTPATH\|Led:L1 " "Elaborating entity \"Led\" for hierarchy \"Datapath:DTPATH\|Led:L1\"" {  } { { "Datapath.vhd" "L1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1560828856969 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] Led.vhd(74) " "Inferred latch for \"HEX4\[0\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856971 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] Led.vhd(74) " "Inferred latch for \"HEX4\[1\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856971 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] Led.vhd(74) " "Inferred latch for \"HEX4\[2\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856971 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] Led.vhd(74) " "Inferred latch for \"HEX4\[3\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856971 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] Led.vhd(74) " "Inferred latch for \"HEX4\[4\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856971 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] Led.vhd(74) " "Inferred latch for \"HEX4\[5\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856972 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] Led.vhd(74) " "Inferred latch for \"HEX4\[6\]\" at Led.vhd(74)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856972 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] Led.vhd(69) " "Inferred latch for \"HEX5\[0\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856972 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] Led.vhd(69) " "Inferred latch for \"HEX5\[1\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856972 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] Led.vhd(69) " "Inferred latch for \"HEX5\[2\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856972 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] Led.vhd(69) " "Inferred latch for \"HEX5\[3\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856972 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] Led.vhd(69) " "Inferred latch for \"HEX5\[4\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856972 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] Led.vhd(69) " "Inferred latch for \"HEX5\[5\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856972 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] Led.vhd(69) " "Inferred latch for \"HEX5\[6\]\" at Led.vhd(69)" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856972 "|Topo|Datapath:DTPATH|Led:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodBCD Datapath:DTPATH\|Led:L1\|DecodBCD:U1BCD " "Elaborating entity \"DecodBCD\" for hierarchy \"Datapath:DTPATH\|Led:L1\|DecodBCD:U1BCD\"" {  } { { "Led.vhd" "U1BCD" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1560828856974 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaMS\[0\] DecodBCD.vhd(52) " "Inferred latch for \"saidaMS\[0\]\" at DecodBCD.vhd(52)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856976 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaMS\[1\] DecodBCD.vhd(52) " "Inferred latch for \"saidaMS\[1\]\" at DecodBCD.vhd(52)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856976 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaMS\[2\] DecodBCD.vhd(52) " "Inferred latch for \"saidaMS\[2\]\" at DecodBCD.vhd(52)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856976 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaMS\[3\] DecodBCD.vhd(52) " "Inferred latch for \"saidaMS\[3\]\" at DecodBCD.vhd(52)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856976 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLS\[0\] DecodBCD.vhd(16) " "Inferred latch for \"saidaLS\[0\]\" at DecodBCD.vhd(16)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856977 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLS\[1\] DecodBCD.vhd(16) " "Inferred latch for \"saidaLS\[1\]\" at DecodBCD.vhd(16)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856977 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLS\[2\] DecodBCD.vhd(16) " "Inferred latch for \"saidaLS\[2\]\" at DecodBCD.vhd(16)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856977 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaLS\[3\] DecodBCD.vhd(16) " "Inferred latch for \"saidaLS\[3\]\" at DecodBCD.vhd(16)" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856977 "|Topo|Datapath:DTPATH|Led:L1|DecodBCD:U1BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod7seg Datapath:DTPATH\|Led:L1\|Decod7seg:H1 " "Elaborating entity \"Decod7seg\" for hierarchy \"Datapath:DTPATH\|Led:L1\|Decod7seg:H1\"" {  } { { "Led.vhd" "H1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1560828856979 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[0\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856980 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[1\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856980 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[2\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856980 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[3\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856980 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[4\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856980 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[5\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856980 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Decod7seg.vhd(12) " "Inferred latch for \"saida\[6\]\" at Decod7seg.vhd(12)" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560828856981 "|Topo|Datapath:DTPATH|Led:L1|Decod7seg:H1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1311 " "Peak virtual memory: 1311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560828857176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 00:34:17 2019 " "Processing ended: Tue Jun 18 00:34:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560828857176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560828857176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560828857176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1560828857176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560828861216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560828861218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 00:34:21 2019 " "Processing started: Tue Jun 18 00:34:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560828861218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1560828861218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Jogo -c Jogo --netlist_type=sgate " "Command: quartus_npp Jogo -c Jogo --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1560828861218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1560828861361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "786 " "Peak virtual memory: 786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560828861514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 00:34:21 2019 " "Processing ended: Tue Jun 18 00:34:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560828861514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560828861514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560828861514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1560828861514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560828862551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560828862552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 00:34:22 2019 " "Processing started: Tue Jun 18 00:34:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560828862552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1560828862552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Jogo -c Jogo --netlist_type=sm_process " "Command: quartus_npp Jogo -c Jogo --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1560828862552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1560828862684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560828862765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 00:34:22 2019 " "Processing ended: Tue Jun 18 00:34:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560828862765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560828862765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560828862765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1560828862765 ""}
