#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Oct 20 20:50:33 2017
# Process ID: 11240
# Current directory: E:/Experiment-7-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10868 E:\Experiment-7-master\Experiment 7.xpr
# Log file: E:/Experiment-7-master/vivado.log
# Journal file: E:/Experiment-7-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Experiment-7-master/Experiment 7.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_simulation
source RAT_wrapper.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_exp7 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source testbench_exp7.tcl
current_sim simulation_1
close_sim
close_sim
launch_simulation
source testbench_exp7.tcl
close_sim
launch_simulation
source testbench_exp7.tcl
add_wave {{/testbench_exp7/RAT/my_PC}} 
relaunch_sim
relaunch_sim
add_wave {{/testbench_exp7/RAT/reg_file_mux}} 
relaunch_sim
close_sim
launch_simulation
launch_simulation
source testbench_exp7.tcl
add_wave {{/testbench_exp7/RAT/MCU/my_PC}} 
relaunch_sim
add_wave {{/testbench_exp7/RAT/MCU/my_regfile}} 
relaunch_sim
close_sim
launch_simulation
source testbench_exp7.tcl
add_wave {{/testbench_exp7/RAT/MCU/reg_file_mux}} 
add_wave {{/testbench_exp7/RAT/MCU/my_regfile}} 
relaunch_sim
add_wave {{/testbench_exp7/RAT/MCU/my_alu}} 
relaunch_sim
add_wave {{/testbench_exp7/RAT/MCU/my_PC}} 
relaunch_sim
add_wave {{/testbench_exp7/RAT/MCU/my_regfile}} 
relaunch_sim
add_wave {{/testbench_exp7/RAT/MCU/my_cu}} 
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source testbench_exp7.tcl
relaunch_sim
close_sim
launch_simulation
source testbench_exp7.tcl
relaunch_sim
close_sim
