#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug 17 17:25:29 2024
# Process ID: 11648
# Current directory: E:/CodeFile/JueSai/demoV7/Top_Final_test/vivado/TOP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16060 E:\CodeFile\JueSai\demoV7\Top_Final_test\vivado\TOP\TOP.xpr
# Log file: E:/CodeFile/JueSai/demoV7/Top_Final_test/vivado/TOP/vivado.log
# Journal file: E:/CodeFile/JueSai/demoV7/Top_Final_test/vivado/TOP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/CodeFile/JueSai/demoV7/Top_Final_test/vivado/TOP/TOP.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/CodeFile/JueSai/demoV7/Top_Final_test/vivado/TOP/SRC/CSB_dri.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/vivado/vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 16
[Sat Aug 17 17:25:57 2024] Launched synth_1...
Run output will be captured here: E:/CodeFile/JueSai/demoV7/Top_Final_test/vivado/TOP/TOP.runs/synth_1/runme.log
[Sat Aug 17 17:25:57 2024] Launched impl_1...
Run output will be captured here: E:/CodeFile/JueSai/demoV7/Top_Final_test/vivado/TOP/TOP.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Aug 17 17:28:49 2024] Launched impl_1...
Run output will be captured here: E:/CodeFile/JueSai/demoV7/Top_Final_test/vivado/TOP/TOP.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
set_property PROGRAM.FILE {E:/CodeFile/JueSai/demoV7/Top_Final_test/vivado/TOP/TOP.runs/impl_1/Top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/CodeFile/JueSai/demoV7/Top_Final_test/vivado/TOP/TOP.runs/impl_1/Top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 17 17:31:12 2024...
