{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 11:00:28 2013 " "Info: Processing started: Wed Mar 20 11:00:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux2_est1 -c mux2_est1 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mux2_est1 -c mux2_est1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file not_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_1-logica " "Info: Found design unit 1: not_1-logica" {  } { { "not_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_4/mux2_est1/not_1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Info: Found entity 1: not_1" {  } { { "not_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_4/mux2_est1/not_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "and_1.vhd " "Warning: Can't analyze file -- file and_1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-logica " "Info: Found design unit 1: or_2-logica" {  } { { "or_2.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_4/mux2_est1/or_2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Info: Found entity 1: or_2" {  } { { "or_2.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_4/mux2_est1/or_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_est1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2_est1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_est1-estrutural " "Info: Found design unit 1: mux2_est1-estrutural" {  } { { "mux2_est1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_4/mux2_est1/mux2_est1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2_est1 " "Info: Found entity 1: mux2_est1" {  } { { "mux2_est1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_4/mux2_est1/mux2_est1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux2_est1 " "Info: Elaborating entity \"mux2_est1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_1 not_1:p1 " "Info: Elaborating entity \"not_1\" for hierarchy \"not_1:p1\"" {  } { { "mux2_est1.vhd" "p1" { Text "C:/Users/Thiago/Desktop/Work/Pratica_4/mux2_est1/mux2_est1.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "and_2.vhd 2 1 " "Warning: Using design file and_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-logica " "Info: Found design unit 1: and_2-logica" {  } { { "and_2.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_4/mux2_est1/and_2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Info: Found entity 1: and_2" {  } { { "and_2.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_4/mux2_est1/and_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 and_2:p2 " "Info: Elaborating entity \"and_2\" for hierarchy \"and_2:p2\"" {  } { { "mux2_est1.vhd" "p2" { Text "C:/Users/Thiago/Desktop/Work/Pratica_4/mux2_est1/mux2_est1.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 or_2:p4 " "Info: Elaborating entity \"or_2\" for hierarchy \"or_2:p4\"" {  } { { "mux2_est1.vhd" "p4" { Text "C:/Users/Thiago/Desktop/Work/Pratica_4/mux2_est1/mux2_est1.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 11:00:29 2013 " "Info: Processing ended: Wed Mar 20 11:00:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
