// Seed: 3766482849
module module_0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(1 or posedge 1) begin
    id_3 = id_1 ? id_1 : 1;
  end
  wire id_5;
  module_0();
  initial
    #(id_1) begin
      if (1) begin
        disable id_6;
        assign id_6 = id_1;
        id_6 <= id_6;
      end
      id_2[1 : 1] = 1'h0;
    end
endmodule
