@W: MT529 :"/home/hari/Documents/osp-wearable-fpga/src/car_clock_gen.vhd":19:2:19:3|Found inferred clock pll_4|CLKOP_inferred_clock which controls 14 sequential elements including e_car_clock_gen.lvds_ctr[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/hari/Documents/osp-wearable-fpga/src/fmexg_core.vhd":73:2:73:3|Found inferred clock tl_car_field|ext_clk_in which controls 4 sequential elements including e_fmexg_core.counter_div12[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/hari/Documents/osp-wearable-fpga/src/fmexg_core.vhd":167:2:167:3|Found inferred clock tl_car_field|spi4_clk which controls 42 sequential elements including e_fmexg_core.spi_byte_ctr[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
