// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/26/2022 16:48:17"

// 
// Device: Altera EP4CE30F23I7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module simpleb (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	init_clock,
	Reset,
	Exec,
	in,
	LED0,
	LED1,
	LED2,
	LED3,
	count_LEDA,
	count_LEDB,
	cycle_selectorA,
	cycle_selectorB,
	Clk,
	selector,
	systemStopped0,
	DR_MDR5,
	REGwren5,
	MEMread3,
	PCw,
	BF);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	init_clock;
input 	Reset;
input 	Exec;
input 	[15:0] in;
output 	[7:0] LED0;
output 	[7:0] LED1;
output 	[7:0] LED2;
output 	[7:0] LED3;
output 	[7:0] count_LEDA;
output 	[7:0] count_LEDB;
output 	[3:0] cycle_selectorA;
output 	[3:0] cycle_selectorB;
output 	Clk;
output 	selector;
output 	systemStopped0;
output 	DR_MDR5;
output 	REGwren5;
output 	MEMread3;
output 	PCw;
output 	BF;

// Design Ports Information
// LED0[0]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED0[1]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED0[2]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED0[3]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED0[4]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED0[5]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED0[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED0[7]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED1[0]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED1[1]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED1[2]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED1[3]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED1[4]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED1[5]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED1[6]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED1[7]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED2[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED2[1]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED2[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED2[3]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED2[4]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED2[5]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED2[6]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED2[7]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED3[0]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED3[1]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED3[2]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED3[3]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED3[4]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED3[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED3[6]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED3[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDA[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDA[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDA[2]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDA[3]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDA[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDA[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDA[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDA[7]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDB[0]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDB[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDB[2]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDB[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDB[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDB[5]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDB[6]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_LEDB[7]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycle_selectorA[0]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycle_selectorA[1]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycle_selectorA[2]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycle_selectorA[3]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycle_selectorB[0]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycle_selectorB[1]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycle_selectorB[2]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycle_selectorB[3]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selector	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// systemStopped0	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DR_MDR5	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGwren5	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEMread3	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCw	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BF	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// init_clock	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[15]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[13]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[12]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[11]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[10]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[9]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[8]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[1]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Exec	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("simpleb_7_1200mv_100c_v_slow.sdo");
// synopsys translate_on

wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \init_clock~input_o ;
wire \PLL0|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~14_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~7_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \Reset~input_o ;
wire \reset0~q ;
wire \reset1~feeder_combout ;
wire \reset1~q ;
wire \pc0|pcPlusOne[0]~1 ;
wire \pc0|pcPlusOne[1]~3 ;
wire \pc0|pcPlusOne[2]~4_combout ;
wire \pc0|pc~15_combout ;
wire \pc0|pcPlusOne[2]~5 ;
wire \pc0|pcPlusOne[3]~7 ;
wire \pc0|pcPlusOne[4]~8_combout ;
wire \pc0|pcPlusOne[4]~9 ;
wire \pc0|pcPlusOne[5]~10_combout ;
wire \pc0|pcPlusOne[5]~11 ;
wire \pc0|pcPlusOne[6]~13 ;
wire \pc0|pcPlusOne[7]~14_combout ;
wire \pc0|pc~20_combout ;
wire \pc0|pcPlusOne[6]~12_combout ;
wire \pc0|pc~19_combout ;
wire \pc0|pc~18_combout ;
wire \pc0|pc~17_combout ;
wire \pc0|pcPlusOne[3]~6_combout ;
wire \pc0|pc~16_combout ;
wire \pc0|pcPlusOne[7]~15 ;
wire \pc0|pcPlusOne[8]~16_combout ;
wire \pc0|pc~21_combout ;
wire \jumpAddressCalucurator|jumpAddr[7]~15 ;
wire \jumpAddressCalucurator|jumpAddr[8]~16_combout ;
wire \pc0|pc~9_combout ;
wire \pc0|pcPlusOne[8]~17 ;
wire \pc0|pcPlusOne[9]~18_combout ;
wire \pc0|pc~22_combout ;
wire \jumpAddressCalucurator|jumpAddr[8]~17 ;
wire \jumpAddressCalucurator|jumpAddr[9]~18_combout ;
wire \pc0|pc~10_combout ;
wire \pc0|pcPlusOne[9]~19 ;
wire \pc0|pcPlusOne[10]~20_combout ;
wire \pc0|pc~23_combout ;
wire \jumpAddressCalucurator|jumpAddr[9]~19 ;
wire \jumpAddressCalucurator|jumpAddr[10]~20_combout ;
wire \pc0|pc~11_combout ;
wire \pc0|pcPlusOne[10]~21 ;
wire \pc0|pcPlusOne[11]~22_combout ;
wire \pc0|pc~24_combout ;
wire \jumpAddressCalucurator|jumpAddr[10]~21 ;
wire \jumpAddressCalucurator|jumpAddr[11]~22_combout ;
wire \pc0|pc~12_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \ir0|ir[5]~3_combout ;
wire \ir0|ir[15]~9_combout ;
wire \control3|p3_memRead~0_combout ;
wire \ir0|ir[14]~10_combout ;
wire \control3|p4_data_input~0_combout ;
wire \control3|p4_data_input~1_combout ;
wire \control3|p5_regDstB_A~2_combout ;
wire \control3|p4_data_input~q ;
wire \IR3|ir~5_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \ir0|ir~4_combout ;
wire \IR3|ir~3_combout ;
wire \ir0|ir~1_combout ;
wire \IR3|ir~4_combout ;
wire \HazardDetectionUnit0|pcWren~4_combout ;
wire \HazardDetectionUnit0|pcWren~5_combout ;
wire \ir0|ir~6_combout ;
wire \HazardDetectionUnit0|pcWren~6_combout ;
wire \HazardDetectionUnit0|pcWren~7_combout ;
wire \IR3|ir~2_combout ;
wire \IR3|ir~1_combout ;
wire \IR3|ir~0_combout ;
wire \HazardDetectionUnit0|pcWren~0_combout ;
wire \HazardDetectionUnit0|pcWren~1_combout ;
wire \HazardDetectionUnit0|pcWren~2_combout ;
wire \HazardDetectionUnit0|pcWren~3_combout ;
wire \control3|p5_regDstB_A~0_combout ;
wire \control3|p5_regDstB_A~1_combout ;
wire \control3|p5_regDstB_A~q ;
wire \HazardDetectionUnit0|pcWren~8_combout ;
wire \pc0|pc[2]~1_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \ir0|ir~16_combout ;
wire \pc0|pcPlusOne[1]~2_combout ;
wire \pc0|pc~14_combout ;
wire \ir0|ir~17_combout ;
wire \pc0|pcPlusOne[0]~0_combout ;
wire \pc0|pc~13_combout ;
wire \jumpAddressCalucurator|jumpAddr[0]~1 ;
wire \jumpAddressCalucurator|jumpAddr[1]~3 ;
wire \jumpAddressCalucurator|jumpAddr[2]~5 ;
wire \jumpAddressCalucurator|jumpAddr[3]~7 ;
wire \jumpAddressCalucurator|jumpAddr[4]~9 ;
wire \jumpAddressCalucurator|jumpAddr[5]~11 ;
wire \jumpAddressCalucurator|jumpAddr[6]~13 ;
wire \jumpAddressCalucurator|jumpAddr[7]~14_combout ;
wire \pc0|pc~8_combout ;
wire \ir0|ir~13_combout ;
wire \jumpAddressCalucurator|jumpAddr[6]~12_combout ;
wire \pc0|pc~7_combout ;
wire \ir0|ir~7_combout ;
wire \control0|Mux0~0_combout ;
wire \control0|Equal6~0_combout ;
wire \control3|p3_opcode~1_combout ;
wire \control3|p3_opcode~2_combout ;
wire \control3|p3_opcode~3_combout ;
wire \control3|p3_alu_shif~0_combout ;
wire \control3|p5_dr_mdr~0_combout ;
wire \control3|p5_dr_mdr~q ;
wire \control4|p5_dr_mdr~0_combout ;
wire \control5|p5_regWren~0_combout ;
wire \control4|p5_dr_mdr~q ;
wire \control5|p5_dr_mdr~0_combout ;
wire \control5|p5_dr_mdr~q ;
wire \control3|p3_alu_shif~1_combout ;
wire \control3|p3_alu_shif~q ;
wire \control3|p3_4_memWren~0_combout ;
wire \control3|p3_4_memWren~q ;
wire \control3_4|p3_4_memWren~0_combout ;
wire \control3_4|p3_4_memWren~q ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \control3|p3_ar_ir~0_combout ;
wire \control3|p3_ar_ir~1_combout ;
wire \control3|p3_ar_ir~q ;
wire \IR4|ir~1_combout ;
wire \control4|p5_regDstB_A~0_combout ;
wire \control4|p5_regDstB_A~q ;
wire \IR4|ir~0_combout ;
wire \p4_RegRd[2]~0_combout ;
wire \IR4|ir~4_combout ;
wire \IR4|ir~5_combout ;
wire \ForwardingUnit0|Equal1~1_combout ;
wire \IR4|ir~3_combout ;
wire \IR4|ir~2_combout ;
wire \ForwardingUnit0|Equal1~0_combout ;
wire \FWD_A3|register~2_combout ;
wire \control0|Mux8~1_combout ;
wire \control0|Mux8~2_combout ;
wire \control0|Mux8~0_combout ;
wire \control3|p5_regWren~0_combout ;
wire \control3|p5_regWren~q ;
wire \control4|p5_regWren~0_combout ;
wire \control4|p5_regWren~q ;
wire \FWD_A3|register~3_combout ;
wire \registerFile0|r~35_combout ;
wire \IR5|ir~3_combout ;
wire \IR5|ir~2_combout ;
wire \control5|p5_regDstB_A~0_combout ;
wire \control5|p5_regDstB_A~q ;
wire \wraddr[1]~1_combout ;
wire \IR5|ir~4_combout ;
wire \control5|p5_regWren~1_combout ;
wire \control5|p5_regWren~q ;
wire \IR5|ir~5_combout ;
wire \registerFile0|r[5][13]~36_combout ;
wire \IR5|ir~1_combout ;
wire \IR5|ir~0_combout ;
wire \wraddr[0]~0_combout ;
wire \registerFile0|r[6][4]~14_combout ;
wire \registerFile0|r[6][0]~q ;
wire \registerFile0|r[4][14]~15_combout ;
wire \registerFile0|r[4][0]~q ;
wire \ar0|register~75_combout ;
wire \wraddr[2]~2_combout ;
wire \registerFile0|Decoder0~0_combout ;
wire \registerFile0|r[7][15]~16_combout ;
wire \registerFile0|r[7][0]~q ;
wire \registerFile0|r[5][13]~13_combout ;
wire \registerFile0|r[5][0]~q ;
wire \ar0|register~76_combout ;
wire \registerFile0|r[1][5]~37_combout ;
wire \registerFile0|r[1][5]~18_combout ;
wire \registerFile0|r[1][0]~q ;
wire \registerFile0|r[0][0]~19_combout ;
wire \registerFile0|r[0][0]~q ;
wire \ar0|register~77_combout ;
wire \registerFile0|Decoder0~1_combout ;
wire \registerFile0|r[2][3]~17_combout ;
wire \registerFile0|r[2][0]~q ;
wire \registerFile0|r[3][2]~20_combout ;
wire \registerFile0|r[3][0]~q ;
wire \ar0|register~78_combout ;
wire \ar0|register~79_combout ;
wire \ForwardingUnit0|Equal0~0_combout ;
wire \p3_RegRd[0]~1_combout ;
wire \p3_RegRd[1]~0_combout ;
wire \FWD_A3|register~0_combout ;
wire \FWD_A3|register~1_combout ;
wire \aluSourceAR_src[0]~31_combout ;
wire \IR3|ir~13_combout ;
wire \control3|p3_opcode~10_combout ;
wire \control3|p3_opcode~8_combout ;
wire \control3|p3_opcode~0_combout ;
wire \control3|p3_opcode~9_combout ;
wire \alu0|Add0~17_combout ;
wire \alu0|Add0~18_combout ;
wire \alu0|Add0~20_cout ;
wire \alu0|Add0~21_combout ;
wire \ar_ir0|result[0]~11_combout ;
wire \alu0|Mux10~0_combout ;
wire \alu0|Mux16~0_combout ;
wire \alu0|Mux10~1_combout ;
wire \alu0|Mux16~1_combout ;
wire \alu0|Mux10~2_combout ;
wire \dr0|register~31_combout ;
wire \IR3|ir~11_combout ;
wire \ForwardingUnit0|Equal2~0_combout ;
wire \ForwardingUnit0|FwdB[1]~0_combout ;
wire \ForwardingUnit0|FwdB[1]~1_combout ;
wire \ForwardingUnit0|Equal3~0_combout ;
wire \ForwardingUnit0|Equal3~1_combout ;
wire \FWD_B3|register~0_combout ;
wire \FWD_B3|register~1_combout ;
wire \IR3|ir~10_combout ;
wire \shifter0|Mux26~0_combout ;
wire \IR3|ir~12_combout ;
wire \shifter0|ShiftLeft0~16_combout ;
wire \FWD_B3|register~2_combout ;
wire \control3|p3_opcode~4_combout ;
wire \control3|p3_opcode~5_combout ;
wire \control3|p3_opcode~6_combout ;
wire \control3|p3_opcode~7_combout ;
wire \shifter0|Mux18~0_combout ;
wire \control4|p4_data_input~0_combout ;
wire \control4|p4_data_input~q ;
wire \AR4|register~7_combout ;
wire \in[4]~input_o ;
wire \registerFile0|r[5][4]~q ;
wire \registerFile0|r[7][4]~q ;
wire \registerFile0|r[4][4]~q ;
wire \ar0|register~55_combout ;
wire \ar0|register~56_combout ;
wire \registerFile0|r[1][4]~q ;
wire \registerFile0|r[0][4]~q ;
wire \ar0|register~57_combout ;
wire \registerFile0|r[2][4]~q ;
wire \registerFile0|r[3][4]~q ;
wire \ar0|register~58_combout ;
wire \ar0|register~59_combout ;
wire \aluSourceAR_src[4]~22_combout ;
wire \DR5|register~11_combout ;
wire \dr_mdr0|result[4]~11_combout ;
wire \AR4|register~11_combout ;
wire \control0|always1~0_combout ;
wire \DR5|register~10_combout ;
wire \in[5]~input_o ;
wire \IR3|ir~7_combout ;
wire \DR5|register~9_combout ;
wire \registerFile0|r~29_combout ;
wire \registerFile0|r[3][6]~q ;
wire \registerFile0|r[2][6]~q ;
wire \registerFile0|r[1][6]~q ;
wire \registerFile0|r[0][6]~q ;
wire \ar0|register~47_combout ;
wire \ar0|register~48_combout ;
wire \registerFile0|r[4][6]~q ;
wire \registerFile0|r[6][6]~q ;
wire \ar0|register~45_combout ;
wire \registerFile0|r[7][6]~q ;
wire \registerFile0|r[5][6]~q ;
wire \ar0|register~46_combout ;
wire \ar0|register~49_combout ;
wire \aluSourceAR_src[6]~18_combout ;
wire \AR4|register~9_combout ;
wire \DR5|register~8_combout ;
wire \in[7]~input_o ;
wire \in[9]~input_o ;
wire \shifter0|ShiftLeft0~12_combout ;
wire \shifter0|ShiftLeft1~7_combout ;
wire \shifter0|ShiftLeft0~10_combout ;
wire \shifter0|ShiftLeft0~34_combout ;
wire \shifter0|ShiftLeft1~33_combout ;
wire \shifter0|Mux19~4_combout ;
wire \shifter0|ShiftLeft1~6_combout ;
wire \registerFile0|r[3][8]~q ;
wire \registerFile0|r[2][8]~q ;
wire \registerFile0|r[1][8]~q ;
wire \registerFile0|r[0][8]~q ;
wire \br0|register~37_combout ;
wire \br0|register~38_combout ;
wire \registerFile0|r[7][8]~q ;
wire \registerFile0|r[6][8]~q ;
wire \registerFile0|r[4][8]~q ;
wire \br0|register~35_combout ;
wire \br0|register~36_combout ;
wire \br0|register~39_combout ;
wire \aluSourceBR[8]~15_combout ;
wire \shifter0|ShiftLeft0~27_combout ;
wire \DR5|register~5_combout ;
wire \dr_mdr0|result[10]~5_combout ;
wire \registerFile0|r[5][10]~q ;
wire \registerFile0|r[4][10]~q ;
wire \registerFile0|r[6][10]~q ;
wire \ar0|register~25_combout ;
wire \ar0|register~26_combout ;
wire \registerFile0|r[0][10]~q ;
wire \registerFile0|r[1][10]~q ;
wire \ar0|register~27_combout ;
wire \registerFile0|r[2][10]~q ;
wire \registerFile0|r[3][10]~q ;
wire \ar0|register~28_combout ;
wire \ar0|register~29_combout ;
wire \aluSourceAR_src[10]~10_combout ;
wire \AR4|register~5_combout ;
wire \shifter0|Mux18~1_combout ;
wire \shifter0|ShiftLeft0~7_combout ;
wire \registerFile0|r[6][5]~q ;
wire \registerFile0|r[4][5]~q ;
wire \br0|register~50_combout ;
wire \registerFile0|r[7][5]~q ;
wire \br0|register~51_combout ;
wire \registerFile0|r[1][5]~q ;
wire \registerFile0|r[0][5]~q ;
wire \br0|register~52_combout ;
wire \registerFile0|r[2][5]~q ;
wire \registerFile0|r[3][5]~q ;
wire \br0|register~53_combout ;
wire \br0|register~54_combout ;
wire \aluSourceBR[5]~21_combout ;
wire \dr_mdr0|result[5]~10_combout ;
wire \aluSourceBR[5]~22_combout ;
wire \br0|register~45_combout ;
wire \br0|register~46_combout ;
wire \br0|register~47_combout ;
wire \br0|register~48_combout ;
wire \br0|register~49_combout ;
wire \aluSourceBR[6]~19_combout ;
wire \aluSourceBR[6]~20_combout ;
wire \shifter0|ShiftLeft0~6_combout ;
wire \shifter0|ShiftLeft1~38_combout ;
wire \shifter0|Mux18~5_combout ;
wire \shifter0|Mux18~8_combout ;
wire \shifter0|Mux18~2_combout ;
wire \in[14]~input_o ;
wire \aluSourceAR_src[14]~3_combout ;
wire \IR3|ir~6_combout ;
wire \alu0|Add0~3_combout ;
wire \DR5|register~2_combout ;
wire \in[13]~input_o ;
wire \shifter0|ShiftLeft1~20_combout ;
wire \br0|register~75_combout ;
wire \br0|register~76_combout ;
wire \br0|register~77_combout ;
wire \br0|register~78_combout ;
wire \br0|register~79_combout ;
wire \aluSourceBR[0]~32_combout ;
wire \shifter0|ShiftLeft1~41_combout ;
wire \DR5|register~0_combout ;
wire \dr_mdr0|result[15]~0_combout ;
wire \aluSourceAR_src[15]~0_combout ;
wire \AR4|register~0_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \in[15]~input_o ;
wire \mdr0|register~0_combout ;
wire \aluSourceBR[15]~0_combout ;
wire \aluSourceBR[15]~2_combout ;
wire \shifter0|ShiftLeft0~21_combout ;
wire \shifter0|ShiftLeft0~22_combout ;
wire \shifter0|ShiftLeft0~23_combout ;
wire \shifter0|ShiftLeft1~28_combout ;
wire \in[12]~input_o ;
wire \registerFile0|r~22_combout ;
wire \registerFile0|r[0][13]~q ;
wire \registerFile0|r[1][13]~q ;
wire \ar0|register~12_combout ;
wire \registerFile0|r[2][13]~q ;
wire \registerFile0|r[3][13]~q ;
wire \ar0|register~13_combout ;
wire \registerFile0|r[5][13]~q ;
wire \registerFile0|r[7][13]~q ;
wire \registerFile0|r[6][13]~q ;
wire \registerFile0|r[4][13]~q ;
wire \ar0|register~10_combout ;
wire \ar0|register~11_combout ;
wire \ar0|register~14_combout ;
wire \aluSourceAR_src[13]~4_combout ;
wire \AR4|register~2_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \mdr0|register~3_combout ;
wire \DR5|register~3_combout ;
wire \registerFile0|r~23_combout ;
wire \registerFile0|r[0][12]~q ;
wire \registerFile0|r[1][12]~q ;
wire \br0|register~17_combout ;
wire \registerFile0|r[3][12]~q ;
wire \registerFile0|r[2][12]~q ;
wire \br0|register~18_combout ;
wire \registerFile0|r[6][12]~q ;
wire \registerFile0|r[4][12]~q ;
wire \br0|register~15_combout ;
wire \registerFile0|r[5][12]~q ;
wire \registerFile0|r[7][12]~q ;
wire \br0|register~16_combout ;
wire \br0|register~19_combout ;
wire \aluSourceBR[12]~7_combout ;
wire \dr_mdr0|result[12]~3_combout ;
wire \aluSourceBR[12]~8_combout ;
wire \shifter0|ShiftRight0~13_combout ;
wire \shifter0|Mux0~0_combout ;
wire \shifter0|ShiftRight0~14_combout ;
wire \shifter0|Mux18~3_combout ;
wire \shifter0|Mux18~4_combout ;
wire \shifter0|Mux17~0_combout ;
wire \shifter0|ShiftRight0~27_combout ;
wire \shifter0|Mux17~1_combout ;
wire \shifter0|ShiftLeft1~21_combout ;
wire \shifter0|ShiftLeft1~22_combout ;
wire \shifter0|ShiftLeft1~23_combout ;
wire \DR5|register~4_combout ;
wire \registerFile0|r~24_combout ;
wire \registerFile0|r[5][11]~q ;
wire \registerFile0|r[7][11]~q ;
wire \registerFile0|r[4][11]~q ;
wire \registerFile0|r[6][11]~q ;
wire \ar0|register~20_combout ;
wire \ar0|register~21_combout ;
wire \registerFile0|r[3][11]~q ;
wire \registerFile0|r[2][11]~q ;
wire \registerFile0|r[0][11]~q ;
wire \registerFile0|r[1][11]~q ;
wire \ar0|register~22_combout ;
wire \ar0|register~23_combout ;
wire \ar0|register~24_combout ;
wire \aluSourceAR_src[11]~8_combout ;
wire \AR4|register~4_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \in[11]~input_o ;
wire \mdr0|register~4_combout ;
wire \dr_mdr0|result[11]~4_combout ;
wire \br0|register~20_combout ;
wire \br0|register~21_combout ;
wire \br0|register~22_combout ;
wire \br0|register~23_combout ;
wire \br0|register~24_combout ;
wire \aluSourceBR[11]~9_combout ;
wire \shifter0|ShiftLeft1~24_combout ;
wire \shifter0|ShiftLeft1~25_combout ;
wire \shifter0|ShiftLeft1~26_combout ;
wire \shifter0|ShiftLeft1~27_combout ;
wire \shifter0|Mux17~2_combout ;
wire \shifter0|Mux17~3_combout ;
wire \aluSourceAR_src[12]~7_combout ;
wire \ar_ir0|result[12]~3_combout ;
wire \alu0|Mux4~0_combout ;
wire \alu0|Mux4~1_combout ;
wire \alu0|Add0~5_combout ;
wire \aluSourceAR_src[11]~9_combout ;
wire \alu0|Add0~6_combout ;
wire \aluSourceBR[11]~10_combout ;
wire \aluSourceAR_src[10]~11_combout ;
wire \alu0|Add0~7_combout ;
wire \DR5|register~6_combout ;
wire \registerFile0|r~26_combout ;
wire \registerFile0|r[3][9]~q ;
wire \registerFile0|r[2][9]~q ;
wire \registerFile0|r[0][9]~q ;
wire \registerFile0|r[1][9]~q ;
wire \ar0|register~32_combout ;
wire \ar0|register~33_combout ;
wire \registerFile0|r[4][9]~q ;
wire \registerFile0|r[6][9]~q ;
wire \ar0|register~30_combout ;
wire \registerFile0|r[5][9]~q ;
wire \registerFile0|r[7][9]~q ;
wire \ar0|register~31_combout ;
wire \ar0|register~34_combout ;
wire \aluSourceAR_src[9]~12_combout ;
wire \aluSourceAR_src[9]~13_combout ;
wire \alu0|Add0~8_combout ;
wire \registerFile0|r[4][7]~q ;
wire \registerFile0|r[6][7]~q ;
wire \ar0|register~40_combout ;
wire \registerFile0|r[5][7]~q ;
wire \ar0|register~41_combout ;
wire \registerFile0|r[3][7]~q ;
wire \registerFile0|r[2][7]~q ;
wire \registerFile0|r[1][7]~q ;
wire \registerFile0|r[0][7]~q ;
wire \ar0|register~42_combout ;
wire \ar0|register~43_combout ;
wire \ar0|register~44_combout ;
wire \aluSourceAR_src[7]~16_combout ;
wire \dr_mdr0|result[7]~8_combout ;
wire \aluSourceAR_src[7]~17_combout ;
wire \alu0|Add0~10_combout ;
wire \IR3|ir~9_combout ;
wire \aluSourceAR_src[4]~23_combout ;
wire \alu0|Add0~13_combout ;
wire \AR4|register~12_combout ;
wire \AR4|register~8_combout ;
wire \AR4|register~6_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \AR4|register~10_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \in[3]~input_o ;
wire \mdr0|register~12_combout ;
wire \registerFile0|r~32_combout ;
wire \registerFile0|r[1][3]~q ;
wire \registerFile0|r[0][3]~q ;
wire \ar0|register~62_combout ;
wire \registerFile0|r[2][3]~q ;
wire \registerFile0|r[3][3]~q ;
wire \ar0|register~63_combout ;
wire \registerFile0|r[5][3]~q ;
wire \registerFile0|r[7][3]~q ;
wire \registerFile0|r[4][3]~q ;
wire \registerFile0|r[6][3]~q ;
wire \ar0|register~60_combout ;
wire \ar0|register~61_combout ;
wire \ar0|register~64_combout ;
wire \aluSourceAR_src[3]~24_combout ;
wire \aluSourceAR_src[3]~25_combout ;
wire \alu0|Add0~14_combout ;
wire \aluSourceAR_src[2]~27_combout ;
wire \alu0|Add0~15_combout ;
wire \registerFile0|r[6][1]~q ;
wire \ar0|register~70_combout ;
wire \registerFile0|r[5][1]~q ;
wire \registerFile0|r[7][1]~q ;
wire \ar0|register~71_combout ;
wire \registerFile0|r[1][1]~q ;
wire \registerFile0|r[0][1]~q ;
wire \ar0|register~72_combout ;
wire \registerFile0|r[3][1]~q ;
wire \registerFile0|r[2][1]~q ;
wire \ar0|register~73_combout ;
wire \ar0|register~74_combout ;
wire \aluSourceAR_src[1]~28_combout ;
wire \AR4|register~14_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \in[1]~input_o ;
wire \mdr0|register~14_combout ;
wire \dr_mdr0|result[1]~14_combout ;
wire \aluSourceAR_src[1]~29_combout ;
wire \alu0|Add0~16_combout ;
wire \alu0|Add0~22 ;
wire \alu0|Add0~24 ;
wire \alu0|Add0~26 ;
wire \alu0|Add0~28 ;
wire \alu0|Add0~30 ;
wire \alu0|Add0~32 ;
wire \alu0|Add0~34 ;
wire \alu0|Add0~36 ;
wire \alu0|Add0~38 ;
wire \alu0|Add0~40 ;
wire \alu0|Add0~42 ;
wire \alu0|Add0~44 ;
wire \alu0|Add0~45_combout ;
wire \dr0|register~7_combout ;
wire \dr0|register~4_combout ;
wire \dr0|register~8_combout ;
wire \ar0|register~15_combout ;
wire \ar0|register~16_combout ;
wire \ar0|register~17_combout ;
wire \ar0|register~18_combout ;
wire \ar0|register~19_combout ;
wire \aluSourceAR_src[12]~6_combout ;
wire \AR4|register~3_combout ;
wire \mdr0|register~2_combout ;
wire \dr_mdr0|result[13]~2_combout ;
wire \aluSourceAR_src[13]~5_combout ;
wire \alu0|Add0~4_combout ;
wire \alu0|Add0~46 ;
wire \alu0|Add0~48 ;
wire \alu0|Add0~49_combout ;
wire \ar_ir0|result[14]~12_combout ;
wire \alu0|Mux2~0_combout ;
wire \alu0|Mux2~1_combout ;
wire \alu0|Mux2~2_combout ;
wire \shifter0|ShiftLeft0~29_combout ;
wire \shifter0|ShiftLeft0~24_combout ;
wire \shifter0|ShiftLeft0~30_combout ;
wire \shifter0|ShiftLeft1~31_combout ;
wire \shifter0|ShiftLeft0~41_combout ;
wire \shifter0|ShiftLeft0~31_combout ;
wire \shifter0|ShiftLeft0~32_combout ;
wire \shifter0|ShiftLeft0~33_combout ;
wire \shifter0|ShiftLeft0~35_combout ;
wire \shifter0|ShiftLeft1~43_combout ;
wire \shifter0|Mux15~0_combout ;
wire \shifter0|Mux15~1_combout ;
wire \shifter0|WideOr0~0_combout ;
wire \shifter0|sra~2_combout ;
wire \shifter0|ShiftLeft1~8_combout ;
wire \shifter0|ShiftRight0~18_combout ;
wire \shifter0|ShiftRight0~19_combout ;
wire \shifter0|Mux15~2_combout ;
wire \dr0|register~3_combout ;
wire \DR5|register~1_combout ;
wire \registerFile0|r~21_combout ;
wire \registerFile0|r[4][14]~q ;
wire \registerFile0|r[6][14]~q ;
wire \ar0|register~5_combout ;
wire \registerFile0|r[7][14]~q ;
wire \registerFile0|r[5][14]~q ;
wire \ar0|register~6_combout ;
wire \registerFile0|r[0][14]~q ;
wire \registerFile0|r[1][14]~q ;
wire \ar0|register~7_combout ;
wire \registerFile0|r[2][14]~q ;
wire \registerFile0|r[3][14]~q ;
wire \ar0|register~8_combout ;
wire \ar0|register~9_combout ;
wire \aluSourceAR_src[14]~2_combout ;
wire \AR4|register~1_combout ;
wire \mdr0|register~1_combout ;
wire \dr_mdr0|result[14]~1_combout ;
wire \br0|register~5_combout ;
wire \br0|register~6_combout ;
wire \br0|register~7_combout ;
wire \br0|register~8_combout ;
wire \br0|register~9_combout ;
wire \aluSourceBR[14]~3_combout ;
wire \aluSourceBR[14]~4_combout ;
wire \shifter0|ShiftRight0~7_combout ;
wire \shifter0|ShiftRight0~39_combout ;
wire \shifter0|ShiftRight0~17_combout ;
wire \shifter0|Mux16~0_combout ;
wire \shifter0|Mux16~1_combout ;
wire \shifter0|ShiftLeft1~14_combout ;
wire \shifter0|ShiftLeft1~13_combout ;
wire \shifter0|ShiftLeft1~30_combout ;
wire \shifter0|ShiftLeft0~19_combout ;
wire \shifter0|ShiftLeft1~18_combout ;
wire \shifter0|ShiftLeft0~25_combout ;
wire \shifter0|ShiftRight0~4_combout ;
wire \shifter0|ShiftLeft1~16_combout ;
wire \shifter0|ShiftLeft1~17_combout ;
wire \shifter0|ShiftLeft1~11_combout ;
wire \shifter0|ShiftLeft1~10_combout ;
wire \shifter0|ShiftLeft1~42_combout ;
wire \shifter0|ShiftLeft1~29_combout ;
wire \shifter0|Mux16~2_combout ;
wire \shifter0|Mux16~3_combout ;
wire \alu0|Add0~47_combout ;
wire \ar_ir0|result[13]~2_combout ;
wire \alu0|Mux3~0_combout ;
wire \alu0|Mux3~1_combout ;
wire \dr0|register~5_combout ;
wire \dr0|register~6_combout ;
wire \br0|register~12_combout ;
wire \br0|register~13_combout ;
wire \br0|register~10_combout ;
wire \br0|register~11_combout ;
wire \br0|register~14_combout ;
wire \aluSourceBR[13]~5_combout ;
wire \aluSourceBR[13]~6_combout ;
wire \shifter0|ShiftLeft0~9_combout ;
wire \shifter0|ShiftRight0~38_combout ;
wire \shifter0|ShiftLeft0~11_combout ;
wire \shifter0|ShiftLeft0~42_combout ;
wire \shifter0|ShiftRight0~30_combout ;
wire \shifter0|ShiftRight0~29_combout ;
wire \shifter0|ShiftRight0~31_combout ;
wire \shifter0|Mux18~6_combout ;
wire \shifter0|ShiftRight0~34_combout ;
wire \shifter0|Mux18~7_combout ;
wire \shifter0|Mux18~9_combout ;
wire \ar_ir0|result[11]~4_combout ;
wire \alu0|Mux5~0_combout ;
wire \alu0|Mux5~1_combout ;
wire \alu0|Add0~43_combout ;
wire \dr0|register~9_combout ;
wire \dr0|register~10_combout ;
wire \in[10]~input_o ;
wire \mdr0|register~5_combout ;
wire \registerFile0|r~25_combout ;
wire \registerFile0|r[7][10]~q ;
wire \br0|register~25_combout ;
wire \br0|register~26_combout ;
wire \br0|register~27_combout ;
wire \br0|register~28_combout ;
wire \br0|register~29_combout ;
wire \aluSourceBR[10]~11_combout ;
wire \aluSourceBR[10]~12_combout ;
wire \shifter0|ShiftLeft0~26_combout ;
wire \shifter0|ShiftLeft0~28_combout ;
wire \shifter0|ShiftLeft1~32_combout ;
wire \shifter0|Mux19~5_combout ;
wire \shifter0|ShiftRight0~20_combout ;
wire \shifter0|ShiftRight0~21_combout ;
wire \shifter0|Mux19~9_combout ;
wire \shifter0|Mux19~6_combout ;
wire \shifter0|Mux19~7_combout ;
wire \shifter0|ShiftRight0~22_combout ;
wire \shifter0|Mux19~8_combout ;
wire \alu0|Add0~41_combout ;
wire \ar_ir0|result[10]~13_combout ;
wire \alu0|Mux6~0_combout ;
wire \alu0|Mux6~1_combout ;
wire \alu0|Mux6~2_combout ;
wire \dr0|register~11_combout ;
wire \mdr0|register~6_combout ;
wire \dr_mdr0|result[9]~6_combout ;
wire \br0|register~30_combout ;
wire \br0|register~31_combout ;
wire \br0|register~32_combout ;
wire \br0|register~33_combout ;
wire \br0|register~34_combout ;
wire \aluSourceBR[9]~13_combout ;
wire \aluSourceBR[9]~14_combout ;
wire \alu0|Add0~39_combout ;
wire \ar_ir0|result[9]~6_combout ;
wire \alu0|Mux7~0_combout ;
wire \alu0|Mux7~1_combout ;
wire \dr0|register~12_combout ;
wire \shifter0|ShiftRight0~5_combout ;
wire \shifter0|ShiftRight0~6_combout ;
wire \shifter0|ShiftRight0~9_combout ;
wire \shifter0|ShiftRight0~8_combout ;
wire \shifter0|ShiftRight0~10_combout ;
wire \shifter0|Mux20~0_combout ;
wire \shifter0|Mux20~1_combout ;
wire \shifter0|ShiftLeft1~12_combout ;
wire \shifter0|ShiftLeft1~15_combout ;
wire \shifter0|Mux20~2_combout ;
wire \shifter0|ShiftLeft0~20_combout ;
wire \shifter0|Mux20~3_combout ;
wire \dr0|register~13_combout ;
wire \mdr0|register~8_combout ;
wire \registerFile0|r~28_combout ;
wire \registerFile0|r[7][7]~q ;
wire \br0|register~40_combout ;
wire \br0|register~41_combout ;
wire \br0|register~42_combout ;
wire \br0|register~43_combout ;
wire \br0|register~44_combout ;
wire \aluSourceBR[7]~17_combout ;
wire \aluSourceBR[7]~18_combout ;
wire \alu0|Add0~35_combout ;
wire \ar_ir0|result[7]~15_combout ;
wire \alu0|Mux9~0_combout ;
wire \alu0|Mux9~1_combout ;
wire \alu0|Mux9~2_combout ;
wire \shifter0|ShiftLeft0~39_combout ;
wire \shifter0|ShiftLeft0~8_combout ;
wire \shifter0|ShiftLeft0~18_combout ;
wire \shifter0|ShiftLeft1~40_combout ;
wire \shifter0|Mux22~0_combout ;
wire \shifter0|ShiftLeft0~14_combout ;
wire \shifter0|ShiftRight0~32_combout ;
wire \shifter0|ShiftRight0~33_combout ;
wire \shifter0|ShiftRight0~36_combout ;
wire \shifter0|Mux6~0_combout ;
wire \shifter0|ShiftRight0~37_combout ;
wire \shifter0|Mux22~1_combout ;
wire \dr0|register~15_combout ;
wire \in[6]~input_o ;
wire \mdr0|register~9_combout ;
wire \dr_mdr0|result[6]~9_combout ;
wire \aluSourceAR_src[6]~19_combout ;
wire \alu0|Add0~11_combout ;
wire \alu0|Add0~33_combout ;
wire \ar_ir0|result[6]~5_combout ;
wire \alu0|Mux10~3_combout ;
wire \alu0|Mux10~4_combout ;
wire \dr0|register~16_combout ;
wire \alu0|Mux10~5_combout ;
wire \shifter0|Mux24~1_combout ;
wire \shifter0|ShiftRight0~25_combout ;
wire \shifter0|ShiftRight0~26_combout ;
wire \shifter0|Mux24~0_combout ;
wire \shifter0|Mux23~0_combout ;
wire \shifter0|Mux23~1_combout ;
wire \shifter0|Mux23~2_combout ;
wire \shifter0|Mux23~3_combout ;
wire \dr0|register~17_combout ;
wire \mdr0|register~10_combout ;
wire \registerFile0|r~30_combout ;
wire \registerFile0|r[5][5]~q ;
wire \ar0|register~50_combout ;
wire \ar0|register~51_combout ;
wire \ar0|register~52_combout ;
wire \ar0|register~53_combout ;
wire \ar0|register~54_combout ;
wire \aluSourceAR_src[5]~20_combout ;
wire \aluSourceAR_src[5]~21_combout ;
wire \IR3|ir~8_combout ;
wire \alu0|Add0~12_combout ;
wire \alu0|Add0~31_combout ;
wire \ar_ir0|result[5]~1_combout ;
wire \alu0|Mux11~0_combout ;
wire \alu0|Mux11~1_combout ;
wire \dr0|register~18_combout ;
wire \shifter0|ShiftRight0~23_combout ;
wire \shifter0|Mux0~2_combout ;
wire \shifter0|ShiftRight0~24_combout ;
wire \shifter0|Mux24~2_combout ;
wire \shifter0|Mux24~3_combout ;
wire \shifter0|Mux24~4_combout ;
wire \shifter0|Mux24~5_combout ;
wire \dr0|register~19_combout ;
wire \mdr0|register~11_combout ;
wire \registerFile0|r~31_combout ;
wire \registerFile0|r[6][4]~q ;
wire \br0|register~55_combout ;
wire \br0|register~56_combout ;
wire \br0|register~57_combout ;
wire \br0|register~58_combout ;
wire \br0|register~59_combout ;
wire \aluSourceBR[4]~23_combout ;
wire \aluSourceBR[4]~24_combout ;
wire \alu0|Add0~29_combout ;
wire \ar_ir0|result[4]~7_combout ;
wire \alu0|Mux12~0_combout ;
wire \alu0|Mux12~1_combout ;
wire \dr0|register~20_combout ;
wire \shifter0|ShiftRight0~11_combout ;
wire \shifter0|ShiftRight0~12_combout ;
wire \shifter0|Mux0~1_combout ;
wire \shifter0|ShiftRight0~15_combout ;
wire \shifter0|ShiftRight0~16_combout ;
wire \shifter0|Mux25~0_combout ;
wire \shifter0|Mux25~1_combout ;
wire \shifter0|Mux25~2_combout ;
wire \shifter0|Mux25~3_combout ;
wire \dr0|register~21_combout ;
wire \in[8]~input_o ;
wire \mdr0|register~7_combout ;
wire \registerFile0|r~27_combout ;
wire \registerFile0|r[5][8]~q ;
wire \ar0|register~35_combout ;
wire \ar0|register~36_combout ;
wire \ar0|register~37_combout ;
wire \ar0|register~38_combout ;
wire \ar0|register~39_combout ;
wire \aluSourceAR_src[8]~14_combout ;
wire \aluSourceAR_src[8]~15_combout ;
wire \alu0|Add0~9_combout ;
wire \alu0|Add0~37_combout ;
wire \ar_ir0|result[8]~14_combout ;
wire \alu0|Mux8~0_combout ;
wire \alu0|Mux8~1_combout ;
wire \alu0|Mux8~2_combout ;
wire \shifter0|ShiftLeft1~35_combout ;
wire \shifter0|ShiftLeft0~37_combout ;
wire \shifter0|ShiftLeft0~38_combout ;
wire \shifter0|Mux21~0_combout ;
wire \shifter0|Mux5~0_combout ;
wire \shifter0|ShiftRight0~28_combout ;
wire \shifter0|Mux21~1_combout ;
wire \dr0|register~14_combout ;
wire \DR5|register~7_combout ;
wire \dr_mdr0|result[8]~7_combout ;
wire \aluSourceBR[8]~16_combout ;
wire \shifter0|ShiftLeft0~13_combout ;
wire \shifter0|ShiftLeft0~15_combout ;
wire \shifter0|Mux14~2_combout ;
wire \shifter0|Mux28~0_combout ;
wire \shifter0|Mux14~3_combout ;
wire \shifter0|Mux14~4_combout ;
wire \shifter0|Mux14~0_combout ;
wire \shifter0|Mux14~1_combout ;
wire \shifter0|Mux14~5_combout ;
wire \dr0|register~0_combout ;
wire \aluSourceAR_src[15]~1_combout ;
wire \alu0|Add0~2_combout ;
wire \alu0|Add0~0_combout ;
wire \alu0|Add0~1_combout ;
wire \alu0|Add0~50 ;
wire \alu0|Add0~51_combout ;
wire \ar_ir0|result[15]~0_combout ;
wire \alu0|Mux1~0_combout ;
wire \alu0|Mux1~1_combout ;
wire \alu0|Mux1~2_combout ;
wire \dr0|register~1_combout ;
wire \dr0|register~2_combout ;
wire \registerFile0|r~12_combout ;
wire \registerFile0|r[7][15]~q ;
wire \registerFile0|r[6][15]~q ;
wire \registerFile0|r[4][15]~q ;
wire \br0|register~0_combout ;
wire \registerFile0|r[5][15]~q ;
wire \br0|register~1_combout ;
wire \registerFile0|r[3][15]~q ;
wire \registerFile0|r[2][15]~q ;
wire \registerFile0|r[0][15]~q ;
wire \registerFile0|r[1][15]~q ;
wire \br0|register~2_combout ;
wire \br0|register~3_combout ;
wire \br0|register~4_combout ;
wire \aluSourceBR[15]~1_combout ;
wire \shifter0|ShiftLeft0~40_combout ;
wire \shifter0|ShiftLeft0~36_combout ;
wire \shifter0|Mux0~3_combout ;
wire \shifter0|Mux26~2_combout ;
wire \shifter0|ShiftLeft1~36_combout ;
wire \shifter0|Mux27~0_combout ;
wire \shifter0|Mux27~1_combout ;
wire \shifter0|Mux27~2_combout ;
wire \shifter0|Mux27~3_combout ;
wire \dr0|register~26_combout ;
wire \ar_ir0|result[2]~9_combout ;
wire \alu0|Mux14~0_combout ;
wire \alu0|Mux14~1_combout ;
wire \alu0|Add0~25_combout ;
wire \dr0|register~25_combout ;
wire \dr0|register~27_combout ;
wire \DR5|register~13_combout ;
wire \registerFile0|r~33_combout ;
wire \registerFile0|r[1][2]~q ;
wire \registerFile0|r[0][2]~q ;
wire \ar0|register~67_combout ;
wire \registerFile0|r[3][2]~q ;
wire \registerFile0|r[2][2]~q ;
wire \ar0|register~68_combout ;
wire \registerFile0|r[5][2]~q ;
wire \registerFile0|r[7][2]~q ;
wire \registerFile0|r[4][2]~q ;
wire \registerFile0|r[6][2]~q ;
wire \ar0|register~65_combout ;
wire \ar0|register~66_combout ;
wire \ar0|register~69_combout ;
wire \aluSourceAR_src[2]~26_combout ;
wire \AR4|register~13_combout ;
wire \in[2]~input_o ;
wire \mdr0|register~13_combout ;
wire \dr_mdr0|result[2]~13_combout ;
wire \br0|register~67_combout ;
wire \br0|register~68_combout ;
wire \br0|register~65_combout ;
wire \br0|register~66_combout ;
wire \br0|register~69_combout ;
wire \aluSourceBR[2]~27_combout ;
wire \aluSourceBR[2]~28_combout ;
wire \shifter0|ShiftLeft0~17_combout ;
wire \shifter0|ShiftLeft1~37_combout ;
wire \shifter0|Mux0~4_combout ;
wire \shifter0|Mux26~3_combout ;
wire \shifter0|Mux26~4_combout ;
wire \shifter0|Mux26~5_combout ;
wire \shifter0|Mux26~6_combout ;
wire \dr0|register~23_combout ;
wire \ar_ir0|result[3]~8_combout ;
wire \alu0|Mux13~0_combout ;
wire \alu0|Mux13~1_combout ;
wire \alu0|Add0~27_combout ;
wire \dr0|register~22_combout ;
wire \dr0|register~24_combout ;
wire \DR5|register~12_combout ;
wire \dr_mdr0|result[3]~12_combout ;
wire \br0|register~60_combout ;
wire \br0|register~61_combout ;
wire \br0|register~62_combout ;
wire \br0|register~63_combout ;
wire \br0|register~64_combout ;
wire \aluSourceBR[3]~25_combout ;
wire \aluSourceBR[3]~26_combout ;
wire \shifter0|ShiftLeft1~19_combout ;
wire \shifter0|ShiftLeft1~34_combout ;
wire \shifter0|ShiftLeft1~39_combout ;
wire \shifter0|ShiftRight0~35_combout ;
wire \shifter0|Mux29~0_combout ;
wire \shifter0|Mux29~1_combout ;
wire \shifter0|Mux29~2_combout ;
wire \shifter0|Mux29~3_combout ;
wire \shifter0|Mux28~1_combout ;
wire \dr0|register~32_combout ;
wire \dr0|register~33_combout ;
wire \DR5|register~15_combout ;
wire \aluSourceAR_src[0]~30_combout ;
wire \AR4|register~15_combout ;
wire \in[0]~input_o ;
wire \mdr0|register~15_combout ;
wire \aluSourceBR[0]~31_combout ;
wire \aluSourceBR[0]~33_combout ;
wire \shifter0|ShiftLeft1~9_combout ;
wire \shifter0|Mux28~2_combout ;
wire \shifter0|Mux28~3_combout ;
wire \shifter0|Mux28~4_combout ;
wire \shifter0|Mux28~5_combout ;
wire \dr0|register~29_combout ;
wire \alu0|Add0~23_combout ;
wire \ar_ir0|result[1]~10_combout ;
wire \alu0|Mux15~0_combout ;
wire \alu0|Mux15~1_combout ;
wire \dr0|register~28_combout ;
wire \dr0|register~30_combout ;
wire \DR5|register~14_combout ;
wire \registerFile0|r~34_combout ;
wire \registerFile0|r[4][1]~q ;
wire \br0|register~70_combout ;
wire \br0|register~71_combout ;
wire \br0|register~72_combout ;
wire \br0|register~73_combout ;
wire \br0|register~74_combout ;
wire \aluSourceBR[1]~29_combout ;
wire \aluSourceBR[1]~30_combout ;
wire \control0|Mux0~5_combout ;
wire \control0|Mux0~6_combout ;
wire \control0|Mux0~3_combout ;
wire \control0|Mux0~4_combout ;
wire \control0|Mux0~7_combout ;
wire \control0|Mux0~8_combout ;
wire \control0|Mux0~9_combout ;
wire \control3|p3_alu_shif_ar~0_combout ;
wire \control3|p3_alu_shif_ar~q ;
wire \control0|Mux0~1_combout ;
wire \alu0|Add0~52 ;
wire \alu0|Add0~53_combout ;
wire \control0|Mux0~2_combout ;
wire \control0|Mux1~0_combout ;
wire \control0|branchFlag~0_combout ;
wire \control0|branchFlag~1_combout ;
wire \ir0|ir~0_combout ;
wire \ir0|ir~12_combout ;
wire \jumpAddressCalucurator|jumpAddr[5]~10_combout ;
wire \pc0|pc~6_combout ;
wire \ir0|ir~11_combout ;
wire \jumpAddressCalucurator|jumpAddr[4]~8_combout ;
wire \pc0|pc~5_combout ;
wire \ir0|ir~15_combout ;
wire \jumpAddressCalucurator|jumpAddr[3]~6_combout ;
wire \pc0|pc~4_combout ;
wire \ir0|ir~14_combout ;
wire \control0|always0~0_combout ;
wire \control3|p3_opcode~11_combout ;
wire \control0|inCount~0_combout ;
wire \control0|inCount~q ;
wire \Exec~input_o ;
wire \exec0~feeder_combout ;
wire \exec0~q ;
wire \exec1~q ;
wire \control0|exec_pre~0_combout ;
wire \control0|exec_pre~q ;
wire \control0|always0~1_combout ;
wire \control0|count[2]~0_combout ;
wire \control0|Add0~0_combout ;
wire \control0|count[0]~16_combout ;
wire \control0|count[0]~17_combout ;
wire \control0|Add0~1 ;
wire \control0|Add0~2_combout ;
wire \control0|count[1]~15_combout ;
wire \control0|Add0~3 ;
wire \control0|Add0~4_combout ;
wire \control0|count[2]~18_combout ;
wire \control0|Equal2~4_combout ;
wire \control0|count[2]~1_combout ;
wire \control0|Add0~5 ;
wire \control0|Add0~6_combout ;
wire \control0|count[3]~2_combout ;
wire \control0|Add0~7 ;
wire \control0|Add0~8_combout ;
wire \control0|count[4]~3_combout ;
wire \control0|Add0~9 ;
wire \control0|Add0~10_combout ;
wire \control0|count[5]~4_combout ;
wire \control0|Add0~11 ;
wire \control0|Add0~12_combout ;
wire \control0|count[6]~5_combout ;
wire \control0|Add0~13 ;
wire \control0|Add0~14_combout ;
wire \control0|count[7]~6_combout ;
wire \control0|Add0~15 ;
wire \control0|Add0~16_combout ;
wire \control0|count[8]~7_combout ;
wire \control0|Add0~17 ;
wire \control0|Add0~18_combout ;
wire \control0|count[9]~8_combout ;
wire \control0|Add0~19 ;
wire \control0|Add0~20_combout ;
wire \control0|count[10]~9_combout ;
wire \control0|Equal2~1_combout ;
wire \control0|Add0~21 ;
wire \control0|Add0~22_combout ;
wire \control0|count[11]~10_combout ;
wire \control0|Add0~23 ;
wire \control0|Add0~24_combout ;
wire \control0|count[12]~11_combout ;
wire \control0|Add0~25 ;
wire \control0|Add0~26_combout ;
wire \control0|count[13]~12_combout ;
wire \control0|Add0~27 ;
wire \control0|Add0~28_combout ;
wire \control0|count[14]~13_combout ;
wire \control0|Equal2~2_combout ;
wire \control0|Equal2~0_combout ;
wire \control0|Add0~29 ;
wire \control0|Add0~30_combout ;
wire \control0|count[15]~14_combout ;
wire \control0|Equal2~3_combout ;
wire \control0|Equal3~0_combout ;
wire \control0|systemStopped~0_combout ;
wire \control0|systemStopped~1_combout ;
wire \control0|systemStopped~q ;
wire \pc2|register[14]~0_combout ;
wire \pc2|register[14]~1_combout ;
wire \jumpAddressCalucurator|jumpAddr[2]~4_combout ;
wire \pc0|pc~3_combout ;
wire \ir0|ir~8_combout ;
wire \szcv[2]~9_combout ;
wire \szcv[2]~10_combout ;
wire \szcv[2]~6_combout ;
wire \szcv[2]~7_combout ;
wire \szcv[2]~2_combout ;
wire \szcv[2]~0_combout ;
wire \szcv[2]~1_combout ;
wire \szcv[2]~3_combout ;
wire \szcv[2]~4_combout ;
wire \szcv[2]~5_combout ;
wire \szcv[2]~8_combout ;
wire \szcv[2]~22_combout ;
wire \szcv[2]~24_combout ;
wire \szcv[2]~25_combout ;
wire \szcv[2]~26_combout ;
wire \szcv[2]~23_combout ;
wire \szcv[2]~27_combout ;
wire \szcv[2]~11_combout ;
wire \szcv[2]~19_combout ;
wire \szcv[2]~16_combout ;
wire \szcv[2]~17_combout ;
wire \szcv[2]~15_combout ;
wire \szcv[2]~18_combout ;
wire \szcv[2]~20_combout ;
wire \shifter0|Mux26~1_combout ;
wire \szcv[2]~12_combout ;
wire \szcv[2]~13_combout ;
wire \szcv[2]~14_combout ;
wire \szcv[2]~21_combout ;
wire \szcv[2]~28_combout ;
wire \szcv[2]~29_combout ;
wire \control0|always1~2_combout ;
wire \control0|always1~1_combout ;
wire \control0|always1~3_combout ;
wire \control0|always1~5_combout ;
wire \control0|always1~4_combout ;
wire \control0|always1~6_combout ;
wire \control0|always1~7_combout ;
wire \control0|always1~8_combout ;
wire \control0|always1~9_combout ;
wire \control0|Mux1~1_combout ;
wire \control0|Mux1~2_combout ;
wire \ir0|ir[5]~2_combout ;
wire \jumpAddressCalucurator|jumpAddr[1]~2_combout ;
wire \pc0|pc~2_combout ;
wire \ir0|ir~18_combout ;
wire \jumpAddressCalucurator|jumpAddr[0]~0_combout ;
wire \pc0|pc~0_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \ir0|ir[13]~5_combout ;
wire \ar0|register~2_combout ;
wire \ar0|register~3_combout ;
wire \ar0|register~0_combout ;
wire \ar0|register~1_combout ;
wire \ar0|register~4_combout ;
wire \control3|p3_alu_shif_ar~1_combout ;
wire \control3|p3_outputEnable~q ;
wire \externalOut0|out[13]~feeder_combout ;
wire \externalOut0|out[12]~feeder_combout ;
wire \externalOut0|a0|WideOr6~0_combout ;
wire \externalOut0|a0|WideOr5~0_combout ;
wire \externalOut0|a0|WideOr4~0_combout ;
wire \externalOut0|a0|WideOr3~0_combout ;
wire \externalOut0|a0|WideOr2~0_combout ;
wire \externalOut0|a0|WideOr1~0_combout ;
wire \externalOut0|a0|WideOr0~0_combout ;
wire \externalOut0|out[8]~feeder_combout ;
wire \externalOut0|a1|WideOr6~0_combout ;
wire \externalOut0|a1|WideOr5~0_combout ;
wire \externalOut0|a1|WideOr4~0_combout ;
wire \externalOut0|a1|WideOr3~0_combout ;
wire \externalOut0|a1|WideOr2~0_combout ;
wire \externalOut0|a1|WideOr1~0_combout ;
wire \externalOut0|a1|WideOr0~0_combout ;
wire \externalOut0|a2|WideOr6~0_combout ;
wire \externalOut0|a2|WideOr5~0_combout ;
wire \externalOut0|a2|WideOr4~0_combout ;
wire \externalOut0|a2|WideOr3~0_combout ;
wire \externalOut0|a2|WideOr2~0_combout ;
wire \externalOut0|a2|WideOr1~0_combout ;
wire \externalOut0|a2|WideOr0~0_combout ;
wire \externalOut0|a3|WideOr6~0_combout ;
wire \externalOut0|a3|WideOr5~0_combout ;
wire \externalOut0|a3|WideOr4~0_combout ;
wire \externalOut0|a3|WideOr3~0_combout ;
wire \externalOut0|a3|WideOr2~0_combout ;
wire \externalOut0|a3|WideOr1~0_combout ;
wire \externalOut0|a3|WideOr0~0_combout ;
wire \cycleCount0|Add1~0_combout ;
wire \cycleCount0|Add1~1 ;
wire \cycleCount0|Add1~2_combout ;
wire \cycleCount0|Add1~3 ;
wire \cycleCount0|Add1~4_combout ;
wire \cycleCount0|Add1~5 ;
wire \cycleCount0|Add1~6_combout ;
wire \cycleCount0|Add1~7 ;
wire \cycleCount0|Add1~8_combout ;
wire \cycleCount0|Add1~9 ;
wire \cycleCount0|Add1~10_combout ;
wire \cycleCount0|Add1~11 ;
wire \cycleCount0|Add1~12_combout ;
wire \cycleCount0|Add1~13 ;
wire \cycleCount0|Add1~14_combout ;
wire \cycleCount0|Equal0~1_combout ;
wire \cycleCount0|Equal0~0_combout ;
wire \cycleCount0|Add1~15 ;
wire \cycleCount0|Add1~16_combout ;
wire \cycleCount0|Add1~17 ;
wire \cycleCount0|Add1~18_combout ;
wire \cycleCount0|Add1~19 ;
wire \cycleCount0|Add1~20_combout ;
wire \cycleCount0|Add1~21 ;
wire \cycleCount0|Add1~22_combout ;
wire \cycleCount0|Add1~23 ;
wire \cycleCount0|Add1~24_combout ;
wire \cycleCount0|Add1~25 ;
wire \cycleCount0|Add1~26_combout ;
wire \cycleCount0|Add1~27 ;
wire \cycleCount0|Add1~28_combout ;
wire \cycleCount0|Add1~29 ;
wire \cycleCount0|Add1~30_combout ;
wire \cycleCount0|Equal0~3_combout ;
wire \cycleCount0|Equal0~2_combout ;
wire \cycleCount0|Equal0~4_combout ;
wire \cycleCount0|Add1~31 ;
wire \cycleCount0|Add1~32_combout ;
wire \cycleCount0|Add1~33 ;
wire \cycleCount0|Add1~34_combout ;
wire \cycleCount0|Add1~35 ;
wire \cycleCount0|Add1~36_combout ;
wire \cycleCount0|Add1~37 ;
wire \cycleCount0|Add1~38_combout ;
wire \cycleCount0|Add1~39 ;
wire \cycleCount0|Add1~40_combout ;
wire \cycleCount0|Add1~41 ;
wire \cycleCount0|Add1~42_combout ;
wire \cycleCount0|Add1~43 ;
wire \cycleCount0|Add1~44_combout ;
wire \cycleCount0|Add1~45 ;
wire \cycleCount0|Add1~46_combout ;
wire \cycleCount0|Add1~47 ;
wire \cycleCount0|Add1~48_combout ;
wire \cycleCount0|selectCount~2_combout ;
wire \cycleCount0|Add1~49 ;
wire \cycleCount0|Add1~50_combout ;
wire \cycleCount0|Add1~51 ;
wire \cycleCount0|Add1~52_combout ;
wire \cycleCount0|Add1~53 ;
wire \cycleCount0|Add1~54_combout ;
wire \cycleCount0|Equal0~7_combout ;
wire \cycleCount0|Equal0~5_combout ;
wire \cycleCount0|Equal0~6_combout ;
wire \cycleCount0|Add1~55 ;
wire \cycleCount0|Add1~56_combout ;
wire \cycleCount0|Add1~57 ;
wire \cycleCount0|Add1~58_combout ;
wire \cycleCount0|Add1~59 ;
wire \cycleCount0|Add1~60_combout ;
wire \cycleCount0|Add1~61 ;
wire \cycleCount0|Add1~62_combout ;
wire \cycleCount0|Equal0~8_combout ;
wire \cycleCount0|Equal0~9_combout ;
wire \cycleCount0|Equal0~10_combout ;
wire \cycleCount0|cycle_selectorA[1]~0_combout ;
wire \cycleCount0|cycle_selectorA~1_combout ;
wire \cycleCount0|LEDB[7]~1_combout ;
wire \cycleCount0|cycle_selectorA[1]~2_combout ;
wire \cycleCount0|cycle_selectorA[2]~3_combout ;
wire \cycleCount0|cycle_selectorA[3]~4_combout ;
wire \cycleCount0|LEDB[7]~0_combout ;
wire \cycleCount0|count[0]~32_combout ;
wire \cycleCount0|count[0]~33 ;
wire \cycleCount0|count[1]~34_combout ;
wire \cycleCount0|count[1]~35 ;
wire \cycleCount0|count[2]~36_combout ;
wire \cycleCount0|count[2]~37 ;
wire \cycleCount0|count[3]~38_combout ;
wire \cycleCount0|count[3]~39 ;
wire \cycleCount0|count[4]~40_combout ;
wire \cycleCount0|count[4]~41 ;
wire \cycleCount0|count[5]~42_combout ;
wire \cycleCount0|count[5]~43 ;
wire \cycleCount0|count[6]~44_combout ;
wire \cycleCount0|count[6]~45 ;
wire \cycleCount0|count[7]~46_combout ;
wire \cycleCount0|count[7]~47 ;
wire \cycleCount0|count[8]~48_combout ;
wire \cycleCount0|count[8]~49 ;
wire \cycleCount0|count[9]~50_combout ;
wire \cycleCount0|count[9]~51 ;
wire \cycleCount0|count[10]~52_combout ;
wire \cycleCount0|count[10]~53 ;
wire \cycleCount0|count[11]~54_combout ;
wire \cycleCount0|count[11]~55 ;
wire \cycleCount0|count[12]~56_combout ;
wire \cycleCount0|count[12]~57 ;
wire \cycleCount0|count[13]~58_combout ;
wire \cycleCount0|count[13]~59 ;
wire \cycleCount0|count[14]~60_combout ;
wire \cycleCount0|count[14]~61 ;
wire \cycleCount0|count[15]~62_combout ;
wire \cycleCount0|count[15]~63 ;
wire \cycleCount0|count[16]~64_combout ;
wire \cycleCount0|count[16]~65 ;
wire \cycleCount0|count[17]~66_combout ;
wire \cycleCount0|count[17]~67 ;
wire \cycleCount0|count[18]~68_combout ;
wire \cycleCount0|count[18]~69 ;
wire \cycleCount0|count[19]~70_combout ;
wire \cycleCount0|count[19]~71 ;
wire \cycleCount0|count[20]~72_combout ;
wire \cycleCount0|count[20]~73 ;
wire \cycleCount0|count[21]~74_combout ;
wire \cycleCount0|count[21]~75 ;
wire \cycleCount0|count[22]~76_combout ;
wire \cycleCount0|count[22]~77 ;
wire \cycleCount0|count[23]~78_combout ;
wire \cycleCount0|count[23]~79 ;
wire \cycleCount0|count[24]~80_combout ;
wire \cycleCount0|count[24]~81 ;
wire \cycleCount0|count[25]~82_combout ;
wire \cycleCount0|count[25]~83 ;
wire \cycleCount0|count[26]~84_combout ;
wire \cycleCount0|count[26]~85 ;
wire \cycleCount0|count[27]~86_combout ;
wire \cycleCount0|count[27]~87 ;
wire \cycleCount0|count[28]~88_combout ;
wire \cycleCount0|count[28]~89 ;
wire \cycleCount0|count[29]~90_combout ;
wire \cycleCount0|count[29]~91 ;
wire \cycleCount0|count[30]~92_combout ;
wire \cycleCount0|count[30]~93 ;
wire \cycleCount0|count[31]~94_combout ;
wire \cycleCount0|a0|WideOr6~0_combout ;
wire \cycleCount0|a2|WideOr6~0_combout ;
wire \cycleCount0|LEDA~0_combout ;
wire \cycleCount0|a1|WideOr6~0_combout ;
wire \cycleCount0|a3|WideOr6~0_combout ;
wire \cycleCount0|LEDA~1_combout ;
wire \cycleCount0|LEDA[1]~2_combout ;
wire \cycleCount0|a0|WideOr5~0_combout ;
wire \cycleCount0|a3|WideOr5~0_combout ;
wire \cycleCount0|LEDA~3_combout ;
wire \cycleCount0|a2|WideOr5~0_combout ;
wire \cycleCount0|a1|WideOr5~0_combout ;
wire \cycleCount0|LEDA~4_combout ;
wire \cycleCount0|a3|WideOr4~0_combout ;
wire \cycleCount0|a2|WideOr4~0_combout ;
wire \cycleCount0|a0|WideOr4~0_combout ;
wire \cycleCount0|LEDA~5_combout ;
wire \cycleCount0|a1|WideOr4~0_combout ;
wire \cycleCount0|LEDA~6_combout ;
wire \cycleCount0|a2|WideOr3~0_combout ;
wire \cycleCount0|a3|WideOr3~0_combout ;
wire \cycleCount0|a0|WideOr3~0_combout ;
wire \cycleCount0|LEDA~7_combout ;
wire \cycleCount0|a1|WideOr3~0_combout ;
wire \cycleCount0|LEDA~8_combout ;
wire \cycleCount0|a0|WideOr2~0_combout ;
wire \cycleCount0|a2|WideOr2~0_combout ;
wire \cycleCount0|LEDA~9_combout ;
wire \cycleCount0|a3|WideOr2~0_combout ;
wire \cycleCount0|a1|WideOr2~0_combout ;
wire \cycleCount0|LEDA~10_combout ;
wire \cycleCount0|a2|WideOr1~0_combout ;
wire \cycleCount0|a1|WideOr1~0_combout ;
wire \cycleCount0|a0|WideOr1~0_combout ;
wire \cycleCount0|a3|WideOr1~0_combout ;
wire \cycleCount0|LEDA~11_combout ;
wire \cycleCount0|LEDA~12_combout ;
wire \cycleCount0|a1|WideOr0~0_combout ;
wire \cycleCount0|a2|WideOr0~0_combout ;
wire \cycleCount0|a0|WideOr0~0_combout ;
wire \cycleCount0|LEDA~13_combout ;
wire \cycleCount0|a3|WideOr0~0_combout ;
wire \cycleCount0|LEDA~14_combout ;
wire \cycleCount0|a4|WideOr6~0_combout ;
wire \cycleCount0|a7|WideOr6~0_combout ;
wire \cycleCount0|LEDB~2_combout ;
wire \cycleCount0|a5|WideOr6~0_combout ;
wire \cycleCount0|a6|WideOr6~0_combout ;
wire \cycleCount0|LEDB~3_combout ;
wire \cycleCount0|a5|WideOr5~0_combout ;
wire \cycleCount0|a7|WideOr5~0_combout ;
wire \cycleCount0|a4|WideOr5~0_combout ;
wire \cycleCount0|a6|WideOr5~0_combout ;
wire \cycleCount0|LEDB~4_combout ;
wire \cycleCount0|LEDB~5_combout ;
wire \cycleCount0|a7|WideOr4~0_combout ;
wire \cycleCount0|a4|WideOr4~0_combout ;
wire \cycleCount0|LEDB~6_combout ;
wire \cycleCount0|a5|WideOr4~0_combout ;
wire \cycleCount0|a6|WideOr4~0_combout ;
wire \cycleCount0|LEDB~7_combout ;
wire \cycleCount0|a7|WideOr3~0_combout ;
wire \cycleCount0|a5|WideOr3~0_combout ;
wire \cycleCount0|a4|WideOr3~0_combout ;
wire \cycleCount0|a6|WideOr3~0_combout ;
wire \cycleCount0|LEDB~8_combout ;
wire \cycleCount0|LEDB~9_combout ;
wire \cycleCount0|a5|WideOr2~0_combout ;
wire \cycleCount0|a4|WideOr2~0_combout ;
wire \cycleCount0|a7|WideOr2~0_combout ;
wire \cycleCount0|LEDB~10_combout ;
wire \cycleCount0|a6|WideOr2~0_combout ;
wire \cycleCount0|LEDB~11_combout ;
wire \cycleCount0|a7|WideOr1~0_combout ;
wire \cycleCount0|a5|WideOr1~0_combout ;
wire \cycleCount0|a6|WideOr1~0_combout ;
wire \cycleCount0|a4|WideOr1~0_combout ;
wire \cycleCount0|LEDB~12_combout ;
wire \cycleCount0|LEDB~13_combout ;
wire \cycleCount0|a5|WideOr0~0_combout ;
wire \cycleCount0|a7|WideOr0~0_combout ;
wire \cycleCount0|a4|WideOr0~0_combout ;
wire \cycleCount0|LEDB~14_combout ;
wire \cycleCount0|a6|WideOr0~0_combout ;
wire \cycleCount0|LEDB~15_combout ;
wire \control0|branchFlag~2_combout ;
wire \altera_internal_jtag~TDO ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [15:0] \IR5|ir ;
wire [3:0] \cycleCount0|cycle_selectorA ;
wire [6:0] \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [7:0] \cycleCount0|LEDB ;
wire [15:0] \ram0|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \PLL0|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \dr0|register ;
wire [15:0] \control0|count ;
wire [15:0] \mdr0|register ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \control3|p3_opcode ;
wire [31:0] \cycleCount0|count ;
wire [15:0] \ram0|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [3:0] \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [15:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [11:0] \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [11:0] \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \externalOut0|out ;
wire [7:0] \cycleCount0|LEDA ;
wire [15:0] \ir0|ir ;
wire [15:0] \IR3|ir ;
wire [1:0] \FWD_B3|register ;
wire [15:0] \DR5|register ;
wire [15:0] \br0|register ;
wire [15:0] \ar0|register ;
wire [1:0] \FWD_A3|register ;
wire [4:0] \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [6:0] \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [15:0] \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [15:0] \pc0|pc ;
wire [15:0] \IR4|ir ;
wire [3:0] \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [31:0] \cycleCount0|selectCount ;
wire [4:0] \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [15:0] \AR4|register ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [15:0] \pc2|register ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;

wire [4:0] \PLL0|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [1:0] \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;

assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [1];

assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];
assign \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [1];

// Location: FF_X37_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \LED0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED0[0]),
	.obar());
// synopsys translate_off
defparam \LED0[0]~output .bus_hold = "false";
defparam \LED0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \LED0[1]~output (
	.i(\externalOut0|a0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED0[1]),
	.obar());
// synopsys translate_off
defparam \LED0[1]~output .bus_hold = "false";
defparam \LED0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \LED0[2]~output (
	.i(!\externalOut0|a0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED0[2]),
	.obar());
// synopsys translate_off
defparam \LED0[2]~output .bus_hold = "false";
defparam \LED0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \LED0[3]~output (
	.i(!\externalOut0|a0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED0[3]),
	.obar());
// synopsys translate_off
defparam \LED0[3]~output .bus_hold = "false";
defparam \LED0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \LED0[4]~output (
	.i(!\externalOut0|a0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED0[4]),
	.obar());
// synopsys translate_off
defparam \LED0[4]~output .bus_hold = "false";
defparam \LED0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \LED0[5]~output (
	.i(!\externalOut0|a0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED0[5]),
	.obar());
// synopsys translate_off
defparam \LED0[5]~output .bus_hold = "false";
defparam \LED0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \LED0[6]~output (
	.i(!\externalOut0|a0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED0[6]),
	.obar());
// synopsys translate_off
defparam \LED0[6]~output .bus_hold = "false";
defparam \LED0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \LED0[7]~output (
	.i(!\externalOut0|a0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED0[7]),
	.obar());
// synopsys translate_off
defparam \LED0[7]~output .bus_hold = "false";
defparam \LED0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cycloneive_io_obuf \LED1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[0]),
	.obar());
// synopsys translate_off
defparam \LED1[0]~output .bus_hold = "false";
defparam \LED1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \LED1[1]~output (
	.i(\externalOut0|a1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[1]),
	.obar());
// synopsys translate_off
defparam \LED1[1]~output .bus_hold = "false";
defparam \LED1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \LED1[2]~output (
	.i(!\externalOut0|a1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[2]),
	.obar());
// synopsys translate_off
defparam \LED1[2]~output .bus_hold = "false";
defparam \LED1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \LED1[3]~output (
	.i(!\externalOut0|a1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[3]),
	.obar());
// synopsys translate_off
defparam \LED1[3]~output .bus_hold = "false";
defparam \LED1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \LED1[4]~output (
	.i(!\externalOut0|a1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[4]),
	.obar());
// synopsys translate_off
defparam \LED1[4]~output .bus_hold = "false";
defparam \LED1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
cycloneive_io_obuf \LED1[5]~output (
	.i(!\externalOut0|a1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[5]),
	.obar());
// synopsys translate_off
defparam \LED1[5]~output .bus_hold = "false";
defparam \LED1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \LED1[6]~output (
	.i(!\externalOut0|a1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[6]),
	.obar());
// synopsys translate_off
defparam \LED1[6]~output .bus_hold = "false";
defparam \LED1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \LED1[7]~output (
	.i(!\externalOut0|a1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[7]),
	.obar());
// synopsys translate_off
defparam \LED1[7]~output .bus_hold = "false";
defparam \LED1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \LED2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[0]),
	.obar());
// synopsys translate_off
defparam \LED2[0]~output .bus_hold = "false";
defparam \LED2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \LED2[1]~output (
	.i(\externalOut0|a2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[1]),
	.obar());
// synopsys translate_off
defparam \LED2[1]~output .bus_hold = "false";
defparam \LED2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \LED2[2]~output (
	.i(!\externalOut0|a2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[2]),
	.obar());
// synopsys translate_off
defparam \LED2[2]~output .bus_hold = "false";
defparam \LED2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \LED2[3]~output (
	.i(!\externalOut0|a2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[3]),
	.obar());
// synopsys translate_off
defparam \LED2[3]~output .bus_hold = "false";
defparam \LED2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \LED2[4]~output (
	.i(!\externalOut0|a2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[4]),
	.obar());
// synopsys translate_off
defparam \LED2[4]~output .bus_hold = "false";
defparam \LED2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \LED2[5]~output (
	.i(!\externalOut0|a2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[5]),
	.obar());
// synopsys translate_off
defparam \LED2[5]~output .bus_hold = "false";
defparam \LED2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneive_io_obuf \LED2[6]~output (
	.i(!\externalOut0|a2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[6]),
	.obar());
// synopsys translate_off
defparam \LED2[6]~output .bus_hold = "false";
defparam \LED2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \LED2[7]~output (
	.i(!\externalOut0|a2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[7]),
	.obar());
// synopsys translate_off
defparam \LED2[7]~output .bus_hold = "false";
defparam \LED2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \LED3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED3[0]),
	.obar());
// synopsys translate_off
defparam \LED3[0]~output .bus_hold = "false";
defparam \LED3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
cycloneive_io_obuf \LED3[1]~output (
	.i(\externalOut0|a3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED3[1]),
	.obar());
// synopsys translate_off
defparam \LED3[1]~output .bus_hold = "false";
defparam \LED3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \LED3[2]~output (
	.i(!\externalOut0|a3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED3[2]),
	.obar());
// synopsys translate_off
defparam \LED3[2]~output .bus_hold = "false";
defparam \LED3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \LED3[3]~output (
	.i(!\externalOut0|a3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED3[3]),
	.obar());
// synopsys translate_off
defparam \LED3[3]~output .bus_hold = "false";
defparam \LED3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \LED3[4]~output (
	.i(!\externalOut0|a3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED3[4]),
	.obar());
// synopsys translate_off
defparam \LED3[4]~output .bus_hold = "false";
defparam \LED3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \LED3[5]~output (
	.i(!\externalOut0|a3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED3[5]),
	.obar());
// synopsys translate_off
defparam \LED3[5]~output .bus_hold = "false";
defparam \LED3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \LED3[6]~output (
	.i(!\externalOut0|a3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED3[6]),
	.obar());
// synopsys translate_off
defparam \LED3[6]~output .bus_hold = "false";
defparam \LED3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \LED3[7]~output (
	.i(!\externalOut0|a3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED3[7]),
	.obar());
// synopsys translate_off
defparam \LED3[7]~output .bus_hold = "false";
defparam \LED3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N16
cycloneive_io_obuf \count_LEDA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDA[0]),
	.obar());
// synopsys translate_off
defparam \count_LEDA[0]~output .bus_hold = "false";
defparam \count_LEDA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N30
cycloneive_io_obuf \count_LEDA[1]~output (
	.i(\cycleCount0|LEDA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDA[1]),
	.obar());
// synopsys translate_off
defparam \count_LEDA[1]~output .bus_hold = "false";
defparam \count_LEDA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N9
cycloneive_io_obuf \count_LEDA[2]~output (
	.i(\cycleCount0|LEDA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDA[2]),
	.obar());
// synopsys translate_off
defparam \count_LEDA[2]~output .bus_hold = "false";
defparam \count_LEDA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N9
cycloneive_io_obuf \count_LEDA[3]~output (
	.i(\cycleCount0|LEDA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDA[3]),
	.obar());
// synopsys translate_off
defparam \count_LEDA[3]~output .bus_hold = "false";
defparam \count_LEDA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N16
cycloneive_io_obuf \count_LEDA[4]~output (
	.i(\cycleCount0|LEDA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDA[4]),
	.obar());
// synopsys translate_off
defparam \count_LEDA[4]~output .bus_hold = "false";
defparam \count_LEDA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N30
cycloneive_io_obuf \count_LEDA[5]~output (
	.i(\cycleCount0|LEDA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDA[5]),
	.obar());
// synopsys translate_off
defparam \count_LEDA[5]~output .bus_hold = "false";
defparam \count_LEDA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N2
cycloneive_io_obuf \count_LEDA[6]~output (
	.i(\cycleCount0|LEDA [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDA[6]),
	.obar());
// synopsys translate_off
defparam \count_LEDA[6]~output .bus_hold = "false";
defparam \count_LEDA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N2
cycloneive_io_obuf \count_LEDA[7]~output (
	.i(\cycleCount0|LEDA [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDA[7]),
	.obar());
// synopsys translate_off
defparam \count_LEDA[7]~output .bus_hold = "false";
defparam \count_LEDA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N16
cycloneive_io_obuf \count_LEDB[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDB[0]),
	.obar());
// synopsys translate_off
defparam \count_LEDB[0]~output .bus_hold = "false";
defparam \count_LEDB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N16
cycloneive_io_obuf \count_LEDB[1]~output (
	.i(\cycleCount0|LEDB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDB[1]),
	.obar());
// synopsys translate_off
defparam \count_LEDB[1]~output .bus_hold = "false";
defparam \count_LEDB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N16
cycloneive_io_obuf \count_LEDB[2]~output (
	.i(\cycleCount0|LEDB [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDB[2]),
	.obar());
// synopsys translate_off
defparam \count_LEDB[2]~output .bus_hold = "false";
defparam \count_LEDB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N23
cycloneive_io_obuf \count_LEDB[3]~output (
	.i(\cycleCount0|LEDB [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDB[3]),
	.obar());
// synopsys translate_off
defparam \count_LEDB[3]~output .bus_hold = "false";
defparam \count_LEDB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N9
cycloneive_io_obuf \count_LEDB[4]~output (
	.i(\cycleCount0|LEDB [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDB[4]),
	.obar());
// synopsys translate_off
defparam \count_LEDB[4]~output .bus_hold = "false";
defparam \count_LEDB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N23
cycloneive_io_obuf \count_LEDB[5]~output (
	.i(\cycleCount0|LEDB [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDB[5]),
	.obar());
// synopsys translate_off
defparam \count_LEDB[5]~output .bus_hold = "false";
defparam \count_LEDB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N23
cycloneive_io_obuf \count_LEDB[6]~output (
	.i(\cycleCount0|LEDB [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDB[6]),
	.obar());
// synopsys translate_off
defparam \count_LEDB[6]~output .bus_hold = "false";
defparam \count_LEDB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N9
cycloneive_io_obuf \count_LEDB[7]~output (
	.i(\cycleCount0|LEDB [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_LEDB[7]),
	.obar());
// synopsys translate_off
defparam \count_LEDB[7]~output .bus_hold = "false";
defparam \count_LEDB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N16
cycloneive_io_obuf \cycle_selectorA[0]~output (
	.i(\cycleCount0|cycle_selectorA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cycle_selectorA[0]),
	.obar());
// synopsys translate_off
defparam \cycle_selectorA[0]~output .bus_hold = "false";
defparam \cycle_selectorA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N23
cycloneive_io_obuf \cycle_selectorA[1]~output (
	.i(\cycleCount0|cycle_selectorA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cycle_selectorA[1]),
	.obar());
// synopsys translate_off
defparam \cycle_selectorA[1]~output .bus_hold = "false";
defparam \cycle_selectorA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N2
cycloneive_io_obuf \cycle_selectorA[2]~output (
	.i(\cycleCount0|cycle_selectorA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cycle_selectorA[2]),
	.obar());
// synopsys translate_off
defparam \cycle_selectorA[2]~output .bus_hold = "false";
defparam \cycle_selectorA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N30
cycloneive_io_obuf \cycle_selectorA[3]~output (
	.i(\cycleCount0|cycle_selectorA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cycle_selectorA[3]),
	.obar());
// synopsys translate_off
defparam \cycle_selectorA[3]~output .bus_hold = "false";
defparam \cycle_selectorA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N30
cycloneive_io_obuf \cycle_selectorB[0]~output (
	.i(\cycleCount0|cycle_selectorA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cycle_selectorB[0]),
	.obar());
// synopsys translate_off
defparam \cycle_selectorB[0]~output .bus_hold = "false";
defparam \cycle_selectorB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N23
cycloneive_io_obuf \cycle_selectorB[1]~output (
	.i(\cycleCount0|cycle_selectorA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cycle_selectorB[1]),
	.obar());
// synopsys translate_off
defparam \cycle_selectorB[1]~output .bus_hold = "false";
defparam \cycle_selectorB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N30
cycloneive_io_obuf \cycle_selectorB[2]~output (
	.i(\cycleCount0|cycle_selectorA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cycle_selectorB[2]),
	.obar());
// synopsys translate_off
defparam \cycle_selectorB[2]~output .bus_hold = "false";
defparam \cycle_selectorB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N2
cycloneive_io_obuf \cycle_selectorB[3]~output (
	.i(\cycleCount0|cycle_selectorA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cycle_selectorB[3]),
	.obar());
// synopsys translate_off
defparam \cycle_selectorB[3]~output .bus_hold = "false";
defparam \cycle_selectorB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N2
cycloneive_io_obuf \Clk~output (
	.i(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Clk),
	.obar());
// synopsys translate_off
defparam \Clk~output .bus_hold = "false";
defparam \Clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneive_io_obuf \selector~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(selector),
	.obar());
// synopsys translate_off
defparam \selector~output .bus_hold = "false";
defparam \selector~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N2
cycloneive_io_obuf \systemStopped0~output (
	.i(\control0|systemStopped~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(systemStopped0),
	.obar());
// synopsys translate_off
defparam \systemStopped0~output .bus_hold = "false";
defparam \systemStopped0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N30
cycloneive_io_obuf \DR_MDR5~output (
	.i(\control5|p5_dr_mdr~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DR_MDR5),
	.obar());
// synopsys translate_off
defparam \DR_MDR5~output .bus_hold = "false";
defparam \DR_MDR5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \REGwren5~output (
	.i(\control5|p5_regWren~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(REGwren5),
	.obar());
// synopsys translate_off
defparam \REGwren5~output .bus_hold = "false";
defparam \REGwren5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N2
cycloneive_io_obuf \MEMread3~output (
	.i(\control3|p5_regDstB_A~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEMread3),
	.obar());
// synopsys translate_off
defparam \MEMread3~output .bus_hold = "false";
defparam \MEMread3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N9
cycloneive_io_obuf \PCw~output (
	.i(!\HazardDetectionUnit0|pcWren~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCw),
	.obar());
// synopsys translate_off
defparam \PCw~output .bus_hold = "false";
defparam \PCw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N16
cycloneive_io_obuf \BF~output (
	.i(\control0|branchFlag~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BF),
	.obar());
// synopsys translate_off
defparam \BF~output .bus_hold = "false";
defparam \BF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y43_N1
cycloneive_io_ibuf \init_clock~input (
	.i(init_clock),
	.ibar(gnd),
	.o(\init_clock~input_o ));
// synopsys translate_off
defparam \init_clock~input .bus_hold = "false";
defparam \init_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_3
cycloneive_pll \PLL0|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL0|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\init_clock~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL0|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL0|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL0|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL0|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_multiply_by = 5;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL0|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 50000;
defparam \PLL0|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \PLL0|altpll_component|auto_generated|pll1 .m = 30;
defparam \PLL0|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL0|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL0|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL0|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLL0|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL0|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h3C3F;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h3C3F;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hA50A;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h5A5F;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hC30C;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h5A5A;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: JTAG_X1_Y22_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1 (
	.dataa(\~QIC_CREATED_GND~I_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\~QIC_CREATED_GND~I_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1 .lut_mask = 16'hC800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 .lut_mask = 16'hBFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3 .lut_mask = 16'hEAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'h8880;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4 .lut_mask = 16'hD8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .lut_mask = 16'h0011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .lut_mask = 16'hB830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h0555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hBF33;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h0F02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hDCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFCF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 16'h4400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h6040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8 .lut_mask = 16'h002E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00CC;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hE000;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h3A10;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N9
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'h1515;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hD5D5;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hB3A0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N31
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hB3A0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N5
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hB3A0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N3
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hB3A0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N25
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N10
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'hFF80;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'hCCEC;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N9
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h3C3F;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y20_N11
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h5A5F;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hA50A;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h5A5F;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h5A5A;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y20_N31
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N29
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N27
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N25
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N23
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N21
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N19
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N17
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N15
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N13
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFAFA;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N23
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .lut_mask = 16'hEEE4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .lut_mask = 16'h8C80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .lut_mask = 16'hFF20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25 .lut_mask = 16'h0F22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~25_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N27
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(gnd),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N5
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N15
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(gnd),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N17
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .lut_mask = 16'h8C80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .lut_mask = 16'hFCB8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hDCDC;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N1
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h5500;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hC800;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'h0333;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hF444;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h08B8;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hF333;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hF444;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hC0EA;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hA5A5;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hD5C0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0800;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~14 .lut_mask = 16'hFF80;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~14_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15 .lut_mask = 16'hCCEC;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N9
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N19
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N19
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(gnd),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N21
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N21
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(gnd),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'h0030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .lut_mask = 16'h0C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .lut_mask = 16'hEAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N11
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0100;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h1200;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~7 .lut_mask = 16'hF4F0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N25
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 16'h3CF0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h4C00;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N23
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .lut_mask = 16'h7F80;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .lut_mask = 16'h4C00;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N19
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6 .lut_mask = 16'hBFFF;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h0700;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N13
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0001;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h7000;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 16'hFCF8;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N31
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h7000;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N11
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0E04;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N27
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h2084;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h0A0C;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N1
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N22
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y29_N13
dffeas reset0(
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset0~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset0.is_wysiwyg = "true";
defparam reset0.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneive_lcell_comb \reset1~feeder (
// Equation(s):
// \reset1~feeder_combout  = \reset0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset0~q ),
	.cin(gnd),
	.combout(\reset1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reset1~feeder .lut_mask = 16'hFF00;
defparam \reset1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N9
dffeas reset1(
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset1~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset1.is_wysiwyg = "true";
defparam reset1.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N4
cycloneive_lcell_comb \pc0|pcPlusOne[0]~0 (
// Equation(s):
// \pc0|pcPlusOne[0]~0_combout  = \pc0|pc [0] $ (VCC)
// \pc0|pcPlusOne[0]~1  = CARRY(\pc0|pc [0])

	.dataa(\pc0|pc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc0|pcPlusOne[0]~0_combout ),
	.cout(\pc0|pcPlusOne[0]~1 ));
// synopsys translate_off
defparam \pc0|pcPlusOne[0]~0 .lut_mask = 16'h55AA;
defparam \pc0|pcPlusOne[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N6
cycloneive_lcell_comb \pc0|pcPlusOne[1]~2 (
// Equation(s):
// \pc0|pcPlusOne[1]~2_combout  = (\pc0|pc [1] & (!\pc0|pcPlusOne[0]~1 )) # (!\pc0|pc [1] & ((\pc0|pcPlusOne[0]~1 ) # (GND)))
// \pc0|pcPlusOne[1]~3  = CARRY((!\pc0|pcPlusOne[0]~1 ) # (!\pc0|pc [1]))

	.dataa(\pc0|pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc0|pcPlusOne[0]~1 ),
	.combout(\pc0|pcPlusOne[1]~2_combout ),
	.cout(\pc0|pcPlusOne[1]~3 ));
// synopsys translate_off
defparam \pc0|pcPlusOne[1]~2 .lut_mask = 16'h5A5F;
defparam \pc0|pcPlusOne[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N8
cycloneive_lcell_comb \pc0|pcPlusOne[2]~4 (
// Equation(s):
// \pc0|pcPlusOne[2]~4_combout  = (\pc0|pc [2] & (\pc0|pcPlusOne[1]~3  $ (GND))) # (!\pc0|pc [2] & (!\pc0|pcPlusOne[1]~3  & VCC))
// \pc0|pcPlusOne[2]~5  = CARRY((\pc0|pc [2] & !\pc0|pcPlusOne[1]~3 ))

	.dataa(\pc0|pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc0|pcPlusOne[1]~3 ),
	.combout(\pc0|pcPlusOne[2]~4_combout ),
	.cout(\pc0|pcPlusOne[2]~5 ));
// synopsys translate_off
defparam \pc0|pcPlusOne[2]~4 .lut_mask = 16'hA50A;
defparam \pc0|pcPlusOne[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
cycloneive_lcell_comb \pc0|pc~15 (
// Equation(s):
// \pc0|pc~15_combout  = (\reset1~q  & (\pc0|pcPlusOne[2]~4_combout  & !\ir0|ir[5]~2_combout ))

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\pc0|pcPlusOne[2]~4_combout ),
	.datad(\ir0|ir[5]~2_combout ),
	.cin(gnd),
	.combout(\pc0|pc~15_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~15 .lut_mask = 16'h00A0;
defparam \pc0|pc~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N10
cycloneive_lcell_comb \pc0|pcPlusOne[3]~6 (
// Equation(s):
// \pc0|pcPlusOne[3]~6_combout  = (\pc0|pc [3] & (!\pc0|pcPlusOne[2]~5 )) # (!\pc0|pc [3] & ((\pc0|pcPlusOne[2]~5 ) # (GND)))
// \pc0|pcPlusOne[3]~7  = CARRY((!\pc0|pcPlusOne[2]~5 ) # (!\pc0|pc [3]))

	.dataa(gnd),
	.datab(\pc0|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc0|pcPlusOne[2]~5 ),
	.combout(\pc0|pcPlusOne[3]~6_combout ),
	.cout(\pc0|pcPlusOne[3]~7 ));
// synopsys translate_off
defparam \pc0|pcPlusOne[3]~6 .lut_mask = 16'h3C3F;
defparam \pc0|pcPlusOne[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N12
cycloneive_lcell_comb \pc0|pcPlusOne[4]~8 (
// Equation(s):
// \pc0|pcPlusOne[4]~8_combout  = (\pc0|pc [4] & (\pc0|pcPlusOne[3]~7  $ (GND))) # (!\pc0|pc [4] & (!\pc0|pcPlusOne[3]~7  & VCC))
// \pc0|pcPlusOne[4]~9  = CARRY((\pc0|pc [4] & !\pc0|pcPlusOne[3]~7 ))

	.dataa(\pc0|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc0|pcPlusOne[3]~7 ),
	.combout(\pc0|pcPlusOne[4]~8_combout ),
	.cout(\pc0|pcPlusOne[4]~9 ));
// synopsys translate_off
defparam \pc0|pcPlusOne[4]~8 .lut_mask = 16'hA50A;
defparam \pc0|pcPlusOne[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N14
cycloneive_lcell_comb \pc0|pcPlusOne[5]~10 (
// Equation(s):
// \pc0|pcPlusOne[5]~10_combout  = (\pc0|pc [5] & (!\pc0|pcPlusOne[4]~9 )) # (!\pc0|pc [5] & ((\pc0|pcPlusOne[4]~9 ) # (GND)))
// \pc0|pcPlusOne[5]~11  = CARRY((!\pc0|pcPlusOne[4]~9 ) # (!\pc0|pc [5]))

	.dataa(gnd),
	.datab(\pc0|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc0|pcPlusOne[4]~9 ),
	.combout(\pc0|pcPlusOne[5]~10_combout ),
	.cout(\pc0|pcPlusOne[5]~11 ));
// synopsys translate_off
defparam \pc0|pcPlusOne[5]~10 .lut_mask = 16'h3C3F;
defparam \pc0|pcPlusOne[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N16
cycloneive_lcell_comb \pc0|pcPlusOne[6]~12 (
// Equation(s):
// \pc0|pcPlusOne[6]~12_combout  = (\pc0|pc [6] & (\pc0|pcPlusOne[5]~11  $ (GND))) # (!\pc0|pc [6] & (!\pc0|pcPlusOne[5]~11  & VCC))
// \pc0|pcPlusOne[6]~13  = CARRY((\pc0|pc [6] & !\pc0|pcPlusOne[5]~11 ))

	.dataa(\pc0|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc0|pcPlusOne[5]~11 ),
	.combout(\pc0|pcPlusOne[6]~12_combout ),
	.cout(\pc0|pcPlusOne[6]~13 ));
// synopsys translate_off
defparam \pc0|pcPlusOne[6]~12 .lut_mask = 16'hA50A;
defparam \pc0|pcPlusOne[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N18
cycloneive_lcell_comb \pc0|pcPlusOne[7]~14 (
// Equation(s):
// \pc0|pcPlusOne[7]~14_combout  = (\pc0|pc [7] & (!\pc0|pcPlusOne[6]~13 )) # (!\pc0|pc [7] & ((\pc0|pcPlusOne[6]~13 ) # (GND)))
// \pc0|pcPlusOne[7]~15  = CARRY((!\pc0|pcPlusOne[6]~13 ) # (!\pc0|pc [7]))

	.dataa(gnd),
	.datab(\pc0|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc0|pcPlusOne[6]~13 ),
	.combout(\pc0|pcPlusOne[7]~14_combout ),
	.cout(\pc0|pcPlusOne[7]~15 ));
// synopsys translate_off
defparam \pc0|pcPlusOne[7]~14 .lut_mask = 16'h3C3F;
defparam \pc0|pcPlusOne[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N4
cycloneive_lcell_comb \pc0|pc~20 (
// Equation(s):
// \pc0|pc~20_combout  = (\reset1~q  & (!\ir0|ir[5]~2_combout  & \pc0|pcPlusOne[7]~14_combout ))

	.dataa(\reset1~q ),
	.datab(\ir0|ir[5]~2_combout ),
	.datac(gnd),
	.datad(\pc0|pcPlusOne[7]~14_combout ),
	.cin(gnd),
	.combout(\pc0|pc~20_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~20 .lut_mask = 16'h2200;
defparam \pc0|pc~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N5
dffeas \pc2|register[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2|register[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc2|register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2|register[7] .is_wysiwyg = "true";
defparam \pc2|register[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N26
cycloneive_lcell_comb \pc0|pc~19 (
// Equation(s):
// \pc0|pc~19_combout  = (\reset1~q  & (!\ir0|ir[5]~2_combout  & \pc0|pcPlusOne[6]~12_combout ))

	.dataa(\reset1~q ),
	.datab(\ir0|ir[5]~2_combout ),
	.datac(gnd),
	.datad(\pc0|pcPlusOne[6]~12_combout ),
	.cin(gnd),
	.combout(\pc0|pc~19_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~19 .lut_mask = 16'h2200;
defparam \pc0|pc~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N27
dffeas \pc2|register[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2|register[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc2|register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2|register[6] .is_wysiwyg = "true";
defparam \pc2|register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N0
cycloneive_lcell_comb \pc0|pc~18 (
// Equation(s):
// \pc0|pc~18_combout  = (\reset1~q  & (\pc0|pcPlusOne[5]~10_combout  & !\ir0|ir[5]~2_combout ))

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\pc0|pcPlusOne[5]~10_combout ),
	.datad(\ir0|ir[5]~2_combout ),
	.cin(gnd),
	.combout(\pc0|pc~18_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~18 .lut_mask = 16'h00A0;
defparam \pc0|pc~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N1
dffeas \pc2|register[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2|register[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc2|register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2|register[5] .is_wysiwyg = "true";
defparam \pc2|register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N14
cycloneive_lcell_comb \pc0|pc~17 (
// Equation(s):
// \pc0|pc~17_combout  = (\reset1~q  & (\pc0|pcPlusOne[4]~8_combout  & !\ir0|ir[5]~2_combout ))

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\pc0|pcPlusOne[4]~8_combout ),
	.datad(\ir0|ir[5]~2_combout ),
	.cin(gnd),
	.combout(\pc0|pc~17_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~17 .lut_mask = 16'h00A0;
defparam \pc0|pc~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N15
dffeas \pc2|register[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2|register[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc2|register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2|register[4] .is_wysiwyg = "true";
defparam \pc2|register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N28
cycloneive_lcell_comb \pc0|pc~16 (
// Equation(s):
// \pc0|pc~16_combout  = (\reset1~q  & (\pc0|pcPlusOne[3]~6_combout  & !\ir0|ir[5]~2_combout ))

	.dataa(\reset1~q ),
	.datab(\pc0|pcPlusOne[3]~6_combout ),
	.datac(\ir0|ir[5]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc0|pc~16_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~16 .lut_mask = 16'h0808;
defparam \pc0|pc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N29
dffeas \pc2|register[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2|register[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc2|register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2|register[3] .is_wysiwyg = "true";
defparam \pc2|register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N20
cycloneive_lcell_comb \pc0|pcPlusOne[8]~16 (
// Equation(s):
// \pc0|pcPlusOne[8]~16_combout  = (\pc0|pc [8] & (\pc0|pcPlusOne[7]~15  $ (GND))) # (!\pc0|pc [8] & (!\pc0|pcPlusOne[7]~15  & VCC))
// \pc0|pcPlusOne[8]~17  = CARRY((\pc0|pc [8] & !\pc0|pcPlusOne[7]~15 ))

	.dataa(gnd),
	.datab(\pc0|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc0|pcPlusOne[7]~15 ),
	.combout(\pc0|pcPlusOne[8]~16_combout ),
	.cout(\pc0|pcPlusOne[8]~17 ));
// synopsys translate_off
defparam \pc0|pcPlusOne[8]~16 .lut_mask = 16'hC30C;
defparam \pc0|pcPlusOne[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N16
cycloneive_lcell_comb \pc0|pc~21 (
// Equation(s):
// \pc0|pc~21_combout  = (\reset1~q  & (!\ir0|ir[5]~2_combout  & \pc0|pcPlusOne[8]~16_combout ))

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\ir0|ir[5]~2_combout ),
	.datad(\pc0|pcPlusOne[8]~16_combout ),
	.cin(gnd),
	.combout(\pc0|pc~21_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~21 .lut_mask = 16'h0A00;
defparam \pc0|pc~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N17
dffeas \pc2|register[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2|register[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc2|register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2|register[8] .is_wysiwyg = "true";
defparam \pc2|register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N14
cycloneive_lcell_comb \jumpAddressCalucurator|jumpAddr[7]~14 (
// Equation(s):
// \jumpAddressCalucurator|jumpAddr[7]~14_combout  = (\ir0|ir [7] & ((\pc2|register [7] & (\jumpAddressCalucurator|jumpAddr[6]~13  & VCC)) # (!\pc2|register [7] & (!\jumpAddressCalucurator|jumpAddr[6]~13 )))) # (!\ir0|ir [7] & ((\pc2|register [7] & 
// (!\jumpAddressCalucurator|jumpAddr[6]~13 )) # (!\pc2|register [7] & ((\jumpAddressCalucurator|jumpAddr[6]~13 ) # (GND)))))
// \jumpAddressCalucurator|jumpAddr[7]~15  = CARRY((\ir0|ir [7] & (!\pc2|register [7] & !\jumpAddressCalucurator|jumpAddr[6]~13 )) # (!\ir0|ir [7] & ((!\jumpAddressCalucurator|jumpAddr[6]~13 ) # (!\pc2|register [7]))))

	.dataa(\ir0|ir [7]),
	.datab(\pc2|register [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jumpAddressCalucurator|jumpAddr[6]~13 ),
	.combout(\jumpAddressCalucurator|jumpAddr[7]~14_combout ),
	.cout(\jumpAddressCalucurator|jumpAddr[7]~15 ));
// synopsys translate_off
defparam \jumpAddressCalucurator|jumpAddr[7]~14 .lut_mask = 16'h9617;
defparam \jumpAddressCalucurator|jumpAddr[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
cycloneive_lcell_comb \jumpAddressCalucurator|jumpAddr[8]~16 (
// Equation(s):
// \jumpAddressCalucurator|jumpAddr[8]~16_combout  = ((\ir0|ir [7] $ (\pc2|register [8] $ (!\jumpAddressCalucurator|jumpAddr[7]~15 )))) # (GND)
// \jumpAddressCalucurator|jumpAddr[8]~17  = CARRY((\ir0|ir [7] & ((\pc2|register [8]) # (!\jumpAddressCalucurator|jumpAddr[7]~15 ))) # (!\ir0|ir [7] & (\pc2|register [8] & !\jumpAddressCalucurator|jumpAddr[7]~15 )))

	.dataa(\ir0|ir [7]),
	.datab(\pc2|register [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jumpAddressCalucurator|jumpAddr[7]~15 ),
	.combout(\jumpAddressCalucurator|jumpAddr[8]~16_combout ),
	.cout(\jumpAddressCalucurator|jumpAddr[8]~17 ));
// synopsys translate_off
defparam \jumpAddressCalucurator|jumpAddr[8]~16 .lut_mask = 16'h698E;
defparam \jumpAddressCalucurator|jumpAddr[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N2
cycloneive_lcell_comb \pc0|pc~9 (
// Equation(s):
// \pc0|pc~9_combout  = (\reset1~q  & ((\ir0|ir[5]~2_combout  & (\jumpAddressCalucurator|jumpAddr[8]~16_combout )) # (!\ir0|ir[5]~2_combout  & ((\pc0|pcPlusOne[8]~16_combout )))))

	.dataa(\reset1~q ),
	.datab(\jumpAddressCalucurator|jumpAddr[8]~16_combout ),
	.datac(\ir0|ir[5]~2_combout ),
	.datad(\pc0|pcPlusOne[8]~16_combout ),
	.cin(gnd),
	.combout(\pc0|pc~9_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~9 .lut_mask = 16'h8A80;
defparam \pc0|pc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N22
cycloneive_lcell_comb \pc0|pcPlusOne[9]~18 (
// Equation(s):
// \pc0|pcPlusOne[9]~18_combout  = (\pc0|pc [9] & (!\pc0|pcPlusOne[8]~17 )) # (!\pc0|pc [9] & ((\pc0|pcPlusOne[8]~17 ) # (GND)))
// \pc0|pcPlusOne[9]~19  = CARRY((!\pc0|pcPlusOne[8]~17 ) # (!\pc0|pc [9]))

	.dataa(\pc0|pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc0|pcPlusOne[8]~17 ),
	.combout(\pc0|pcPlusOne[9]~18_combout ),
	.cout(\pc0|pcPlusOne[9]~19 ));
// synopsys translate_off
defparam \pc0|pcPlusOne[9]~18 .lut_mask = 16'h5A5F;
defparam \pc0|pcPlusOne[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N30
cycloneive_lcell_comb \pc0|pc~22 (
// Equation(s):
// \pc0|pc~22_combout  = (\reset1~q  & (!\ir0|ir[5]~2_combout  & \pc0|pcPlusOne[9]~18_combout ))

	.dataa(\reset1~q ),
	.datab(\ir0|ir[5]~2_combout ),
	.datac(gnd),
	.datad(\pc0|pcPlusOne[9]~18_combout ),
	.cin(gnd),
	.combout(\pc0|pc~22_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~22 .lut_mask = 16'h2200;
defparam \pc0|pc~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N31
dffeas \pc2|register[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2|register[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc2|register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2|register[9] .is_wysiwyg = "true";
defparam \pc2|register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
cycloneive_lcell_comb \jumpAddressCalucurator|jumpAddr[9]~18 (
// Equation(s):
// \jumpAddressCalucurator|jumpAddr[9]~18_combout  = (\ir0|ir [7] & ((\pc2|register [9] & (\jumpAddressCalucurator|jumpAddr[8]~17  & VCC)) # (!\pc2|register [9] & (!\jumpAddressCalucurator|jumpAddr[8]~17 )))) # (!\ir0|ir [7] & ((\pc2|register [9] & 
// (!\jumpAddressCalucurator|jumpAddr[8]~17 )) # (!\pc2|register [9] & ((\jumpAddressCalucurator|jumpAddr[8]~17 ) # (GND)))))
// \jumpAddressCalucurator|jumpAddr[9]~19  = CARRY((\ir0|ir [7] & (!\pc2|register [9] & !\jumpAddressCalucurator|jumpAddr[8]~17 )) # (!\ir0|ir [7] & ((!\jumpAddressCalucurator|jumpAddr[8]~17 ) # (!\pc2|register [9]))))

	.dataa(\ir0|ir [7]),
	.datab(\pc2|register [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jumpAddressCalucurator|jumpAddr[8]~17 ),
	.combout(\jumpAddressCalucurator|jumpAddr[9]~18_combout ),
	.cout(\jumpAddressCalucurator|jumpAddr[9]~19 ));
// synopsys translate_off
defparam \jumpAddressCalucurator|jumpAddr[9]~18 .lut_mask = 16'h9617;
defparam \jumpAddressCalucurator|jumpAddr[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
cycloneive_lcell_comb \pc0|pc~10 (
// Equation(s):
// \pc0|pc~10_combout  = (\reset1~q  & ((\ir0|ir[5]~2_combout  & (\jumpAddressCalucurator|jumpAddr[9]~18_combout )) # (!\ir0|ir[5]~2_combout  & ((\pc0|pcPlusOne[9]~18_combout )))))

	.dataa(\reset1~q ),
	.datab(\ir0|ir[5]~2_combout ),
	.datac(\jumpAddressCalucurator|jumpAddr[9]~18_combout ),
	.datad(\pc0|pcPlusOne[9]~18_combout ),
	.cin(gnd),
	.combout(\pc0|pc~10_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~10 .lut_mask = 16'hA280;
defparam \pc0|pc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N23
dffeas \pc0|pc[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc0|pc[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|pc[9] .is_wysiwyg = "true";
defparam \pc0|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N24
cycloneive_lcell_comb \pc0|pcPlusOne[10]~20 (
// Equation(s):
// \pc0|pcPlusOne[10]~20_combout  = (\pc0|pc [10] & (\pc0|pcPlusOne[9]~19  $ (GND))) # (!\pc0|pc [10] & (!\pc0|pcPlusOne[9]~19  & VCC))
// \pc0|pcPlusOne[10]~21  = CARRY((\pc0|pc [10] & !\pc0|pcPlusOne[9]~19 ))

	.dataa(gnd),
	.datab(\pc0|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc0|pcPlusOne[9]~19 ),
	.combout(\pc0|pcPlusOne[10]~20_combout ),
	.cout(\pc0|pcPlusOne[10]~21 ));
// synopsys translate_off
defparam \pc0|pcPlusOne[10]~20 .lut_mask = 16'hC30C;
defparam \pc0|pcPlusOne[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N24
cycloneive_lcell_comb \pc0|pc~23 (
// Equation(s):
// \pc0|pc~23_combout  = (\reset1~q  & (!\ir0|ir[5]~2_combout  & \pc0|pcPlusOne[10]~20_combout ))

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\ir0|ir[5]~2_combout ),
	.datad(\pc0|pcPlusOne[10]~20_combout ),
	.cin(gnd),
	.combout(\pc0|pc~23_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~23 .lut_mask = 16'h0A00;
defparam \pc0|pc~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N25
dffeas \pc2|register[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2|register[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc2|register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2|register[10] .is_wysiwyg = "true";
defparam \pc2|register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
cycloneive_lcell_comb \jumpAddressCalucurator|jumpAddr[10]~20 (
// Equation(s):
// \jumpAddressCalucurator|jumpAddr[10]~20_combout  = ((\ir0|ir [7] $ (\pc2|register [10] $ (!\jumpAddressCalucurator|jumpAddr[9]~19 )))) # (GND)
// \jumpAddressCalucurator|jumpAddr[10]~21  = CARRY((\ir0|ir [7] & ((\pc2|register [10]) # (!\jumpAddressCalucurator|jumpAddr[9]~19 ))) # (!\ir0|ir [7] & (\pc2|register [10] & !\jumpAddressCalucurator|jumpAddr[9]~19 )))

	.dataa(\ir0|ir [7]),
	.datab(\pc2|register [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jumpAddressCalucurator|jumpAddr[9]~19 ),
	.combout(\jumpAddressCalucurator|jumpAddr[10]~20_combout ),
	.cout(\jumpAddressCalucurator|jumpAddr[10]~21 ));
// synopsys translate_off
defparam \jumpAddressCalucurator|jumpAddr[10]~20 .lut_mask = 16'h698E;
defparam \jumpAddressCalucurator|jumpAddr[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N28
cycloneive_lcell_comb \pc0|pc~11 (
// Equation(s):
// \pc0|pc~11_combout  = (\reset1~q  & ((\ir0|ir[5]~2_combout  & (\jumpAddressCalucurator|jumpAddr[10]~20_combout )) # (!\ir0|ir[5]~2_combout  & ((\pc0|pcPlusOne[10]~20_combout )))))

	.dataa(\reset1~q ),
	.datab(\jumpAddressCalucurator|jumpAddr[10]~20_combout ),
	.datac(\ir0|ir[5]~2_combout ),
	.datad(\pc0|pcPlusOne[10]~20_combout ),
	.cin(gnd),
	.combout(\pc0|pc~11_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~11 .lut_mask = 16'h8A80;
defparam \pc0|pc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N29
dffeas \pc0|pc[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc0|pc[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|pc[10] .is_wysiwyg = "true";
defparam \pc0|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N26
cycloneive_lcell_comb \pc0|pcPlusOne[11]~22 (
// Equation(s):
// \pc0|pcPlusOne[11]~22_combout  = \pc0|pc [11] $ (\pc0|pcPlusOne[10]~21 )

	.dataa(\pc0|pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pc0|pcPlusOne[10]~21 ),
	.combout(\pc0|pcPlusOne[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pcPlusOne[11]~22 .lut_mask = 16'h5A5A;
defparam \pc0|pcPlusOne[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
cycloneive_lcell_comb \pc0|pc~24 (
// Equation(s):
// \pc0|pc~24_combout  = (\reset1~q  & (!\ir0|ir[5]~2_combout  & \pc0|pcPlusOne[11]~22_combout ))

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\ir0|ir[5]~2_combout ),
	.datad(\pc0|pcPlusOne[11]~22_combout ),
	.cin(gnd),
	.combout(\pc0|pc~24_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~24 .lut_mask = 16'h0A00;
defparam \pc0|pc~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N3
dffeas \pc2|register[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2|register[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc2|register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2|register[11] .is_wysiwyg = "true";
defparam \pc2|register[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
cycloneive_lcell_comb \jumpAddressCalucurator|jumpAddr[11]~22 (
// Equation(s):
// \jumpAddressCalucurator|jumpAddr[11]~22_combout  = \ir0|ir [7] $ (\jumpAddressCalucurator|jumpAddr[10]~21  $ (\pc2|register [11]))

	.dataa(\ir0|ir [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc2|register [11]),
	.cin(\jumpAddressCalucurator|jumpAddr[10]~21 ),
	.combout(\jumpAddressCalucurator|jumpAddr[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \jumpAddressCalucurator|jumpAddr[11]~22 .lut_mask = 16'hA55A;
defparam \jumpAddressCalucurator|jumpAddr[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N30
cycloneive_lcell_comb \pc0|pc~12 (
// Equation(s):
// \pc0|pc~12_combout  = (\reset1~q  & ((\ir0|ir[5]~2_combout  & (\jumpAddressCalucurator|jumpAddr[11]~22_combout )) # (!\ir0|ir[5]~2_combout  & ((\pc0|pcPlusOne[11]~22_combout )))))

	.dataa(\ir0|ir[5]~2_combout ),
	.datab(\jumpAddressCalucurator|jumpAddr[11]~22_combout ),
	.datac(\pc0|pcPlusOne[11]~22_combout ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\pc0|pc~12_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~12 .lut_mask = 16'hD800;
defparam \pc0|pc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N31
dffeas \pc0|pc[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc0|pc[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|pc[11] .is_wysiwyg = "true";
defparam \pc0|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hEAAA;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y20_N0
cycloneive_ram_block \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\pc0|pc [11],\pc0|pc [10],\pc0|pc [9],\pc0|pc [8],\pc0|pc [7],\pc0|pc [6],\pc0|pc [5],\pc0|pc [4],\pc0|pc [3],\pc0|pc [2],\pc0|pc [1],\pc0|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "BubbleSort.mif";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1|ALTSYNCRAM";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h62F315DD3EEFC4E943C6BAFD176AB63E96619776B9DE9CF1BF00D8EDB57E3245466156A7E1BFD7351BC3041D283957A708B39B75BB0BCD888B0318432E1386B1BBA09BA1F1EEF512B26EA2BC1383EA14B6C539669822A6DB8DC011F3BE500F62C5F547D394AE230BB5CF0D39677945435384E59E6DC6D522ECB24B5EAF6C19BA28CFD42FD735EAA02CDC2FC86CDC5703E91F5708B0AADC9B1B9701BA925ECCD5F6B3C529DCF072337BD4C47520AB886577113D7D0C9AE2B1E8E137709490EF1A03B7BBE702D2802A9E7029B81AC8EC5E9A40B8A0169EC556780EEFD709CC6AADA56B39BEA44A3415F8A7E2F62AF384D6638FDE1777DD3572245D816D9CDEEE59;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EFB3BEFBBEF96C3BFA;
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hFC30;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N0
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(gnd),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1 .lut_mask = 16'hFAFA;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N25
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hF0CC;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N3
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneive_lcell_comb \ir0|ir[5]~3 (
// Equation(s):
// \ir0|ir[5]~3_combout  = ((\ir0|ir[5]~2_combout ) # ((!\HazardDetectionUnit0|pcWren~8_combout  & !\control0|systemStopped~q ))) # (!\reset1~q )

	.dataa(\reset1~q ),
	.datab(\HazardDetectionUnit0|pcWren~8_combout ),
	.datac(\control0|systemStopped~q ),
	.datad(\ir0|ir[5]~2_combout ),
	.cin(gnd),
	.combout(\ir0|ir[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir[5]~3 .lut_mask = 16'hFF57;
defparam \ir0|ir[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
cycloneive_lcell_comb \ir0|ir[15]~9 (
// Equation(s):
// \ir0|ir[15]~9_combout  = (\ir0|ir[5]~3_combout  & ((\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [15]) # ((!\ir0|ir~0_combout )))) # (!\ir0|ir[5]~3_combout  & (((\ir0|ir [15]))))

	.dataa(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\ir0|ir~0_combout ),
	.datac(\ir0|ir [15]),
	.datad(\ir0|ir[5]~3_combout ),
	.cin(gnd),
	.combout(\ir0|ir[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir[15]~9 .lut_mask = 16'hBBF0;
defparam \ir0|ir[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \ir0|ir[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir[15]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[15] .is_wysiwyg = "true";
defparam \ir0|ir[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cycloneive_lcell_comb \control3|p3_memRead~0 (
// Equation(s):
// \control3|p3_memRead~0_combout  = (\HazardDetectionUnit0|pcWren~8_combout ) # (!\reset1~q )

	.dataa(gnd),
	.datab(\reset1~q ),
	.datac(gnd),
	.datad(\HazardDetectionUnit0|pcWren~8_combout ),
	.cin(gnd),
	.combout(\control3|p3_memRead~0_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_memRead~0 .lut_mask = 16'hFF33;
defparam \control3|p3_memRead~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
cycloneive_lcell_comb \ir0|ir[14]~10 (
// Equation(s):
// \ir0|ir[14]~10_combout  = (\ir0|ir[5]~3_combout  & ((\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [14]) # ((!\ir0|ir~0_combout )))) # (!\ir0|ir[5]~3_combout  & (((\ir0|ir [14]))))

	.dataa(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datab(\ir0|ir~0_combout ),
	.datac(\ir0|ir [14]),
	.datad(\ir0|ir[5]~3_combout ),
	.cin(gnd),
	.combout(\ir0|ir[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir[14]~10 .lut_mask = 16'hBBF0;
defparam \ir0|ir[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N5
dffeas \ir0|ir[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[14] .is_wysiwyg = "true";
defparam \ir0|ir[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneive_lcell_comb \control3|p4_data_input~0 (
// Equation(s):
// \control3|p4_data_input~0_combout  = (!\ir0|ir [4] & (\ir0|ir [7] & (!\ir0|ir [5] & \ir0|ir [6])))

	.dataa(\ir0|ir [4]),
	.datab(\ir0|ir [7]),
	.datac(\ir0|ir [5]),
	.datad(\ir0|ir [6]),
	.cin(gnd),
	.combout(\control3|p4_data_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p4_data_input~0 .lut_mask = 16'h0400;
defparam \control3|p4_data_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cycloneive_lcell_comb \control3|p4_data_input~1 (
// Equation(s):
// \control3|p4_data_input~1_combout  = (\ir0|ir [15] & (!\control3|p3_memRead~0_combout  & (\ir0|ir [14] & \control3|p4_data_input~0_combout )))

	.dataa(\ir0|ir [15]),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ir0|ir [14]),
	.datad(\control3|p4_data_input~0_combout ),
	.cin(gnd),
	.combout(\control3|p4_data_input~1_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p4_data_input~1 .lut_mask = 16'h2000;
defparam \control3|p4_data_input~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneive_lcell_comb \control3|p5_regDstB_A~2 (
// Equation(s):
// \control3|p5_regDstB_A~2_combout  = ((\HazardDetectionUnit0|pcWren~8_combout ) # (!\control0|systemStopped~q )) # (!\reset1~q )

	.dataa(\reset1~q ),
	.datab(\control0|systemStopped~q ),
	.datac(gnd),
	.datad(\HazardDetectionUnit0|pcWren~8_combout ),
	.cin(gnd),
	.combout(\control3|p5_regDstB_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p5_regDstB_A~2 .lut_mask = 16'hFF77;
defparam \control3|p5_regDstB_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N17
dffeas \control3|p4_data_input (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p4_data_input~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p4_data_input~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p4_data_input .is_wysiwyg = "true";
defparam \control3|p4_data_input .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \IR3|ir~5 (
// Equation(s):
// \IR3|ir~5_combout  = (\ir0|ir [13] & (!\HazardDetectionUnit0|pcWren~8_combout  & \reset1~q ))

	.dataa(\ir0|ir [13]),
	.datab(\HazardDetectionUnit0|pcWren~8_combout ),
	.datac(gnd),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\IR3|ir~5_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~5 .lut_mask = 16'h2200;
defparam \IR3|ir~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N31
dffeas \IR3|ir[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[13] .is_wysiwyg = "true";
defparam \IR3|ir[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y19_N0
cycloneive_ram_block \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\pc0|pc [11],\pc0|pc [10],\pc0|pc [9],\pc0|pc [8],\pc0|pc [7],\pc0|pc [6],\pc0|pc [5],\pc0|pc [4],\pc0|pc [3],\pc0|pc [2],\pc0|pc [1],\pc0|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "BubbleSort.mif";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1|ALTSYNCRAM";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'hC22621CFE9B21AE887E549F3DBB60622007CF75693B7F4E3135E8ADE5C7726C2C742B7D44241B2B617F1926BC2E5670709103F16599122D63A0108D178F124DF4C94B0BEB9DF8CEB458749054C0AA8929256DA85CB7F187C015D32848A95FDFB7446A58899C3D358CFC5F8286675142950A79627A4D38250477C4DB39BE3D72566B3AD241E60BBC4AA9F49A8800EC65FCE69B59BEE07304EB69EF3A4DDF1C1F8E24189A1720A76C43E36F10CAFD1931DB5EDC36B8DFD02EE535DCD3F4DC682870FD6EFA34CC7AD72F94E12B20288A3A3F96D760627B5DCCACBFCCB73333F604736803927DED88A67ED636706DCD05A8A447A1A7319C005CAF73314B7C1DAEDDC;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001ACA36FE3AFE9AA454;
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hCCF0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N31
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hCCF0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N29
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y23_N0
cycloneive_ram_block \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\pc0|pc [11],\pc0|pc [10],\pc0|pc [9],\pc0|pc [8],\pc0|pc [7],\pc0|pc [6],\pc0|pc [5],\pc0|pc [4],\pc0|pc [3],\pc0|pc [2],\pc0|pc [1],\pc0|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "BubbleSort.mif";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1|ALTSYNCRAM";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'hC38E5093993B55ACD05F44C25F4967ECE1C2DC923D1014277A70D9CFB0CCD9B5FE8F994BB7CA798A4BD3D8CDE2DE539752E45A3C214BD642947A6751050DE93A59D14CE42ABA39FC6D49685E357E1A3BC3DBFC9C3DEF04BD09C2F38B38C03C4767C3D46481F97A5EA5F75CB34AC4FD64A85ED9A88FD5C9DD4F8B067E4B01A4DF5165D2F9E35DEC2BDA6159B5BE89033D5E15AF3220FD85F8508CAF48DCAAA6CFCE8DA0DD622C0665E0303FE6BEC26A9B96062D56ADB395BAE81E35A5F990E71EA4E2DE2947F192A82E33B295D0614CC1804D826A5126A1AEA3BA6D6D1D86707A91E6321446005DD1D3C96C95FE3BC93AF0825A0EECBBA4BBAEFC82585CB78AB1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002228DD54D9D6AE8501;
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF0CC;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N11
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hF0CC;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N1
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y22_N0
cycloneive_ram_block \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\pc0|pc [11],\pc0|pc [10],\pc0|pc [9],\pc0|pc [8],\pc0|pc [7],\pc0|pc [6],\pc0|pc [5],\pc0|pc [4],\pc0|pc [3],\pc0|pc [2],\pc0|pc [1],\pc0|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "BubbleSort.mif";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1|ALTSYNCRAM";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'hFC2293B028053A676A45476B33C9F31D43B139412EC2C104B932675597C116E7999209A785FDA8314D6D5A2B1D062B981EEA180E1A36229AE0AB9EC56DAC3896A568463ED7947A7987B081FA173D6E28D48E06D29E135FFCB80F86987626CA80279108F773803F591C9E1D0DF89B73851D9EBA5712ECED154ABF0595EA146DE8A9ECEE6B12931833C0F6DAD5560E9B0E31081230E9A4FD6D98D67D424F5B3DDBA224CD5A5CEABC1CCC9A097D7C227DB3E233CA47878689530A8C9EB6B6D7BA85E13BB33518C094B7E1A5542E89D4DB5D38D87C12D71C7583D3082CEB03A1B5EAB1E05E041B166E2CBB33187576177B506F49F255FE1A67055BAB4E625A8FDB76;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A15E471E4327A5040;
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF0CC;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N7
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datab(gnd),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF0AA;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N5
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneive_lcell_comb \ir0|ir~4 (
// Equation(s):
// \ir0|ir~4_combout  = (\ir0|ir~0_combout  & \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [12])

	.dataa(\ir0|ir~0_combout ),
	.datab(gnd),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir0|ir~4_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~4 .lut_mask = 16'hA0A0;
defparam \ir0|ir~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N27
dffeas \ir0|ir[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[12] .is_wysiwyg = "true";
defparam \ir0|ir[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneive_lcell_comb \IR3|ir~3 (
// Equation(s):
// \IR3|ir~3_combout  = (\reset1~q  & (\ir0|ir [12] & !\HazardDetectionUnit0|pcWren~8_combout ))

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\ir0|ir [12]),
	.datad(\HazardDetectionUnit0|pcWren~8_combout ),
	.cin(gnd),
	.combout(\IR3|ir~3_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~3 .lut_mask = 16'h00A0;
defparam \IR3|ir~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N9
dffeas \IR3|ir[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[12] .is_wysiwyg = "true";
defparam \IR3|ir[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneive_lcell_comb \ir0|ir~1 (
// Equation(s):
// \ir0|ir~1_combout  = (\ir0|ir~0_combout  & \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [11])

	.dataa(\ir0|ir~0_combout ),
	.datab(gnd),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir0|ir~1_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~1 .lut_mask = 16'hA0A0;
defparam \ir0|ir~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N1
dffeas \ir0|ir[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[11] .is_wysiwyg = "true";
defparam \ir0|ir[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneive_lcell_comb \IR3|ir~4 (
// Equation(s):
// \IR3|ir~4_combout  = (!\HazardDetectionUnit0|pcWren~8_combout  & (\ir0|ir [11] & \reset1~q ))

	.dataa(gnd),
	.datab(\HazardDetectionUnit0|pcWren~8_combout ),
	.datac(\ir0|ir [11]),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\IR3|ir~4_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~4 .lut_mask = 16'h3000;
defparam \IR3|ir~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N3
dffeas \IR3|ir[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[11] .is_wysiwyg = "true";
defparam \IR3|ir[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneive_lcell_comb \HazardDetectionUnit0|pcWren~4 (
// Equation(s):
// \HazardDetectionUnit0|pcWren~4_combout  = (\IR3|ir [12] & (\ir0|ir [12] & (\ir0|ir [11] $ (!\IR3|ir [11])))) # (!\IR3|ir [12] & (!\ir0|ir [12] & (\ir0|ir [11] $ (!\IR3|ir [11]))))

	.dataa(\IR3|ir [12]),
	.datab(\ir0|ir [12]),
	.datac(\ir0|ir [11]),
	.datad(\IR3|ir [11]),
	.cin(gnd),
	.combout(\HazardDetectionUnit0|pcWren~4_combout ),
	.cout());
// synopsys translate_off
defparam \HazardDetectionUnit0|pcWren~4 .lut_mask = 16'h9009;
defparam \HazardDetectionUnit0|pcWren~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneive_lcell_comb \HazardDetectionUnit0|pcWren~5 (
// Equation(s):
// \HazardDetectionUnit0|pcWren~5_combout  = (\HazardDetectionUnit0|pcWren~4_combout  & (\IR3|ir [13] $ (!\ir0|ir [13])))

	.dataa(\IR3|ir [13]),
	.datab(\HazardDetectionUnit0|pcWren~4_combout ),
	.datac(gnd),
	.datad(\ir0|ir [13]),
	.cin(gnd),
	.combout(\HazardDetectionUnit0|pcWren~5_combout ),
	.cout());
// synopsys translate_off
defparam \HazardDetectionUnit0|pcWren~5 .lut_mask = 16'h8844;
defparam \HazardDetectionUnit0|pcWren~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneive_lcell_comb \ir0|ir~6 (
// Equation(s):
// \ir0|ir~6_combout  = (\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [8] & \ir0|ir~0_combout )

	.dataa(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir0|ir~0_combout ),
	.cin(gnd),
	.combout(\ir0|ir~6_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~6 .lut_mask = 16'hAA00;
defparam \ir0|ir~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N1
dffeas \ir0|ir[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[8] .is_wysiwyg = "true";
defparam \ir0|ir[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneive_lcell_comb \HazardDetectionUnit0|pcWren~6 (
// Equation(s):
// \HazardDetectionUnit0|pcWren~6_combout  = (\ir0|ir [9] & (\IR3|ir [12] & (\IR3|ir [11] $ (!\ir0|ir [8])))) # (!\ir0|ir [9] & (!\IR3|ir [12] & (\IR3|ir [11] $ (!\ir0|ir [8]))))

	.dataa(\ir0|ir [9]),
	.datab(\IR3|ir [11]),
	.datac(\ir0|ir [8]),
	.datad(\IR3|ir [12]),
	.cin(gnd),
	.combout(\HazardDetectionUnit0|pcWren~6_combout ),
	.cout());
// synopsys translate_off
defparam \HazardDetectionUnit0|pcWren~6 .lut_mask = 16'h8241;
defparam \HazardDetectionUnit0|pcWren~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \HazardDetectionUnit0|pcWren~7 (
// Equation(s):
// \HazardDetectionUnit0|pcWren~7_combout  = (\HazardDetectionUnit0|pcWren~5_combout ) # ((\HazardDetectionUnit0|pcWren~6_combout  & (\ir0|ir [10] $ (!\IR3|ir [13]))))

	.dataa(\ir0|ir [10]),
	.datab(\HazardDetectionUnit0|pcWren~5_combout ),
	.datac(\IR3|ir [13]),
	.datad(\HazardDetectionUnit0|pcWren~6_combout ),
	.cin(gnd),
	.combout(\HazardDetectionUnit0|pcWren~7_combout ),
	.cout());
// synopsys translate_off
defparam \HazardDetectionUnit0|pcWren~7 .lut_mask = 16'hEDCC;
defparam \HazardDetectionUnit0|pcWren~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneive_lcell_comb \IR3|ir~2 (
// Equation(s):
// \IR3|ir~2_combout  = (\ir0|ir [10] & (\reset1~q  & !\HazardDetectionUnit0|pcWren~8_combout ))

	.dataa(\ir0|ir [10]),
	.datab(\reset1~q ),
	.datac(\HazardDetectionUnit0|pcWren~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR3|ir~2_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~2 .lut_mask = 16'h0808;
defparam \IR3|ir~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N27
dffeas \IR3|ir[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[10] .is_wysiwyg = "true";
defparam \IR3|ir[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneive_lcell_comb \IR3|ir~1 (
// Equation(s):
// \IR3|ir~1_combout  = (\reset1~q  & (\ir0|ir [8] & !\HazardDetectionUnit0|pcWren~8_combout ))

	.dataa(\reset1~q ),
	.datab(\ir0|ir [8]),
	.datac(gnd),
	.datad(\HazardDetectionUnit0|pcWren~8_combout ),
	.cin(gnd),
	.combout(\IR3|ir~1_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~1 .lut_mask = 16'h0088;
defparam \IR3|ir~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N9
dffeas \IR3|ir[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[8] .is_wysiwyg = "true";
defparam \IR3|ir[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneive_lcell_comb \IR3|ir~0 (
// Equation(s):
// \IR3|ir~0_combout  = (\ir0|ir [9] & (\reset1~q  & !\HazardDetectionUnit0|pcWren~8_combout ))

	.dataa(\ir0|ir [9]),
	.datab(\reset1~q ),
	.datac(gnd),
	.datad(\HazardDetectionUnit0|pcWren~8_combout ),
	.cin(gnd),
	.combout(\IR3|ir~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~0 .lut_mask = 16'h0088;
defparam \IR3|ir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N25
dffeas \IR3|ir[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[9] .is_wysiwyg = "true";
defparam \IR3|ir[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneive_lcell_comb \HazardDetectionUnit0|pcWren~0 (
// Equation(s):
// \HazardDetectionUnit0|pcWren~0_combout  = (\IR3|ir [8] & (\ir0|ir [11] & (\ir0|ir [12] $ (!\IR3|ir [9])))) # (!\IR3|ir [8] & (!\ir0|ir [11] & (\ir0|ir [12] $ (!\IR3|ir [9]))))

	.dataa(\IR3|ir [8]),
	.datab(\ir0|ir [12]),
	.datac(\ir0|ir [11]),
	.datad(\IR3|ir [9]),
	.cin(gnd),
	.combout(\HazardDetectionUnit0|pcWren~0_combout ),
	.cout());
// synopsys translate_off
defparam \HazardDetectionUnit0|pcWren~0 .lut_mask = 16'h8421;
defparam \HazardDetectionUnit0|pcWren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneive_lcell_comb \HazardDetectionUnit0|pcWren~1 (
// Equation(s):
// \HazardDetectionUnit0|pcWren~1_combout  = (\HazardDetectionUnit0|pcWren~0_combout  & (\ir0|ir [13] $ (!\IR3|ir [10])))

	.dataa(\ir0|ir [13]),
	.datab(gnd),
	.datac(\IR3|ir [10]),
	.datad(\HazardDetectionUnit0|pcWren~0_combout ),
	.cin(gnd),
	.combout(\HazardDetectionUnit0|pcWren~1_combout ),
	.cout());
// synopsys translate_off
defparam \HazardDetectionUnit0|pcWren~1 .lut_mask = 16'hA500;
defparam \HazardDetectionUnit0|pcWren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneive_lcell_comb \HazardDetectionUnit0|pcWren~2 (
// Equation(s):
// \HazardDetectionUnit0|pcWren~2_combout  = (\ir0|ir [9] & (\IR3|ir [9] & (\ir0|ir [8] $ (!\IR3|ir [8])))) # (!\ir0|ir [9] & (!\IR3|ir [9] & (\ir0|ir [8] $ (!\IR3|ir [8]))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\IR3|ir [8]),
	.datad(\IR3|ir [9]),
	.cin(gnd),
	.combout(\HazardDetectionUnit0|pcWren~2_combout ),
	.cout());
// synopsys translate_off
defparam \HazardDetectionUnit0|pcWren~2 .lut_mask = 16'h8241;
defparam \HazardDetectionUnit0|pcWren~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \HazardDetectionUnit0|pcWren~3 (
// Equation(s):
// \HazardDetectionUnit0|pcWren~3_combout  = (\HazardDetectionUnit0|pcWren~1_combout ) # ((\HazardDetectionUnit0|pcWren~2_combout  & (\ir0|ir [10] $ (!\IR3|ir [10]))))

	.dataa(\ir0|ir [10]),
	.datab(\HazardDetectionUnit0|pcWren~1_combout ),
	.datac(\IR3|ir [10]),
	.datad(\HazardDetectionUnit0|pcWren~2_combout ),
	.cin(gnd),
	.combout(\HazardDetectionUnit0|pcWren~3_combout ),
	.cout());
// synopsys translate_off
defparam \HazardDetectionUnit0|pcWren~3 .lut_mask = 16'hEDCC;
defparam \HazardDetectionUnit0|pcWren~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneive_lcell_comb \control3|p5_regDstB_A~0 (
// Equation(s):
// \control3|p5_regDstB_A~0_combout  = (!\HazardDetectionUnit0|pcWren~8_combout  & (\reset1~q  & (!\ir0|ir [15] & !\ir0|ir [14])))

	.dataa(\HazardDetectionUnit0|pcWren~8_combout ),
	.datab(\reset1~q ),
	.datac(\ir0|ir [15]),
	.datad(\ir0|ir [14]),
	.cin(gnd),
	.combout(\control3|p5_regDstB_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p5_regDstB_A~0 .lut_mask = 16'h0004;
defparam \control3|p5_regDstB_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneive_lcell_comb \control3|p5_regDstB_A~1 (
// Equation(s):
// \control3|p5_regDstB_A~1_combout  = (\control0|systemStopped~q  & ((\control3|p3_memRead~0_combout  & ((\control3|p5_regDstB_A~0_combout ))) # (!\control3|p3_memRead~0_combout  & (\control3|p5_regDstB_A~q )))) # (!\control0|systemStopped~q  & 
// (((\control3|p5_regDstB_A~0_combout ))))

	.dataa(\control0|systemStopped~q ),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\control3|p5_regDstB_A~q ),
	.datad(\control3|p5_regDstB_A~0_combout ),
	.cin(gnd),
	.combout(\control3|p5_regDstB_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p5_regDstB_A~1 .lut_mask = 16'hFD20;
defparam \control3|p5_regDstB_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N27
dffeas \control3|p5_regDstB_A (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p5_regDstB_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p5_regDstB_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p5_regDstB_A .is_wysiwyg = "true";
defparam \control3|p5_regDstB_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneive_lcell_comb \HazardDetectionUnit0|pcWren~8 (
// Equation(s):
// \HazardDetectionUnit0|pcWren~8_combout  = (\control3|p4_data_input~q  & ((\HazardDetectionUnit0|pcWren~3_combout ) # ((\HazardDetectionUnit0|pcWren~7_combout  & \control3|p5_regDstB_A~q )))) # (!\control3|p4_data_input~q  & 
// (\HazardDetectionUnit0|pcWren~7_combout  & ((\control3|p5_regDstB_A~q ))))

	.dataa(\control3|p4_data_input~q ),
	.datab(\HazardDetectionUnit0|pcWren~7_combout ),
	.datac(\HazardDetectionUnit0|pcWren~3_combout ),
	.datad(\control3|p5_regDstB_A~q ),
	.cin(gnd),
	.combout(\HazardDetectionUnit0|pcWren~8_combout ),
	.cout());
// synopsys translate_off
defparam \HazardDetectionUnit0|pcWren~8 .lut_mask = 16'hECA0;
defparam \HazardDetectionUnit0|pcWren~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneive_lcell_comb \pc0|pc[2]~1 (
// Equation(s):
// \pc0|pc[2]~1_combout  = ((!\control0|systemStopped~q  & !\HazardDetectionUnit0|pcWren~8_combout )) # (!\reset1~q )

	.dataa(\control0|systemStopped~q ),
	.datab(gnd),
	.datac(\HazardDetectionUnit0|pcWren~8_combout ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\pc0|pc[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc[2]~1 .lut_mask = 16'h05FF;
defparam \pc0|pc[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N3
dffeas \pc0|pc[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc0|pc[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|pc[8] .is_wysiwyg = "true";
defparam \pc0|pc[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X58_Y23_N0
cycloneive_ram_block \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\pc0|pc [11],\pc0|pc [10],\pc0|pc [9],\pc0|pc [8],\pc0|pc [7],\pc0|pc [6],\pc0|pc [5],\pc0|pc [4],\pc0|pc [3],\pc0|pc [2],\pc0|pc [1],\pc0|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "BubbleSort.mif";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1|ALTSYNCRAM";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h53F10302387576CD3C421C6DFDF09E732B5AC7FDA4319E5D2CFDF571E3F14669CE4231695C08BB85BD658272CBF693AD214D18F5C1300B9CA48487236A588F16C76D207609C534CC33129A8A575F25CA0CC916DB36AAD7CA56F89C75239E49857E5ED294C2172A3F80B93B52A1A29F830E47C50019833FEDE443000469A6A2574289DA5E35B3E500B2C006A828A0F60BFCFBB1D0369FF289D11672EB1476BF0252E08D193C56552090F67425F97E14DFA7E8F5D7D216F8798AE088D31290A6E17CF00C7BBC1750AD21B5CDE98227B6CEF22C6557D0DB848361466256210FA04199B0F5DF4D11D18ED42C408715D259AB5F44647A0BE36DE8520BF5625458A3B1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F823E003E000083000;
// synopsys translate_on

// Location: M9K_X40_Y21_N0
cycloneive_ram_block \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\pc0|pc [11],\pc0|pc [10],\pc0|pc [9],\pc0|pc [8],\pc0|pc [7],\pc0|pc [6],\pc0|pc [5],\pc0|pc [4],\pc0|pc [3],\pc0|pc [2],\pc0|pc [1],\pc0|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "BubbleSort.mif";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1|ALTSYNCRAM";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'hC631AF3EF5A0548A56EFD52F18DE980BD8A2C3D30EDBEB18FE337C84321A9786D0F81D19D7422F71E23991FFD1D132A6C6AD063127F01C53608B2806B7D32A6123E5163F4FCCAAFB3D227ED1A0EF07CFF6788EAADCA5D482BCD658423171C5A79CAF056816011CC0E4B3D1C0FE3AAC97BBD52FF9FD4E4341C03361E6C2D5BDBE6337233FA46D61BA70624672DD49D3E31B95FB5B59507A3690856647B709716D14E86BC8AC4CB2BBB560B67DF6C556DAA24C5AEBE24923E4E71322C412CCE36F656423FBA3C43E14ECF59E1994912D8CD19839E2AFCD2FD6A499F9A771047D9D6C4D4FD3286854F3F9C128E0A177ECC1BB7B5C143EC9DE72A1B8DB28E3ECF9E3;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B020C0008000000330;
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datab(gnd),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hF0AA;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N21
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(gnd),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hAACC;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N19
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hCCF0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N9
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y20_N0
cycloneive_ram_block \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\pc0|pc [11],\pc0|pc [10],\pc0|pc [9],\pc0|pc [8],\pc0|pc [7],\pc0|pc [6],\pc0|pc [5],\pc0|pc [4],\pc0|pc [3],\pc0|pc [2],\pc0|pc [1],\pc0|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "BubbleSort.mif";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1|ALTSYNCRAM";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h9C22CC9A54DAC21E8AA9962C6B8763FB7DED7B250C5EF119A18258DE461D2572BE1D943A183AC526612EFF82A1E6B64E772225EC8647C6AEFBB388274D89CD9D8C19596CD00565C67E13CEDB369BBCA0C08E45385DF8DBD95E3832CF665F3E32C307F6E11A6E0C71D97DE820E450B7FBD16E422D56B0CCA5DA1C1810C698C0A58699FAC8DC674B2B812213B22E0617B0E5D9E674893E5EABE724298CB40F1C46B39B89CE1A7F472961E93B76A845A8C5E09A39C8816E757E2B54E5E4D22ECA5DB11935FCB2FC8C3B82872FBEE47CCECC60931B02D4321EC5FFB441DD46504EF60B9D14B86126B2AFA41CB22EC2EE75CF222D829058DF19D68C28310E51826374;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A8606104E104490081;
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hF0CC;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N15
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hF0CC;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N23
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X58_Y22_N0
cycloneive_ram_block \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\pc0|pc [11],\pc0|pc [10],\pc0|pc [9],\pc0|pc [8],\pc0|pc [7],\pc0|pc [6],\pc0|pc [5],\pc0|pc [4],\pc0|pc [3],\pc0|pc [2],\pc0|pc [1],\pc0|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "BubbleSort.mif";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1|ALTSYNCRAM";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 12;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 2;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 4095;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 4096;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h83EE03209D046573F9099688D3CA2905EF7D68A29F2E37AB12D58034BD8D3FFA99107930D353FEBB4F079AABB149850F7D0B5F31D486DA7D18DEF1B277DC2A83A4BBF8400C36F88533B2DD2E9A91E02BE105A3190DE2674C34B03AA11B3FFB9795723A60E510A699963A0E83174D9E23FA841A0AF917912E66B8840F91DF3243F7BAA2B7A425563A38A75A7BD8ADF2D52A31F548F66BD934141AA1A66E3D01B58055D45F46D107C4775250F050DC7629760DF7A187A876336C7EB05E88824F7C4C84B274B3A85A5813F641E26406FE035B99400F43ED2233E4957944472FD0C442591DE4AC120F41E762F3016E7D081A36E8D2FF98C44920FB5833D4F09571FE;
defparam \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100040004000100114;
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(gnd),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hF0AA;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N13
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datab(gnd),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hAAF0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N27
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneive_lcell_comb \ir0|ir~16 (
// Equation(s):
// \ir0|ir~16_combout  = (\ir0|ir~0_combout  & \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir0|ir~0_combout ),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\ir0|ir~16_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~16 .lut_mask = 16'hF000;
defparam \ir0|ir~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N25
dffeas \ir0|ir[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[2] .is_wysiwyg = "true";
defparam \ir0|ir[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
cycloneive_lcell_comb \pc0|pc~14 (
// Equation(s):
// \pc0|pc~14_combout  = (\reset1~q  & (!\ir0|ir[5]~2_combout  & \pc0|pcPlusOne[1]~2_combout ))

	.dataa(\reset1~q ),
	.datab(\ir0|ir[5]~2_combout ),
	.datac(gnd),
	.datad(\pc0|pcPlusOne[1]~2_combout ),
	.cin(gnd),
	.combout(\pc0|pc~14_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~14 .lut_mask = 16'h2200;
defparam \pc0|pc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N19
dffeas \pc2|register[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2|register[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc2|register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2|register[1] .is_wysiwyg = "true";
defparam \pc2|register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
cycloneive_lcell_comb \ir0|ir~17 (
// Equation(s):
// \ir0|ir~17_combout  = (\ir0|ir~0_combout  & \instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [1])

	.dataa(\ir0|ir~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\ir0|ir~17_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~17 .lut_mask = 16'hAA00;
defparam \ir0|ir~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N19
dffeas \ir0|ir[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[1] .is_wysiwyg = "true";
defparam \ir0|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N24
cycloneive_lcell_comb \pc0|pc~13 (
// Equation(s):
// \pc0|pc~13_combout  = (\reset1~q  & (!\ir0|ir[5]~2_combout  & \pc0|pcPlusOne[0]~0_combout ))

	.dataa(\reset1~q ),
	.datab(\ir0|ir[5]~2_combout ),
	.datac(gnd),
	.datad(\pc0|pcPlusOne[0]~0_combout ),
	.cin(gnd),
	.combout(\pc0|pc~13_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~13 .lut_mask = 16'h2200;
defparam \pc0|pc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N25
dffeas \pc2|register[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2|register[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc2|register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2|register[0] .is_wysiwyg = "true";
defparam \pc2|register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
cycloneive_lcell_comb \jumpAddressCalucurator|jumpAddr[0]~0 (
// Equation(s):
// \jumpAddressCalucurator|jumpAddr[0]~0_combout  = (\ir0|ir [0] & (\pc2|register [0] $ (VCC))) # (!\ir0|ir [0] & (\pc2|register [0] & VCC))
// \jumpAddressCalucurator|jumpAddr[0]~1  = CARRY((\ir0|ir [0] & \pc2|register [0]))

	.dataa(\ir0|ir [0]),
	.datab(\pc2|register [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jumpAddressCalucurator|jumpAddr[0]~0_combout ),
	.cout(\jumpAddressCalucurator|jumpAddr[0]~1 ));
// synopsys translate_off
defparam \jumpAddressCalucurator|jumpAddr[0]~0 .lut_mask = 16'h6688;
defparam \jumpAddressCalucurator|jumpAddr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
cycloneive_lcell_comb \jumpAddressCalucurator|jumpAddr[1]~2 (
// Equation(s):
// \jumpAddressCalucurator|jumpAddr[1]~2_combout  = (\pc2|register [1] & ((\ir0|ir [1] & (\jumpAddressCalucurator|jumpAddr[0]~1  & VCC)) # (!\ir0|ir [1] & (!\jumpAddressCalucurator|jumpAddr[0]~1 )))) # (!\pc2|register [1] & ((\ir0|ir [1] & 
// (!\jumpAddressCalucurator|jumpAddr[0]~1 )) # (!\ir0|ir [1] & ((\jumpAddressCalucurator|jumpAddr[0]~1 ) # (GND)))))
// \jumpAddressCalucurator|jumpAddr[1]~3  = CARRY((\pc2|register [1] & (!\ir0|ir [1] & !\jumpAddressCalucurator|jumpAddr[0]~1 )) # (!\pc2|register [1] & ((!\jumpAddressCalucurator|jumpAddr[0]~1 ) # (!\ir0|ir [1]))))

	.dataa(\pc2|register [1]),
	.datab(\ir0|ir [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jumpAddressCalucurator|jumpAddr[0]~1 ),
	.combout(\jumpAddressCalucurator|jumpAddr[1]~2_combout ),
	.cout(\jumpAddressCalucurator|jumpAddr[1]~3 ));
// synopsys translate_off
defparam \jumpAddressCalucurator|jumpAddr[1]~2 .lut_mask = 16'h9617;
defparam \jumpAddressCalucurator|jumpAddr[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
cycloneive_lcell_comb \jumpAddressCalucurator|jumpAddr[2]~4 (
// Equation(s):
// \jumpAddressCalucurator|jumpAddr[2]~4_combout  = ((\pc2|register [2] $ (\ir0|ir [2] $ (!\jumpAddressCalucurator|jumpAddr[1]~3 )))) # (GND)
// \jumpAddressCalucurator|jumpAddr[2]~5  = CARRY((\pc2|register [2] & ((\ir0|ir [2]) # (!\jumpAddressCalucurator|jumpAddr[1]~3 ))) # (!\pc2|register [2] & (\ir0|ir [2] & !\jumpAddressCalucurator|jumpAddr[1]~3 )))

	.dataa(\pc2|register [2]),
	.datab(\ir0|ir [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jumpAddressCalucurator|jumpAddr[1]~3 ),
	.combout(\jumpAddressCalucurator|jumpAddr[2]~4_combout ),
	.cout(\jumpAddressCalucurator|jumpAddr[2]~5 ));
// synopsys translate_off
defparam \jumpAddressCalucurator|jumpAddr[2]~4 .lut_mask = 16'h698E;
defparam \jumpAddressCalucurator|jumpAddr[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
cycloneive_lcell_comb \jumpAddressCalucurator|jumpAddr[3]~6 (
// Equation(s):
// \jumpAddressCalucurator|jumpAddr[3]~6_combout  = (\ir0|ir [3] & ((\pc2|register [3] & (\jumpAddressCalucurator|jumpAddr[2]~5  & VCC)) # (!\pc2|register [3] & (!\jumpAddressCalucurator|jumpAddr[2]~5 )))) # (!\ir0|ir [3] & ((\pc2|register [3] & 
// (!\jumpAddressCalucurator|jumpAddr[2]~5 )) # (!\pc2|register [3] & ((\jumpAddressCalucurator|jumpAddr[2]~5 ) # (GND)))))
// \jumpAddressCalucurator|jumpAddr[3]~7  = CARRY((\ir0|ir [3] & (!\pc2|register [3] & !\jumpAddressCalucurator|jumpAddr[2]~5 )) # (!\ir0|ir [3] & ((!\jumpAddressCalucurator|jumpAddr[2]~5 ) # (!\pc2|register [3]))))

	.dataa(\ir0|ir [3]),
	.datab(\pc2|register [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jumpAddressCalucurator|jumpAddr[2]~5 ),
	.combout(\jumpAddressCalucurator|jumpAddr[3]~6_combout ),
	.cout(\jumpAddressCalucurator|jumpAddr[3]~7 ));
// synopsys translate_off
defparam \jumpAddressCalucurator|jumpAddr[3]~6 .lut_mask = 16'h9617;
defparam \jumpAddressCalucurator|jumpAddr[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
cycloneive_lcell_comb \jumpAddressCalucurator|jumpAddr[4]~8 (
// Equation(s):
// \jumpAddressCalucurator|jumpAddr[4]~8_combout  = ((\ir0|ir [4] $ (\pc2|register [4] $ (!\jumpAddressCalucurator|jumpAddr[3]~7 )))) # (GND)
// \jumpAddressCalucurator|jumpAddr[4]~9  = CARRY((\ir0|ir [4] & ((\pc2|register [4]) # (!\jumpAddressCalucurator|jumpAddr[3]~7 ))) # (!\ir0|ir [4] & (\pc2|register [4] & !\jumpAddressCalucurator|jumpAddr[3]~7 )))

	.dataa(\ir0|ir [4]),
	.datab(\pc2|register [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jumpAddressCalucurator|jumpAddr[3]~7 ),
	.combout(\jumpAddressCalucurator|jumpAddr[4]~8_combout ),
	.cout(\jumpAddressCalucurator|jumpAddr[4]~9 ));
// synopsys translate_off
defparam \jumpAddressCalucurator|jumpAddr[4]~8 .lut_mask = 16'h698E;
defparam \jumpAddressCalucurator|jumpAddr[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
cycloneive_lcell_comb \jumpAddressCalucurator|jumpAddr[5]~10 (
// Equation(s):
// \jumpAddressCalucurator|jumpAddr[5]~10_combout  = (\ir0|ir [5] & ((\pc2|register [5] & (\jumpAddressCalucurator|jumpAddr[4]~9  & VCC)) # (!\pc2|register [5] & (!\jumpAddressCalucurator|jumpAddr[4]~9 )))) # (!\ir0|ir [5] & ((\pc2|register [5] & 
// (!\jumpAddressCalucurator|jumpAddr[4]~9 )) # (!\pc2|register [5] & ((\jumpAddressCalucurator|jumpAddr[4]~9 ) # (GND)))))
// \jumpAddressCalucurator|jumpAddr[5]~11  = CARRY((\ir0|ir [5] & (!\pc2|register [5] & !\jumpAddressCalucurator|jumpAddr[4]~9 )) # (!\ir0|ir [5] & ((!\jumpAddressCalucurator|jumpAddr[4]~9 ) # (!\pc2|register [5]))))

	.dataa(\ir0|ir [5]),
	.datab(\pc2|register [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jumpAddressCalucurator|jumpAddr[4]~9 ),
	.combout(\jumpAddressCalucurator|jumpAddr[5]~10_combout ),
	.cout(\jumpAddressCalucurator|jumpAddr[5]~11 ));
// synopsys translate_off
defparam \jumpAddressCalucurator|jumpAddr[5]~10 .lut_mask = 16'h9617;
defparam \jumpAddressCalucurator|jumpAddr[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
cycloneive_lcell_comb \jumpAddressCalucurator|jumpAddr[6]~12 (
// Equation(s):
// \jumpAddressCalucurator|jumpAddr[6]~12_combout  = ((\ir0|ir [6] $ (\pc2|register [6] $ (!\jumpAddressCalucurator|jumpAddr[5]~11 )))) # (GND)
// \jumpAddressCalucurator|jumpAddr[6]~13  = CARRY((\ir0|ir [6] & ((\pc2|register [6]) # (!\jumpAddressCalucurator|jumpAddr[5]~11 ))) # (!\ir0|ir [6] & (\pc2|register [6] & !\jumpAddressCalucurator|jumpAddr[5]~11 )))

	.dataa(\ir0|ir [6]),
	.datab(\pc2|register [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jumpAddressCalucurator|jumpAddr[5]~11 ),
	.combout(\jumpAddressCalucurator|jumpAddr[6]~12_combout ),
	.cout(\jumpAddressCalucurator|jumpAddr[6]~13 ));
// synopsys translate_off
defparam \jumpAddressCalucurator|jumpAddr[6]~12 .lut_mask = 16'h698E;
defparam \jumpAddressCalucurator|jumpAddr[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N20
cycloneive_lcell_comb \pc0|pc~8 (
// Equation(s):
// \pc0|pc~8_combout  = (\reset1~q  & ((\ir0|ir[5]~2_combout  & (\jumpAddressCalucurator|jumpAddr[7]~14_combout )) # (!\ir0|ir[5]~2_combout  & ((\pc0|pcPlusOne[7]~14_combout )))))

	.dataa(\reset1~q ),
	.datab(\ir0|ir[5]~2_combout ),
	.datac(\jumpAddressCalucurator|jumpAddr[7]~14_combout ),
	.datad(\pc0|pcPlusOne[7]~14_combout ),
	.cin(gnd),
	.combout(\pc0|pc~8_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~8 .lut_mask = 16'hA280;
defparam \pc0|pc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N21
dffeas \pc0|pc[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc0|pc[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|pc[7] .is_wysiwyg = "true";
defparam \pc0|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneive_lcell_comb \ir0|ir~13 (
// Equation(s):
// \ir0|ir~13_combout  = (\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # (!\ir0|ir~0_combout )

	.dataa(gnd),
	.datab(\ir0|ir~0_combout ),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir0|ir~13_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~13 .lut_mask = 16'hF3F3;
defparam \ir0|ir~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N27
dffeas \ir0|ir[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[6] .is_wysiwyg = "true";
defparam \ir0|ir[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N2
cycloneive_lcell_comb \pc0|pc~7 (
// Equation(s):
// \pc0|pc~7_combout  = (\reset1~q  & ((\ir0|ir[5]~2_combout  & (\jumpAddressCalucurator|jumpAddr[6]~12_combout )) # (!\ir0|ir[5]~2_combout  & ((\pc0|pcPlusOne[6]~12_combout )))))

	.dataa(\reset1~q ),
	.datab(\jumpAddressCalucurator|jumpAddr[6]~12_combout ),
	.datac(\ir0|ir[5]~2_combout ),
	.datad(\pc0|pcPlusOne[6]~12_combout ),
	.cin(gnd),
	.combout(\pc0|pc~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~7 .lut_mask = 16'h8A80;
defparam \pc0|pc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N3
dffeas \pc0|pc[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc0|pc[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|pc[6] .is_wysiwyg = "true";
defparam \pc0|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneive_lcell_comb \ir0|ir~7 (
// Equation(s):
// \ir0|ir~7_combout  = (\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [9] & \ir0|ir~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(\ir0|ir~0_combout ),
	.cin(gnd),
	.combout(\ir0|ir~7_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~7 .lut_mask = 16'hF000;
defparam \ir0|ir~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N11
dffeas \ir0|ir[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[9] .is_wysiwyg = "true";
defparam \ir0|ir[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneive_lcell_comb \control0|Mux0~0 (
// Equation(s):
// \control0|Mux0~0_combout  = (!\ir0|ir [9] & (\ir0|ir [10] & !\ir0|ir [8]))

	.dataa(gnd),
	.datab(\ir0|ir [9]),
	.datac(\ir0|ir [10]),
	.datad(\ir0|ir [8]),
	.cin(gnd),
	.combout(\control0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux0~0 .lut_mask = 16'h0030;
defparam \control0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
cycloneive_lcell_comb \control0|Equal6~0 (
// Equation(s):
// \control0|Equal6~0_combout  = (\ir0|ir [6] & (\ir0|ir [4] & (\ir0|ir [7] & !\ir0|ir [5])))

	.dataa(\ir0|ir [6]),
	.datab(\ir0|ir [4]),
	.datac(\ir0|ir [7]),
	.datad(\ir0|ir [5]),
	.cin(gnd),
	.combout(\control0|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Equal6~0 .lut_mask = 16'h0080;
defparam \control0|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneive_lcell_comb \control3|p3_opcode~1 (
// Equation(s):
// \control3|p3_opcode~1_combout  = (!\ir0|ir [14] & ((\ir0|ir [12]) # ((\ir0|ir [13]) # (!\ir0|ir [11]))))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\ir0|ir [13]),
	.datad(\ir0|ir [14]),
	.cin(gnd),
	.combout(\control3|p3_opcode~1_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_opcode~1 .lut_mask = 16'h00FB;
defparam \control3|p3_opcode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
cycloneive_lcell_comb \control3|p3_opcode~2 (
// Equation(s):
// \control3|p3_opcode~2_combout  = (\control3|p3_opcode~1_combout ) # ((\ir0|ir [14] & ((\control0|Equal6~0_combout ) # (\ir0|ir [5]))))

	.dataa(\control0|Equal6~0_combout ),
	.datab(\ir0|ir [14]),
	.datac(\ir0|ir [5]),
	.datad(\control3|p3_opcode~1_combout ),
	.cin(gnd),
	.combout(\control3|p3_opcode~2_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_opcode~2 .lut_mask = 16'hFFC8;
defparam \control3|p3_opcode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneive_lcell_comb \control3|p3_opcode~3 (
// Equation(s):
// \control3|p3_opcode~3_combout  = (\reset1~q  & (\control3|p3_opcode~2_combout  & (\ir0|ir [15] & !\HazardDetectionUnit0|pcWren~8_combout )))

	.dataa(\reset1~q ),
	.datab(\control3|p3_opcode~2_combout ),
	.datac(\ir0|ir [15]),
	.datad(\HazardDetectionUnit0|pcWren~8_combout ),
	.cin(gnd),
	.combout(\control3|p3_opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_opcode~3 .lut_mask = 16'h0080;
defparam \control3|p3_opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N21
dffeas \control3|p3_opcode[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p3_opcode~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p3_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p3_opcode[1] .is_wysiwyg = "true";
defparam \control3|p3_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cycloneive_lcell_comb \control3|p3_alu_shif~0 (
// Equation(s):
// \control3|p3_alu_shif~0_combout  = (!\HazardDetectionUnit0|pcWren~8_combout  & (\reset1~q  & \ir0|ir [15]))

	.dataa(\HazardDetectionUnit0|pcWren~8_combout ),
	.datab(\reset1~q ),
	.datac(gnd),
	.datad(\ir0|ir [15]),
	.cin(gnd),
	.combout(\control3|p3_alu_shif~0_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_alu_shif~0 .lut_mask = 16'h4400;
defparam \control3|p3_alu_shif~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneive_lcell_comb \control3|p5_dr_mdr~0 (
// Equation(s):
// \control3|p5_dr_mdr~0_combout  = (\control3|p5_regDstB_A~0_combout ) # ((\ir0|ir [14] & (\control3|p3_alu_shif~0_combout  & \control3|p4_data_input~0_combout )))

	.dataa(\ir0|ir [14]),
	.datab(\control3|p3_alu_shif~0_combout ),
	.datac(\control3|p5_regDstB_A~0_combout ),
	.datad(\control3|p4_data_input~0_combout ),
	.cin(gnd),
	.combout(\control3|p5_dr_mdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p5_dr_mdr~0 .lut_mask = 16'hF8F0;
defparam \control3|p5_dr_mdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N31
dffeas \control3|p5_dr_mdr (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p5_dr_mdr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p5_dr_mdr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p5_dr_mdr .is_wysiwyg = "true";
defparam \control3|p5_dr_mdr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneive_lcell_comb \control4|p5_dr_mdr~0 (
// Equation(s):
// \control4|p5_dr_mdr~0_combout  = (\reset1~q  & \control3|p5_dr_mdr~q )

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\control3|p5_dr_mdr~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control4|p5_dr_mdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \control4|p5_dr_mdr~0 .lut_mask = 16'hA0A0;
defparam \control4|p5_dr_mdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneive_lcell_comb \control5|p5_regWren~0 (
// Equation(s):
// \control5|p5_regWren~0_combout  = (!\reset1~q ) # (!\control0|systemStopped~q )

	.dataa(\control0|systemStopped~q ),
	.datab(gnd),
	.datac(\reset1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control5|p5_regWren~0_combout ),
	.cout());
// synopsys translate_off
defparam \control5|p5_regWren~0 .lut_mask = 16'h5F5F;
defparam \control5|p5_regWren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N13
dffeas \control4|p5_dr_mdr (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control4|p5_dr_mdr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control4|p5_dr_mdr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control4|p5_dr_mdr .is_wysiwyg = "true";
defparam \control4|p5_dr_mdr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneive_lcell_comb \control5|p5_dr_mdr~0 (
// Equation(s):
// \control5|p5_dr_mdr~0_combout  = (\reset1~q  & \control4|p5_dr_mdr~q )

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\control4|p5_dr_mdr~q ),
	.cin(gnd),
	.combout(\control5|p5_dr_mdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \control5|p5_dr_mdr~0 .lut_mask = 16'hAA00;
defparam \control5|p5_dr_mdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N9
dffeas \control5|p5_dr_mdr (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\control5|p5_dr_mdr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control5|p5_dr_mdr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control5|p5_dr_mdr .is_wysiwyg = "true";
defparam \control5|p5_dr_mdr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneive_lcell_comb \control3|p3_alu_shif~1 (
// Equation(s):
// \control3|p3_alu_shif~1_combout  = (\ir0|ir [14] & (\control3|p3_alu_shif~0_combout  & (\ir0|ir [7] & !\ir0|ir [6])))

	.dataa(\ir0|ir [14]),
	.datab(\control3|p3_alu_shif~0_combout ),
	.datac(\ir0|ir [7]),
	.datad(\ir0|ir [6]),
	.cin(gnd),
	.combout(\control3|p3_alu_shif~1_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_alu_shif~1 .lut_mask = 16'h0080;
defparam \control3|p3_alu_shif~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N3
dffeas \control3|p3_alu_shif (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p3_alu_shif~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p3_alu_shif~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p3_alu_shif .is_wysiwyg = "true";
defparam \control3|p3_alu_shif .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \control3|p3_4_memWren~0 (
// Equation(s):
// \control3|p3_4_memWren~0_combout  = (!\HazardDetectionUnit0|pcWren~8_combout  & (\reset1~q  & (!\ir0|ir [15] & \ir0|ir [14])))

	.dataa(\HazardDetectionUnit0|pcWren~8_combout ),
	.datab(\reset1~q ),
	.datac(\ir0|ir [15]),
	.datad(\ir0|ir [14]),
	.cin(gnd),
	.combout(\control3|p3_4_memWren~0_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_4_memWren~0 .lut_mask = 16'h0400;
defparam \control3|p3_4_memWren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N1
dffeas \control3|p3_4_memWren (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p3_4_memWren~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p3_4_memWren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p3_4_memWren .is_wysiwyg = "true";
defparam \control3|p3_4_memWren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cycloneive_lcell_comb \control3_4|p3_4_memWren~0 (
// Equation(s):
// \control3_4|p3_4_memWren~0_combout  = (\reset1~q  & \control3|p3_4_memWren~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset1~q ),
	.datad(\control3|p3_4_memWren~q ),
	.cin(gnd),
	.combout(\control3_4|p3_4_memWren~0_combout ),
	.cout());
// synopsys translate_off
defparam \control3_4|p3_4_memWren~0 .lut_mask = 16'hF000;
defparam \control3_4|p3_4_memWren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N31
dffeas \control3_4|p3_4_memWren (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3_4|p3_4_memWren~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3_4|p3_4_memWren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control3_4|p3_4_memWren .is_wysiwyg = "true";
defparam \control3_4|p3_4_memWren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
cycloneive_lcell_comb \control3|p3_ar_ir~0 (
// Equation(s):
// \control3|p3_ar_ir~0_combout  = ((!\ir0|ir [13] & (!\ir0|ir [14] & !\ir0|ir [12]))) # (!\ir0|ir [15])

	.dataa(\ir0|ir [15]),
	.datab(\ir0|ir [13]),
	.datac(\ir0|ir [14]),
	.datad(\ir0|ir [12]),
	.cin(gnd),
	.combout(\control3|p3_ar_ir~0_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_ar_ir~0 .lut_mask = 16'h5557;
defparam \control3|p3_ar_ir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneive_lcell_comb \control3|p3_ar_ir~1 (
// Equation(s):
// \control3|p3_ar_ir~1_combout  = (!\control3|p3_memRead~0_combout  & ((\control0|systemStopped~q  & (\control3|p3_ar_ir~q )) # (!\control0|systemStopped~q  & ((\control3|p3_ar_ir~0_combout )))))

	.dataa(\control0|systemStopped~q ),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\control3|p3_ar_ir~q ),
	.datad(\control3|p3_ar_ir~0_combout ),
	.cin(gnd),
	.combout(\control3|p3_ar_ir~1_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_ar_ir~1 .lut_mask = 16'h3120;
defparam \control3|p3_ar_ir~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N15
dffeas \control3|p3_ar_ir (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p3_ar_ir~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p3_ar_ir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p3_ar_ir .is_wysiwyg = "true";
defparam \control3|p3_ar_ir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneive_lcell_comb \IR4|ir~1 (
// Equation(s):
// \IR4|ir~1_combout  = (\IR3|ir [10] & \reset1~q )

	.dataa(gnd),
	.datab(\IR3|ir [10]),
	.datac(gnd),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\IR4|ir~1_combout ),
	.cout());
// synopsys translate_off
defparam \IR4|ir~1 .lut_mask = 16'hCC00;
defparam \IR4|ir~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N27
dffeas \IR4|ir[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR4|ir~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR4|ir [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR4|ir[10] .is_wysiwyg = "true";
defparam \IR4|ir[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneive_lcell_comb \control4|p5_regDstB_A~0 (
// Equation(s):
// \control4|p5_regDstB_A~0_combout  = (\reset1~q  & \control3|p5_regDstB_A~q )

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\control3|p5_regDstB_A~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control4|p5_regDstB_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \control4|p5_regDstB_A~0 .lut_mask = 16'hA0A0;
defparam \control4|p5_regDstB_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N11
dffeas \control4|p5_regDstB_A (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control4|p5_regDstB_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control4|p5_regDstB_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control4|p5_regDstB_A .is_wysiwyg = "true";
defparam \control4|p5_regDstB_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneive_lcell_comb \IR4|ir~0 (
// Equation(s):
// \IR4|ir~0_combout  = (\reset1~q  & \IR3|ir [13])

	.dataa(gnd),
	.datab(\reset1~q ),
	.datac(gnd),
	.datad(\IR3|ir [13]),
	.cin(gnd),
	.combout(\IR4|ir~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR4|ir~0 .lut_mask = 16'hCC00;
defparam \IR4|ir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N15
dffeas \IR4|ir[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR4|ir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR4|ir [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR4|ir[13] .is_wysiwyg = "true";
defparam \IR4|ir[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneive_lcell_comb \p4_RegRd[2]~0 (
// Equation(s):
// \p4_RegRd[2]~0_combout  = (\control4|p5_regDstB_A~q  & ((\IR4|ir [13]))) # (!\control4|p5_regDstB_A~q  & (\IR4|ir [10]))

	.dataa(gnd),
	.datab(\IR4|ir [10]),
	.datac(\control4|p5_regDstB_A~q ),
	.datad(\IR4|ir [13]),
	.cin(gnd),
	.combout(\p4_RegRd[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p4_RegRd[2]~0 .lut_mask = 16'hFC0C;
defparam \p4_RegRd[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneive_lcell_comb \IR4|ir~4 (
// Equation(s):
// \IR4|ir~4_combout  = (\IR3|ir [9] & \reset1~q )

	.dataa(gnd),
	.datab(\IR3|ir [9]),
	.datac(gnd),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\IR4|ir~4_combout ),
	.cout());
// synopsys translate_off
defparam \IR4|ir~4 .lut_mask = 16'hCC00;
defparam \IR4|ir~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N5
dffeas \IR4|ir[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR4|ir~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR4|ir [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR4|ir[9] .is_wysiwyg = "true";
defparam \IR4|ir[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cycloneive_lcell_comb \IR4|ir~5 (
// Equation(s):
// \IR4|ir~5_combout  = (\reset1~q  & \IR3|ir [12])

	.dataa(gnd),
	.datab(\reset1~q ),
	.datac(gnd),
	.datad(\IR3|ir [12]),
	.cin(gnd),
	.combout(\IR4|ir~5_combout ),
	.cout());
// synopsys translate_off
defparam \IR4|ir~5 .lut_mask = 16'hCC00;
defparam \IR4|ir~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N31
dffeas \IR4|ir[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR4|ir~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR4|ir [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR4|ir[12] .is_wysiwyg = "true";
defparam \IR4|ir[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneive_lcell_comb \ForwardingUnit0|Equal1~1 (
// Equation(s):
// \ForwardingUnit0|Equal1~1_combout  = \ir0|ir [12] $ (((\control4|p5_regDstB_A~q  & ((\IR4|ir [12]))) # (!\control4|p5_regDstB_A~q  & (\IR4|ir [9]))))

	.dataa(\ir0|ir [12]),
	.datab(\IR4|ir [9]),
	.datac(\control4|p5_regDstB_A~q ),
	.datad(\IR4|ir [12]),
	.cin(gnd),
	.combout(\ForwardingUnit0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardingUnit0|Equal1~1 .lut_mask = 16'h56A6;
defparam \ForwardingUnit0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneive_lcell_comb \IR4|ir~3 (
// Equation(s):
// \IR4|ir~3_combout  = (\reset1~q  & \IR3|ir [11])

	.dataa(gnd),
	.datab(\reset1~q ),
	.datac(gnd),
	.datad(\IR3|ir [11]),
	.cin(gnd),
	.combout(\IR4|ir~3_combout ),
	.cout());
// synopsys translate_off
defparam \IR4|ir~3 .lut_mask = 16'hCC00;
defparam \IR4|ir~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N27
dffeas \IR4|ir[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR4|ir~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR4|ir [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR4|ir[11] .is_wysiwyg = "true";
defparam \IR4|ir[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneive_lcell_comb \IR4|ir~2 (
// Equation(s):
// \IR4|ir~2_combout  = (\reset1~q  & \IR3|ir [8])

	.dataa(gnd),
	.datab(\reset1~q ),
	.datac(gnd),
	.datad(\IR3|ir [8]),
	.cin(gnd),
	.combout(\IR4|ir~2_combout ),
	.cout());
// synopsys translate_off
defparam \IR4|ir~2 .lut_mask = 16'hCC00;
defparam \IR4|ir~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N9
dffeas \IR4|ir[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR4|ir~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR4|ir [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR4|ir[8] .is_wysiwyg = "true";
defparam \IR4|ir[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneive_lcell_comb \ForwardingUnit0|Equal1~0 (
// Equation(s):
// \ForwardingUnit0|Equal1~0_combout  = \ir0|ir [11] $ (((\control4|p5_regDstB_A~q  & (\IR4|ir [11])) # (!\control4|p5_regDstB_A~q  & ((\IR4|ir [8])))))

	.dataa(\IR4|ir [11]),
	.datab(\ir0|ir [11]),
	.datac(\control4|p5_regDstB_A~q ),
	.datad(\IR4|ir [8]),
	.cin(gnd),
	.combout(\ForwardingUnit0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardingUnit0|Equal1~0 .lut_mask = 16'h636C;
defparam \ForwardingUnit0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneive_lcell_comb \FWD_A3|register~2 (
// Equation(s):
// \FWD_A3|register~2_combout  = (!\ForwardingUnit0|Equal1~1_combout  & (!\ForwardingUnit0|Equal1~0_combout  & (\p4_RegRd[2]~0_combout  $ (!\ir0|ir [13]))))

	.dataa(\p4_RegRd[2]~0_combout ),
	.datab(\ForwardingUnit0|Equal1~1_combout ),
	.datac(\ForwardingUnit0|Equal1~0_combout ),
	.datad(\ir0|ir [13]),
	.cin(gnd),
	.combout(\FWD_A3|register~2_combout ),
	.cout());
// synopsys translate_off
defparam \FWD_A3|register~2 .lut_mask = 16'h0201;
defparam \FWD_A3|register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N0
cycloneive_lcell_comb \control0|Mux8~1 (
// Equation(s):
// \control0|Mux8~1_combout  = ((\ir0|ir [5] & ((!\ir0|ir [7]))) # (!\ir0|ir [5] & (!\ir0|ir [4]))) # (!\ir0|ir [6])

	.dataa(\ir0|ir [4]),
	.datab(\ir0|ir [6]),
	.datac(\ir0|ir [5]),
	.datad(\ir0|ir [7]),
	.cin(gnd),
	.combout(\control0|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux8~1 .lut_mask = 16'h37F7;
defparam \control0|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneive_lcell_comb \control0|Mux8~2 (
// Equation(s):
// \control0|Mux8~2_combout  = (\ir0|ir [15] & \control0|Mux8~1_combout )

	.dataa(\ir0|ir [15]),
	.datab(gnd),
	.datac(\control0|Mux8~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control0|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux8~2 .lut_mask = 16'hA0A0;
defparam \control0|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneive_lcell_comb \control0|Mux8~0 (
// Equation(s):
// \control0|Mux8~0_combout  = ((!\ir0|ir [12] & !\ir0|ir [13])) # (!\ir0|ir [15])

	.dataa(\ir0|ir [12]),
	.datab(gnd),
	.datac(\ir0|ir [13]),
	.datad(\ir0|ir [15]),
	.cin(gnd),
	.combout(\control0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux8~0 .lut_mask = 16'h05FF;
defparam \control0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneive_lcell_comb \control3|p5_regWren~0 (
// Equation(s):
// \control3|p5_regWren~0_combout  = (\ir0|ir [14] & (\control0|Mux8~2_combout )) # (!\ir0|ir [14] & ((\control0|Mux8~0_combout )))

	.dataa(\control0|Mux8~2_combout ),
	.datab(\control0|Mux8~0_combout ),
	.datac(gnd),
	.datad(\ir0|ir [14]),
	.cin(gnd),
	.combout(\control3|p5_regWren~0_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p5_regWren~0 .lut_mask = 16'hAACC;
defparam \control3|p5_regWren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N25
dffeas \control3|p5_regWren (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p5_regWren~0_combout ),
	.asdata(\control3|p5_regWren~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control3|p3_memRead~0_combout ),
	.sload(\control0|systemStopped~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p5_regWren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p5_regWren .is_wysiwyg = "true";
defparam \control3|p5_regWren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneive_lcell_comb \control4|p5_regWren~0 (
// Equation(s):
// \control4|p5_regWren~0_combout  = (\control3|p5_regWren~q  & \reset1~q )

	.dataa(\control3|p5_regWren~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\control4|p5_regWren~0_combout ),
	.cout());
// synopsys translate_off
defparam \control4|p5_regWren~0 .lut_mask = 16'hAA00;
defparam \control4|p5_regWren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N29
dffeas \control4|p5_regWren (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control4|p5_regWren~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control4|p5_regWren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control4|p5_regWren .is_wysiwyg = "true";
defparam \control4|p5_regWren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneive_lcell_comb \FWD_A3|register~3 (
// Equation(s):
// \FWD_A3|register~3_combout  = (\FWD_A3|register~2_combout  & (\control4|p5_regWren~q  & (\reset1~q  & !\HazardDetectionUnit0|pcWren~8_combout )))

	.dataa(\FWD_A3|register~2_combout ),
	.datab(\control4|p5_regWren~q ),
	.datac(\reset1~q ),
	.datad(\HazardDetectionUnit0|pcWren~8_combout ),
	.cin(gnd),
	.combout(\FWD_A3|register~3_combout ),
	.cout());
// synopsys translate_off
defparam \FWD_A3|register~3 .lut_mask = 16'h0080;
defparam \FWD_A3|register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N17
dffeas \FWD_A3|register[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FWD_A3|register~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FWD_A3|register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FWD_A3|register[0] .is_wysiwyg = "true";
defparam \FWD_A3|register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneive_lcell_comb \registerFile0|r~35 (
// Equation(s):
// \registerFile0|r~35_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & (\mdr0|register [0])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [0])))))

	.dataa(\mdr0|register [0]),
	.datab(\reset1~q ),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\DR5|register [0]),
	.cin(gnd),
	.combout(\registerFile0|r~35_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~35 .lut_mask = 16'h8C80;
defparam \registerFile0|r~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneive_lcell_comb \IR5|ir~3 (
// Equation(s):
// \IR5|ir~3_combout  = (\IR4|ir [9] & \reset1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR4|ir [9]),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\IR5|ir~3_combout ),
	.cout());
// synopsys translate_off
defparam \IR5|ir~3 .lut_mask = 16'hF000;
defparam \IR5|ir~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N3
dffeas \IR5|ir[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR5|ir~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR5|ir [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR5|ir[9] .is_wysiwyg = "true";
defparam \IR5|ir[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneive_lcell_comb \IR5|ir~2 (
// Equation(s):
// \IR5|ir~2_combout  = (\IR4|ir [12] & \reset1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR4|ir [12]),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\IR5|ir~2_combout ),
	.cout());
// synopsys translate_off
defparam \IR5|ir~2 .lut_mask = 16'hF000;
defparam \IR5|ir~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N1
dffeas \IR5|ir[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR5|ir~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR5|ir [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR5|ir[12] .is_wysiwyg = "true";
defparam \IR5|ir[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneive_lcell_comb \control5|p5_regDstB_A~0 (
// Equation(s):
// \control5|p5_regDstB_A~0_combout  = (\control4|p5_regDstB_A~q  & \reset1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control4|p5_regDstB_A~q ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\control5|p5_regDstB_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \control5|p5_regDstB_A~0 .lut_mask = 16'hF000;
defparam \control5|p5_regDstB_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N13
dffeas \control5|p5_regDstB_A (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control5|p5_regDstB_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control5|p5_regDstB_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control5|p5_regDstB_A .is_wysiwyg = "true";
defparam \control5|p5_regDstB_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneive_lcell_comb \wraddr[1]~1 (
// Equation(s):
// \wraddr[1]~1_combout  = (\control5|p5_regDstB_A~q  & ((\IR5|ir [12]))) # (!\control5|p5_regDstB_A~q  & (\IR5|ir [9]))

	.dataa(gnd),
	.datab(\IR5|ir [9]),
	.datac(\IR5|ir [12]),
	.datad(\control5|p5_regDstB_A~q ),
	.cin(gnd),
	.combout(\wraddr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wraddr[1]~1 .lut_mask = 16'hF0CC;
defparam \wraddr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneive_lcell_comb \IR5|ir~4 (
// Equation(s):
// \IR5|ir~4_combout  = (\IR4|ir [13] & \reset1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR4|ir [13]),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\IR5|ir~4_combout ),
	.cout());
// synopsys translate_off
defparam \IR5|ir~4 .lut_mask = 16'hF000;
defparam \IR5|ir~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N23
dffeas \IR5|ir[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR5|ir~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR5|ir [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR5|ir[13] .is_wysiwyg = "true";
defparam \IR5|ir[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneive_lcell_comb \control5|p5_regWren~1 (
// Equation(s):
// \control5|p5_regWren~1_combout  = (\control4|p5_regWren~q  & \reset1~q )

	.dataa(gnd),
	.datab(\control4|p5_regWren~q ),
	.datac(gnd),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\control5|p5_regWren~1_combout ),
	.cout());
// synopsys translate_off
defparam \control5|p5_regWren~1 .lut_mask = 16'hCC00;
defparam \control5|p5_regWren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \control5|p5_regWren (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control5|p5_regWren~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control5|p5_regWren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control5|p5_regWren .is_wysiwyg = "true";
defparam \control5|p5_regWren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneive_lcell_comb \IR5|ir~5 (
// Equation(s):
// \IR5|ir~5_combout  = (\IR4|ir [10] & \reset1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR4|ir [10]),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\IR5|ir~5_combout ),
	.cout());
// synopsys translate_off
defparam \IR5|ir~5 .lut_mask = 16'hF000;
defparam \IR5|ir~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \IR5|ir[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR5|ir~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR5|ir [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR5|ir[10] .is_wysiwyg = "true";
defparam \IR5|ir[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneive_lcell_comb \registerFile0|r[5][13]~36 (
// Equation(s):
// \registerFile0|r[5][13]~36_combout  = (\control5|p5_regWren~q  & ((\control5|p5_regDstB_A~q  & (\IR5|ir [13])) # (!\control5|p5_regDstB_A~q  & ((\IR5|ir [10])))))

	.dataa(\IR5|ir [13]),
	.datab(\control5|p5_regWren~q ),
	.datac(\IR5|ir [10]),
	.datad(\control5|p5_regDstB_A~q ),
	.cin(gnd),
	.combout(\registerFile0|r[5][13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r[5][13]~36 .lut_mask = 16'h88C0;
defparam \registerFile0|r[5][13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneive_lcell_comb \IR5|ir~1 (
// Equation(s):
// \IR5|ir~1_combout  = (\IR4|ir [8] & \reset1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR4|ir [8]),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\IR5|ir~1_combout ),
	.cout());
// synopsys translate_off
defparam \IR5|ir~1 .lut_mask = 16'hF000;
defparam \IR5|ir~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N11
dffeas \IR5|ir[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR5|ir~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR5|ir [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR5|ir[8] .is_wysiwyg = "true";
defparam \IR5|ir[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneive_lcell_comb \IR5|ir~0 (
// Equation(s):
// \IR5|ir~0_combout  = (\IR4|ir [11] & \reset1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR4|ir [11]),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\IR5|ir~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR5|ir~0 .lut_mask = 16'hF000;
defparam \IR5|ir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N17
dffeas \IR5|ir[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR5|ir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR5|ir [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR5|ir[11] .is_wysiwyg = "true";
defparam \IR5|ir[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneive_lcell_comb \wraddr[0]~0 (
// Equation(s):
// \wraddr[0]~0_combout  = (\control5|p5_regDstB_A~q  & ((\IR5|ir [11]))) # (!\control5|p5_regDstB_A~q  & (\IR5|ir [8]))

	.dataa(\IR5|ir [8]),
	.datab(\IR5|ir [11]),
	.datac(gnd),
	.datad(\control5|p5_regDstB_A~q ),
	.cin(gnd),
	.combout(\wraddr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wraddr[0]~0 .lut_mask = 16'hCCAA;
defparam \wraddr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneive_lcell_comb \registerFile0|r[6][4]~14 (
// Equation(s):
// \registerFile0|r[6][4]~14_combout  = ((\wraddr[1]~1_combout  & (\registerFile0|r[5][13]~36_combout  & !\wraddr[0]~0_combout ))) # (!\reset1~q )

	.dataa(\wraddr[1]~1_combout ),
	.datab(\registerFile0|r[5][13]~36_combout ),
	.datac(\wraddr[0]~0_combout ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\registerFile0|r[6][4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r[6][4]~14 .lut_mask = 16'h08FF;
defparam \registerFile0|r[6][4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N3
dffeas \registerFile0|r[6][0] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][0] .is_wysiwyg = "true";
defparam \registerFile0|r[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneive_lcell_comb \registerFile0|r[4][14]~15 (
// Equation(s):
// \registerFile0|r[4][14]~15_combout  = ((!\wraddr[1]~1_combout  & (\registerFile0|r[5][13]~36_combout  & !\wraddr[0]~0_combout ))) # (!\reset1~q )

	.dataa(\wraddr[1]~1_combout ),
	.datab(\registerFile0|r[5][13]~36_combout ),
	.datac(\wraddr[0]~0_combout ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\registerFile0|r[4][14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r[4][14]~15 .lut_mask = 16'h04FF;
defparam \registerFile0|r[4][14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N15
dffeas \registerFile0|r[4][0] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][0] .is_wysiwyg = "true";
defparam \registerFile0|r[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cycloneive_lcell_comb \ar0|register~75 (
// Equation(s):
// \ar0|register~75_combout  = (\ir0|ir [12] & ((\registerFile0|r[6][0]~q ) # ((\ir0|ir [11])))) # (!\ir0|ir [12] & (((\registerFile0|r[4][0]~q  & !\ir0|ir [11]))))

	.dataa(\ir0|ir [12]),
	.datab(\registerFile0|r[6][0]~q ),
	.datac(\registerFile0|r[4][0]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~75_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~75 .lut_mask = 16'hAAD8;
defparam \ar0|register~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneive_lcell_comb \wraddr[2]~2 (
// Equation(s):
// \wraddr[2]~2_combout  = (\control5|p5_regDstB_A~q  & (\IR5|ir [13])) # (!\control5|p5_regDstB_A~q  & ((\IR5|ir [10])))

	.dataa(\IR5|ir [13]),
	.datab(gnd),
	.datac(\IR5|ir [10]),
	.datad(\control5|p5_regDstB_A~q ),
	.cin(gnd),
	.combout(\wraddr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wraddr[2]~2 .lut_mask = 16'hAAF0;
defparam \wraddr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneive_lcell_comb \registerFile0|Decoder0~0 (
// Equation(s):
// \registerFile0|Decoder0~0_combout  = (\wraddr[1]~1_combout  & (\wraddr[2]~2_combout  & (\control5|p5_regWren~q  & \wraddr[0]~0_combout )))

	.dataa(\wraddr[1]~1_combout ),
	.datab(\wraddr[2]~2_combout ),
	.datac(\control5|p5_regWren~q ),
	.datad(\wraddr[0]~0_combout ),
	.cin(gnd),
	.combout(\registerFile0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|Decoder0~0 .lut_mask = 16'h8000;
defparam \registerFile0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneive_lcell_comb \registerFile0|r[7][15]~16 (
// Equation(s):
// \registerFile0|r[7][15]~16_combout  = (\registerFile0|Decoder0~0_combout ) # (!\reset1~q )

	.dataa(gnd),
	.datab(\registerFile0|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\registerFile0|r[7][15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r[7][15]~16 .lut_mask = 16'hCCFF;
defparam \registerFile0|r[7][15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \registerFile0|r[7][0] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][0] .is_wysiwyg = "true";
defparam \registerFile0|r[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneive_lcell_comb \registerFile0|r[5][13]~13 (
// Equation(s):
// \registerFile0|r[5][13]~13_combout  = ((!\wraddr[1]~1_combout  & (\registerFile0|r[5][13]~36_combout  & \wraddr[0]~0_combout ))) # (!\reset1~q )

	.dataa(\wraddr[1]~1_combout ),
	.datab(\registerFile0|r[5][13]~36_combout ),
	.datac(\wraddr[0]~0_combout ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\registerFile0|r[5][13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r[5][13]~13 .lut_mask = 16'h40FF;
defparam \registerFile0|r[5][13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \registerFile0|r[5][0] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][0] .is_wysiwyg = "true";
defparam \registerFile0|r[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneive_lcell_comb \ar0|register~76 (
// Equation(s):
// \ar0|register~76_combout  = (\ir0|ir [11] & ((\ar0|register~75_combout  & (\registerFile0|r[7][0]~q )) # (!\ar0|register~75_combout  & ((\registerFile0|r[5][0]~q ))))) # (!\ir0|ir [11] & (\ar0|register~75_combout ))

	.dataa(\ir0|ir [11]),
	.datab(\ar0|register~75_combout ),
	.datac(\registerFile0|r[7][0]~q ),
	.datad(\registerFile0|r[5][0]~q ),
	.cin(gnd),
	.combout(\ar0|register~76_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~76 .lut_mask = 16'hE6C4;
defparam \ar0|register~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneive_lcell_comb \registerFile0|r[1][5]~37 (
// Equation(s):
// \registerFile0|r[1][5]~37_combout  = (\control5|p5_regWren~q  & ((\control5|p5_regDstB_A~q  & (!\IR5|ir [13])) # (!\control5|p5_regDstB_A~q  & ((!\IR5|ir [10])))))

	.dataa(\IR5|ir [13]),
	.datab(\control5|p5_regWren~q ),
	.datac(\IR5|ir [10]),
	.datad(\control5|p5_regDstB_A~q ),
	.cin(gnd),
	.combout(\registerFile0|r[1][5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r[1][5]~37 .lut_mask = 16'h440C;
defparam \registerFile0|r[1][5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneive_lcell_comb \registerFile0|r[1][5]~18 (
// Equation(s):
// \registerFile0|r[1][5]~18_combout  = ((\registerFile0|r[1][5]~37_combout  & (\wraddr[0]~0_combout  & !\wraddr[1]~1_combout ))) # (!\reset1~q )

	.dataa(\registerFile0|r[1][5]~37_combout ),
	.datab(\reset1~q ),
	.datac(\wraddr[0]~0_combout ),
	.datad(\wraddr[1]~1_combout ),
	.cin(gnd),
	.combout(\registerFile0|r[1][5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r[1][5]~18 .lut_mask = 16'h33B3;
defparam \registerFile0|r[1][5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N29
dffeas \registerFile0|r[1][0] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][0] .is_wysiwyg = "true";
defparam \registerFile0|r[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneive_lcell_comb \registerFile0|r[0][0]~19 (
// Equation(s):
// \registerFile0|r[0][0]~19_combout  = ((\registerFile0|r[1][5]~37_combout  & (!\wraddr[0]~0_combout  & !\wraddr[1]~1_combout ))) # (!\reset1~q )

	.dataa(\registerFile0|r[1][5]~37_combout ),
	.datab(\reset1~q ),
	.datac(\wraddr[0]~0_combout ),
	.datad(\wraddr[1]~1_combout ),
	.cin(gnd),
	.combout(\registerFile0|r[0][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r[0][0]~19 .lut_mask = 16'h333B;
defparam \registerFile0|r[0][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N23
dffeas \registerFile0|r[0][0] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][0] .is_wysiwyg = "true";
defparam \registerFile0|r[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneive_lcell_comb \ar0|register~77 (
// Equation(s):
// \ar0|register~77_combout  = (\ir0|ir [12] & (((\ir0|ir [11])))) # (!\ir0|ir [12] & ((\ir0|ir [11] & (\registerFile0|r[1][0]~q )) # (!\ir0|ir [11] & ((\registerFile0|r[0][0]~q )))))

	.dataa(\ir0|ir [12]),
	.datab(\registerFile0|r[1][0]~q ),
	.datac(\registerFile0|r[0][0]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~77_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~77 .lut_mask = 16'hEE50;
defparam \ar0|register~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneive_lcell_comb \registerFile0|Decoder0~1 (
// Equation(s):
// \registerFile0|Decoder0~1_combout  = (\wraddr[1]~1_combout  & (!\wraddr[2]~2_combout  & (\control5|p5_regWren~q  & !\wraddr[0]~0_combout )))

	.dataa(\wraddr[1]~1_combout ),
	.datab(\wraddr[2]~2_combout ),
	.datac(\control5|p5_regWren~q ),
	.datad(\wraddr[0]~0_combout ),
	.cin(gnd),
	.combout(\registerFile0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|Decoder0~1 .lut_mask = 16'h0020;
defparam \registerFile0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneive_lcell_comb \registerFile0|r[2][3]~17 (
// Equation(s):
// \registerFile0|r[2][3]~17_combout  = (\registerFile0|Decoder0~1_combout ) # (!\reset1~q )

	.dataa(\registerFile0|Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\registerFile0|r[2][3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r[2][3]~17 .lut_mask = 16'hAAFF;
defparam \registerFile0|r[2][3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N13
dffeas \registerFile0|r[2][0] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][0] .is_wysiwyg = "true";
defparam \registerFile0|r[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneive_lcell_comb \registerFile0|r[3][2]~20 (
// Equation(s):
// \registerFile0|r[3][2]~20_combout  = ((\registerFile0|r[1][5]~37_combout  & (\wraddr[0]~0_combout  & \wraddr[1]~1_combout ))) # (!\reset1~q )

	.dataa(\registerFile0|r[1][5]~37_combout ),
	.datab(\reset1~q ),
	.datac(\wraddr[0]~0_combout ),
	.datad(\wraddr[1]~1_combout ),
	.cin(gnd),
	.combout(\registerFile0|r[3][2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r[3][2]~20 .lut_mask = 16'hB333;
defparam \registerFile0|r[3][2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N19
dffeas \registerFile0|r[3][0] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile0|r~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][0] .is_wysiwyg = "true";
defparam \registerFile0|r[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneive_lcell_comb \ar0|register~78 (
// Equation(s):
// \ar0|register~78_combout  = (\ar0|register~77_combout  & (((\registerFile0|r[3][0]~q )) # (!\ir0|ir [12]))) # (!\ar0|register~77_combout  & (\ir0|ir [12] & (\registerFile0|r[2][0]~q )))

	.dataa(\ar0|register~77_combout ),
	.datab(\ir0|ir [12]),
	.datac(\registerFile0|r[2][0]~q ),
	.datad(\registerFile0|r[3][0]~q ),
	.cin(gnd),
	.combout(\ar0|register~78_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~78 .lut_mask = 16'hEA62;
defparam \ar0|register~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneive_lcell_comb \ar0|register~79 (
// Equation(s):
// \ar0|register~79_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & (\ar0|register~76_combout )) # (!\ir0|ir [13] & ((\ar0|register~78_combout )))))

	.dataa(\ar0|register~76_combout ),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ir0|ir [13]),
	.datad(\ar0|register~78_combout ),
	.cin(gnd),
	.combout(\ar0|register~79_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~79 .lut_mask = 16'h2320;
defparam \ar0|register~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N19
dffeas \ar0|register[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[0] .is_wysiwyg = "true";
defparam \ar0|register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneive_lcell_comb \ForwardingUnit0|Equal0~0 (
// Equation(s):
// \ForwardingUnit0|Equal0~0_combout  = \ir0|ir [13] $ (((\control3|p5_regDstB_A~q  & (\IR3|ir [13])) # (!\control3|p5_regDstB_A~q  & ((\IR3|ir [10])))))

	.dataa(\IR3|ir [13]),
	.datab(\control3|p5_regDstB_A~q ),
	.datac(\IR3|ir [10]),
	.datad(\ir0|ir [13]),
	.cin(gnd),
	.combout(\ForwardingUnit0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardingUnit0|Equal0~0 .lut_mask = 16'h47B8;
defparam \ForwardingUnit0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneive_lcell_comb \p3_RegRd[0]~1 (
// Equation(s):
// \p3_RegRd[0]~1_combout  = (\control3|p5_regDstB_A~q  & ((\IR3|ir [11]))) # (!\control3|p5_regDstB_A~q  & (\IR3|ir [8]))

	.dataa(\IR3|ir [8]),
	.datab(\IR3|ir [11]),
	.datac(gnd),
	.datad(\control3|p5_regDstB_A~q ),
	.cin(gnd),
	.combout(\p3_RegRd[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p3_RegRd[0]~1 .lut_mask = 16'hCCAA;
defparam \p3_RegRd[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneive_lcell_comb \p3_RegRd[1]~0 (
// Equation(s):
// \p3_RegRd[1]~0_combout  = (\control3|p5_regDstB_A~q  & (\IR3|ir [12])) # (!\control3|p5_regDstB_A~q  & ((\IR3|ir [9])))

	.dataa(\IR3|ir [12]),
	.datab(\control3|p5_regDstB_A~q ),
	.datac(gnd),
	.datad(\IR3|ir [9]),
	.cin(gnd),
	.combout(\p3_RegRd[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p3_RegRd[1]~0 .lut_mask = 16'hBB88;
defparam \p3_RegRd[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneive_lcell_comb \FWD_A3|register~0 (
// Equation(s):
// \FWD_A3|register~0_combout  = (\p3_RegRd[0]~1_combout  & (\ir0|ir [11] & (\ir0|ir [12] $ (!\p3_RegRd[1]~0_combout )))) # (!\p3_RegRd[0]~1_combout  & (!\ir0|ir [11] & (\ir0|ir [12] $ (!\p3_RegRd[1]~0_combout ))))

	.dataa(\p3_RegRd[0]~1_combout ),
	.datab(\ir0|ir [11]),
	.datac(\ir0|ir [12]),
	.datad(\p3_RegRd[1]~0_combout ),
	.cin(gnd),
	.combout(\FWD_A3|register~0_combout ),
	.cout());
// synopsys translate_off
defparam \FWD_A3|register~0 .lut_mask = 16'h9009;
defparam \FWD_A3|register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneive_lcell_comb \FWD_A3|register~1 (
// Equation(s):
// \FWD_A3|register~1_combout  = (!\ForwardingUnit0|Equal0~0_combout  & (\control3|p5_regWren~q  & (\FWD_A3|register~0_combout  & !\control3|p3_memRead~0_combout )))

	.dataa(\ForwardingUnit0|Equal0~0_combout ),
	.datab(\control3|p5_regWren~q ),
	.datac(\FWD_A3|register~0_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\FWD_A3|register~1_combout ),
	.cout());
// synopsys translate_off
defparam \FWD_A3|register~1 .lut_mask = 16'h0040;
defparam \FWD_A3|register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N3
dffeas \FWD_A3|register[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FWD_A3|register~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FWD_A3|register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FWD_A3|register[1] .is_wysiwyg = "true";
defparam \FWD_A3|register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
cycloneive_lcell_comb \aluSourceAR_src[0]~31 (
// Equation(s):
// \aluSourceAR_src[0]~31_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & (\dr0|register [0])) # (!\FWD_A3|register [1] & ((\ar0|register [0])))))

	.dataa(\dr0|register [0]),
	.datab(\FWD_A3|register [0]),
	.datac(\ar0|register [0]),
	.datad(\FWD_A3|register [1]),
	.cin(gnd),
	.combout(\aluSourceAR_src[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[0]~31 .lut_mask = 16'h2230;
defparam \aluSourceAR_src[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
cycloneive_lcell_comb \IR3|ir~13 (
// Equation(s):
// \IR3|ir~13_combout  = (\reset1~q  & (!\HazardDetectionUnit0|pcWren~8_combout  & \ir0|ir [0]))

	.dataa(\reset1~q ),
	.datab(\HazardDetectionUnit0|pcWren~8_combout ),
	.datac(gnd),
	.datad(\ir0|ir [0]),
	.cin(gnd),
	.combout(\IR3|ir~13_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~13 .lut_mask = 16'h2200;
defparam \IR3|ir~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N31
dffeas \IR3|ir[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[0] .is_wysiwyg = "true";
defparam \IR3|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneive_lcell_comb \control3|p3_opcode~10 (
// Equation(s):
// \control3|p3_opcode~10_combout  = (\control3|p3_alu_shif~0_combout  & ((\control3|p3_opcode~1_combout ) # ((\ir0|ir [14] & \ir0|ir [6]))))

	.dataa(\ir0|ir [14]),
	.datab(\control3|p3_alu_shif~0_combout ),
	.datac(\control3|p3_opcode~1_combout ),
	.datad(\ir0|ir [6]),
	.cin(gnd),
	.combout(\control3|p3_opcode~10_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_opcode~10 .lut_mask = 16'hC8C0;
defparam \control3|p3_opcode~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N15
dffeas \control3|p3_opcode[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p3_opcode~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p3_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p3_opcode[2] .is_wysiwyg = "true";
defparam \control3|p3_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneive_lcell_comb \control3|p3_opcode~8 (
// Equation(s):
// \control3|p3_opcode~8_combout  = (\control3|p3_opcode [0] & \control0|systemStopped~q )

	.dataa(gnd),
	.datab(\control3|p3_opcode [0]),
	.datac(gnd),
	.datad(\control0|systemStopped~q ),
	.cin(gnd),
	.combout(\control3|p3_opcode~8_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_opcode~8 .lut_mask = 16'hCC00;
defparam \control3|p3_opcode~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
cycloneive_lcell_comb \control3|p3_opcode~0 (
// Equation(s):
// \control3|p3_opcode~0_combout  = (\ir0|ir [15] & (!\control0|systemStopped~q  & (\ir0|ir [14] & \ir0|ir [4])))

	.dataa(\ir0|ir [15]),
	.datab(\control0|systemStopped~q ),
	.datac(\ir0|ir [14]),
	.datad(\ir0|ir [4]),
	.cin(gnd),
	.combout(\control3|p3_opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_opcode~0 .lut_mask = 16'h2000;
defparam \control3|p3_opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneive_lcell_comb \control3|p3_opcode~9 (
// Equation(s):
// \control3|p3_opcode~9_combout  = (!\control3|p3_memRead~0_combout  & ((\control3|p3_opcode~8_combout ) # ((\control3|p3_opcode~0_combout  & !\control0|Equal6~0_combout ))))

	.dataa(\control3|p3_opcode~8_combout ),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\control3|p3_opcode~0_combout ),
	.datad(\control0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\control3|p3_opcode~9_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_opcode~9 .lut_mask = 16'h2232;
defparam \control3|p3_opcode~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N25
dffeas \control3|p3_opcode[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p3_opcode~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p3_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p3_opcode[0] .is_wysiwyg = "true";
defparam \control3|p3_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cycloneive_lcell_comb \alu0|Add0~17 (
// Equation(s):
// \alu0|Add0~17_combout  = (\IR3|ir [0] & (!\control3|p3_opcode [2] & (!\control3|p3_opcode [0]))) # (!\IR3|ir [0] & (\control3|p3_ar_ir~q  $ (((!\control3|p3_opcode [2] & !\control3|p3_opcode [0])))))

	.dataa(\IR3|ir [0]),
	.datab(\control3|p3_opcode [2]),
	.datac(\control3|p3_opcode [0]),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\alu0|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~17 .lut_mask = 16'h5603;
defparam \alu0|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneive_lcell_comb \alu0|Add0~18 (
// Equation(s):
// \alu0|Add0~18_combout  = \alu0|Add0~17_combout  $ (((!\control3|p3_ar_ir~q  & (!\aluSourceAR_src[0]~31_combout  & !\aluSourceAR_src[0]~30_combout ))))

	.dataa(\control3|p3_ar_ir~q ),
	.datab(\aluSourceAR_src[0]~31_combout ),
	.datac(\aluSourceAR_src[0]~30_combout ),
	.datad(\alu0|Add0~17_combout ),
	.cin(gnd),
	.combout(\alu0|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~18 .lut_mask = 16'hFE01;
defparam \alu0|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
cycloneive_lcell_comb \alu0|Add0~20 (
// Equation(s):
// \alu0|Add0~20_cout  = CARRY(\control3|p3_opcode [0])

	.dataa(\control3|p3_opcode [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu0|Add0~20_cout ));
// synopsys translate_off
defparam \alu0|Add0~20 .lut_mask = 16'h00AA;
defparam \alu0|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
cycloneive_lcell_comb \alu0|Add0~21 (
// Equation(s):
// \alu0|Add0~21_combout  = (\aluSourceBR[0]~33_combout  & ((\alu0|Add0~18_combout  & (\alu0|Add0~20_cout  & VCC)) # (!\alu0|Add0~18_combout  & (!\alu0|Add0~20_cout )))) # (!\aluSourceBR[0]~33_combout  & ((\alu0|Add0~18_combout  & (!\alu0|Add0~20_cout )) # 
// (!\alu0|Add0~18_combout  & ((\alu0|Add0~20_cout ) # (GND)))))
// \alu0|Add0~22  = CARRY((\aluSourceBR[0]~33_combout  & (!\alu0|Add0~18_combout  & !\alu0|Add0~20_cout )) # (!\aluSourceBR[0]~33_combout  & ((!\alu0|Add0~20_cout ) # (!\alu0|Add0~18_combout ))))

	.dataa(\aluSourceBR[0]~33_combout ),
	.datab(\alu0|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~20_cout ),
	.combout(\alu0|Add0~21_combout ),
	.cout(\alu0|Add0~22 ));
// synopsys translate_off
defparam \alu0|Add0~21 .lut_mask = 16'h9617;
defparam \alu0|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneive_lcell_comb \ar_ir0|result[0]~11 (
// Equation(s):
// \ar_ir0|result[0]~11_combout  = (\control3|p3_ar_ir~q  & (((\IR3|ir [0])))) # (!\control3|p3_ar_ir~q  & ((\aluSourceAR_src[0]~31_combout ) # ((\aluSourceAR_src[0]~30_combout ))))

	.dataa(\control3|p3_ar_ir~q ),
	.datab(\aluSourceAR_src[0]~31_combout ),
	.datac(\aluSourceAR_src[0]~30_combout ),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\ar_ir0|result[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[0]~11 .lut_mask = 16'hFE54;
defparam \ar_ir0|result[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneive_lcell_comb \alu0|Mux10~0 (
// Equation(s):
// \alu0|Mux10~0_combout  = (\control3|p3_opcode [2] & ((\control3|p3_opcode [1]))) # (!\control3|p3_opcode [2] & (\control3|p3_opcode [0]))

	.dataa(\control3|p3_opcode [2]),
	.datab(\control3|p3_opcode [0]),
	.datac(gnd),
	.datad(\control3|p3_opcode [1]),
	.cin(gnd),
	.combout(\alu0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux10~0 .lut_mask = 16'hEE44;
defparam \alu0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneive_lcell_comb \alu0|Mux16~0 (
// Equation(s):
// \alu0|Mux16~0_combout  = (\alu0|Mux10~0_combout  & (!\control3|p3_opcode [2] & ((\aluSourceBR[0]~33_combout ) # (\ar_ir0|result[0]~11_combout )))) # (!\alu0|Mux10~0_combout  & ((\control3|p3_opcode [2]) # ((\aluSourceBR[0]~33_combout  & 
// \ar_ir0|result[0]~11_combout ))))

	.dataa(\alu0|Mux10~0_combout ),
	.datab(\control3|p3_opcode [2]),
	.datac(\aluSourceBR[0]~33_combout ),
	.datad(\ar_ir0|result[0]~11_combout ),
	.cin(gnd),
	.combout(\alu0|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux16~0 .lut_mask = 16'h7664;
defparam \alu0|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cycloneive_lcell_comb \alu0|Mux10~1 (
// Equation(s):
// \alu0|Mux10~1_combout  = (\control3|p3_opcode [2] & ((!\control3|p3_opcode [0]) # (!\control3|p3_opcode [1])))

	.dataa(gnd),
	.datab(\control3|p3_opcode [1]),
	.datac(\control3|p3_opcode [0]),
	.datad(\control3|p3_opcode [2]),
	.cin(gnd),
	.combout(\alu0|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux10~1 .lut_mask = 16'h3F00;
defparam \alu0|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneive_lcell_comb \alu0|Mux16~1 (
// Equation(s):
// \alu0|Mux16~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[0]~11_combout  $ (((\aluSourceBR[0]~33_combout  & \alu0|Mux16~0_combout ))))) # (!\alu0|Mux10~1_combout  & (((\alu0|Mux16~0_combout ))))

	.dataa(\aluSourceBR[0]~33_combout ),
	.datab(\ar_ir0|result[0]~11_combout ),
	.datac(\alu0|Mux16~0_combout ),
	.datad(\alu0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux16~1 .lut_mask = 16'h6CF0;
defparam \alu0|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cycloneive_lcell_comb \alu0|Mux10~2 (
// Equation(s):
// \alu0|Mux10~2_combout  = (!\control3|p3_opcode [1] & ((\control3|p3_opcode [0]) # (!\control3|p3_opcode [2])))

	.dataa(gnd),
	.datab(\control3|p3_opcode [1]),
	.datac(\control3|p3_opcode [0]),
	.datad(\control3|p3_opcode [2]),
	.cin(gnd),
	.combout(\alu0|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux10~2 .lut_mask = 16'h3033;
defparam \alu0|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneive_lcell_comb \dr0|register~31 (
// Equation(s):
// \dr0|register~31_combout  = (!\control3|p3_alu_shif~q  & ((\alu0|Mux10~2_combout  & (\alu0|Add0~21_combout )) # (!\alu0|Mux10~2_combout  & ((\alu0|Mux16~1_combout )))))

	.dataa(\alu0|Add0~21_combout ),
	.datab(\alu0|Mux16~1_combout ),
	.datac(\alu0|Mux10~2_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~31_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~31 .lut_mask = 16'h00AC;
defparam \dr0|register~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneive_lcell_comb \IR3|ir~11 (
// Equation(s):
// \IR3|ir~11_combout  = (\reset1~q  & (\ir0|ir [2] & !\HazardDetectionUnit0|pcWren~8_combout ))

	.dataa(\reset1~q ),
	.datab(\ir0|ir [2]),
	.datac(gnd),
	.datad(\HazardDetectionUnit0|pcWren~8_combout ),
	.cin(gnd),
	.combout(\IR3|ir~11_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~11 .lut_mask = 16'h0088;
defparam \IR3|ir~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N9
dffeas \IR3|ir[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[2] .is_wysiwyg = "true";
defparam \IR3|ir[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneive_lcell_comb \ForwardingUnit0|Equal2~0 (
// Equation(s):
// \ForwardingUnit0|Equal2~0_combout  = \ir0|ir [10] $ (((\control3|p5_regDstB_A~q  & (\IR3|ir [13])) # (!\control3|p5_regDstB_A~q  & ((\IR3|ir [10])))))

	.dataa(\ir0|ir [10]),
	.datab(\IR3|ir [13]),
	.datac(\IR3|ir [10]),
	.datad(\control3|p5_regDstB_A~q ),
	.cin(gnd),
	.combout(\ForwardingUnit0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardingUnit0|Equal2~0 .lut_mask = 16'h665A;
defparam \ForwardingUnit0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneive_lcell_comb \ForwardingUnit0|FwdB[1]~0 (
// Equation(s):
// \ForwardingUnit0|FwdB[1]~0_combout  = (\p3_RegRd[0]~1_combout  & (\ir0|ir [8] & (\ir0|ir [9] $ (!\p3_RegRd[1]~0_combout )))) # (!\p3_RegRd[0]~1_combout  & (!\ir0|ir [8] & (\ir0|ir [9] $ (!\p3_RegRd[1]~0_combout ))))

	.dataa(\p3_RegRd[0]~1_combout ),
	.datab(\ir0|ir [8]),
	.datac(\ir0|ir [9]),
	.datad(\p3_RegRd[1]~0_combout ),
	.cin(gnd),
	.combout(\ForwardingUnit0|FwdB[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardingUnit0|FwdB[1]~0 .lut_mask = 16'h9009;
defparam \ForwardingUnit0|FwdB[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneive_lcell_comb \ForwardingUnit0|FwdB[1]~1 (
// Equation(s):
// \ForwardingUnit0|FwdB[1]~1_combout  = (!\ForwardingUnit0|Equal2~0_combout  & (\control3|p5_regWren~q  & \ForwardingUnit0|FwdB[1]~0_combout ))

	.dataa(\ForwardingUnit0|Equal2~0_combout ),
	.datab(\control3|p5_regWren~q ),
	.datac(\ForwardingUnit0|FwdB[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ForwardingUnit0|FwdB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardingUnit0|FwdB[1]~1 .lut_mask = 16'h4040;
defparam \ForwardingUnit0|FwdB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneive_lcell_comb \ForwardingUnit0|Equal3~0 (
// Equation(s):
// \ForwardingUnit0|Equal3~0_combout  = \ir0|ir [8] $ (((\control4|p5_regDstB_A~q  & (\IR4|ir [11])) # (!\control4|p5_regDstB_A~q  & ((\IR4|ir [8])))))

	.dataa(\IR4|ir [11]),
	.datab(\ir0|ir [8]),
	.datac(\control4|p5_regDstB_A~q ),
	.datad(\IR4|ir [8]),
	.cin(gnd),
	.combout(\ForwardingUnit0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardingUnit0|Equal3~0 .lut_mask = 16'h636C;
defparam \ForwardingUnit0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneive_lcell_comb \ForwardingUnit0|Equal3~1 (
// Equation(s):
// \ForwardingUnit0|Equal3~1_combout  = \ir0|ir [9] $ (((\control4|p5_regDstB_A~q  & ((\IR4|ir [12]))) # (!\control4|p5_regDstB_A~q  & (\IR4|ir [9]))))

	.dataa(\control4|p5_regDstB_A~q ),
	.datab(\ir0|ir [9]),
	.datac(\IR4|ir [9]),
	.datad(\IR4|ir [12]),
	.cin(gnd),
	.combout(\ForwardingUnit0|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardingUnit0|Equal3~1 .lut_mask = 16'h369C;
defparam \ForwardingUnit0|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneive_lcell_comb \FWD_B3|register~0 (
// Equation(s):
// \FWD_B3|register~0_combout  = (!\ForwardingUnit0|Equal3~0_combout  & (!\ForwardingUnit0|Equal3~1_combout  & (\ir0|ir [10] $ (!\p4_RegRd[2]~0_combout ))))

	.dataa(\ForwardingUnit0|Equal3~0_combout ),
	.datab(\ForwardingUnit0|Equal3~1_combout ),
	.datac(\ir0|ir [10]),
	.datad(\p4_RegRd[2]~0_combout ),
	.cin(gnd),
	.combout(\FWD_B3|register~0_combout ),
	.cout());
// synopsys translate_off
defparam \FWD_B3|register~0 .lut_mask = 16'h1001;
defparam \FWD_B3|register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneive_lcell_comb \FWD_B3|register~1 (
// Equation(s):
// \FWD_B3|register~1_combout  = (!\ForwardingUnit0|FwdB[1]~1_combout  & (\control4|p5_regWren~q  & (\FWD_B3|register~0_combout  & !\control3|p3_memRead~0_combout )))

	.dataa(\ForwardingUnit0|FwdB[1]~1_combout ),
	.datab(\control4|p5_regWren~q ),
	.datac(\FWD_B3|register~0_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\FWD_B3|register~1_combout ),
	.cout());
// synopsys translate_off
defparam \FWD_B3|register~1 .lut_mask = 16'h0040;
defparam \FWD_B3|register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N19
dffeas \FWD_B3|register[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FWD_B3|register~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FWD_B3|register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FWD_B3|register[0] .is_wysiwyg = "true";
defparam \FWD_B3|register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneive_lcell_comb \IR3|ir~10 (
// Equation(s):
// \IR3|ir~10_combout  = (\reset1~q  & (\ir0|ir [3] & !\HazardDetectionUnit0|pcWren~8_combout ))

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\ir0|ir [3]),
	.datad(\HazardDetectionUnit0|pcWren~8_combout ),
	.cin(gnd),
	.combout(\IR3|ir~10_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~10 .lut_mask = 16'h00A0;
defparam \IR3|ir~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N23
dffeas \IR3|ir[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[3] .is_wysiwyg = "true";
defparam \IR3|ir[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneive_lcell_comb \shifter0|Mux26~0 (
// Equation(s):
// \shifter0|Mux26~0_combout  = (\control3|p3_opcode [0] & (\IR3|ir [3] & \control3|p3_opcode [1]))

	.dataa(gnd),
	.datab(\control3|p3_opcode [0]),
	.datac(\IR3|ir [3]),
	.datad(\control3|p3_opcode [1]),
	.cin(gnd),
	.combout(\shifter0|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux26~0 .lut_mask = 16'hC000;
defparam \shifter0|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneive_lcell_comb \IR3|ir~12 (
// Equation(s):
// \IR3|ir~12_combout  = (\reset1~q  & (!\HazardDetectionUnit0|pcWren~8_combout  & \ir0|ir [1]))

	.dataa(\reset1~q ),
	.datab(\HazardDetectionUnit0|pcWren~8_combout ),
	.datac(gnd),
	.datad(\ir0|ir [1]),
	.cin(gnd),
	.combout(\IR3|ir~12_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~12 .lut_mask = 16'h2200;
defparam \IR3|ir~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N21
dffeas \IR3|ir[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[1] .is_wysiwyg = "true";
defparam \IR3|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneive_lcell_comb \shifter0|ShiftLeft0~16 (
// Equation(s):
// \shifter0|ShiftLeft0~16_combout  = (\IR3|ir [1] & ((\IR3|ir [0] & (\aluSourceBR[0]~33_combout )) # (!\IR3|ir [0] & ((\aluSourceBR[1]~30_combout )))))

	.dataa(\aluSourceBR[0]~33_combout ),
	.datab(\IR3|ir [1]),
	.datac(\aluSourceBR[1]~30_combout ),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~16 .lut_mask = 16'h88C0;
defparam \shifter0|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneive_lcell_comb \FWD_B3|register~2 (
// Equation(s):
// \FWD_B3|register~2_combout  = (!\HazardDetectionUnit0|pcWren~8_combout  & (\reset1~q  & \ForwardingUnit0|FwdB[1]~1_combout ))

	.dataa(gnd),
	.datab(\HazardDetectionUnit0|pcWren~8_combout ),
	.datac(\reset1~q ),
	.datad(\ForwardingUnit0|FwdB[1]~1_combout ),
	.cin(gnd),
	.combout(\FWD_B3|register~2_combout ),
	.cout());
// synopsys translate_off
defparam \FWD_B3|register~2 .lut_mask = 16'h3000;
defparam \FWD_B3|register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \FWD_B3|register[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FWD_B3|register~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FWD_B3|register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FWD_B3|register[1] .is_wysiwyg = "true";
defparam \FWD_B3|register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
cycloneive_lcell_comb \control3|p3_opcode~4 (
// Equation(s):
// \control3|p3_opcode~4_combout  = (!\ir0|ir [14] & ((\ir0|ir [13]) # (\ir0|ir [12])))

	.dataa(gnd),
	.datab(\ir0|ir [13]),
	.datac(\ir0|ir [14]),
	.datad(\ir0|ir [12]),
	.cin(gnd),
	.combout(\control3|p3_opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_opcode~4 .lut_mask = 16'h0F0C;
defparam \control3|p3_opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneive_lcell_comb \control3|p3_opcode~5 (
// Equation(s):
// \control3|p3_opcode~5_combout  = (\control3|p3_opcode~4_combout ) # ((!\control0|Equal6~0_combout  & (\ir0|ir [14] & \ir0|ir [7])))

	.dataa(\control0|Equal6~0_combout ),
	.datab(\control3|p3_opcode~4_combout ),
	.datac(\ir0|ir [14]),
	.datad(\ir0|ir [7]),
	.cin(gnd),
	.combout(\control3|p3_opcode~5_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_opcode~5 .lut_mask = 16'hDCCC;
defparam \control3|p3_opcode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneive_lcell_comb \control3|p3_opcode~6 (
// Equation(s):
// \control3|p3_opcode~6_combout  = (\control0|systemStopped~q  & (((\control3|p3_opcode [3])))) # (!\control0|systemStopped~q  & (\control3|p3_opcode~5_combout  & ((\ir0|ir [15]))))

	.dataa(\control0|systemStopped~q ),
	.datab(\control3|p3_opcode~5_combout ),
	.datac(\control3|p3_opcode [3]),
	.datad(\ir0|ir [15]),
	.cin(gnd),
	.combout(\control3|p3_opcode~6_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_opcode~6 .lut_mask = 16'hE4A0;
defparam \control3|p3_opcode~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cycloneive_lcell_comb \control3|p3_opcode~7 (
// Equation(s):
// \control3|p3_opcode~7_combout  = (\reset1~q  & (!\HazardDetectionUnit0|pcWren~8_combout  & \control3|p3_opcode~6_combout ))

	.dataa(\reset1~q ),
	.datab(\HazardDetectionUnit0|pcWren~8_combout ),
	.datac(gnd),
	.datad(\control3|p3_opcode~6_combout ),
	.cin(gnd),
	.combout(\control3|p3_opcode~7_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_opcode~7 .lut_mask = 16'h2200;
defparam \control3|p3_opcode~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N5
dffeas \control3|p3_opcode[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p3_opcode~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p3_opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p3_opcode[3] .is_wysiwyg = "true";
defparam \control3|p3_opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N6
cycloneive_lcell_comb \shifter0|Mux18~0 (
// Equation(s):
// \shifter0|Mux18~0_combout  = (!\control3|p3_opcode [2] & \control3|p3_opcode [3])

	.dataa(\control3|p3_opcode [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\control3|p3_opcode [3]),
	.cin(gnd),
	.combout(\shifter0|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux18~0 .lut_mask = 16'h5500;
defparam \shifter0|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneive_lcell_comb \control4|p4_data_input~0 (
// Equation(s):
// \control4|p4_data_input~0_combout  = (\control3|p4_data_input~q  & \reset1~q )

	.dataa(\control3|p4_data_input~q ),
	.datab(gnd),
	.datac(\reset1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control4|p4_data_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \control4|p4_data_input~0 .lut_mask = 16'hA0A0;
defparam \control4|p4_data_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N25
dffeas \control4|p4_data_input (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control4|p4_data_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control4|p4_data_input~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control4|p4_data_input .is_wysiwyg = "true";
defparam \control4|p4_data_input .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N14
cycloneive_lcell_comb \AR4|register~7 (
// Equation(s):
// \AR4|register~7_combout  = (\reset1~q  & ((\aluSourceAR_src[8]~14_combout ) # ((\dr_mdr0|result[8]~7_combout  & \FWD_A3|register [0]))))

	.dataa(\aluSourceAR_src[8]~14_combout ),
	.datab(\dr_mdr0|result[8]~7_combout ),
	.datac(\reset1~q ),
	.datad(\FWD_A3|register [0]),
	.cin(gnd),
	.combout(\AR4|register~7_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~7 .lut_mask = 16'hE0A0;
defparam \AR4|register~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N15
dffeas \AR4|register[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[8] .is_wysiwyg = "true";
defparam \AR4|register[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N29
cycloneive_io_ibuf \in[4]~input (
	.i(in[4]),
	.ibar(gnd),
	.o(\in[4]~input_o ));
// synopsys translate_off
defparam \in[4]~input .bus_hold = "false";
defparam \in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \registerFile0|r[5][4] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][4] .is_wysiwyg = "true";
defparam \registerFile0|r[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N15
dffeas \registerFile0|r[7][4] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][4] .is_wysiwyg = "true";
defparam \registerFile0|r[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N23
dffeas \registerFile0|r[4][4] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][4] .is_wysiwyg = "true";
defparam \registerFile0|r[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cycloneive_lcell_comb \ar0|register~55 (
// Equation(s):
// \ar0|register~55_combout  = (\ir0|ir [12] & ((\registerFile0|r[6][4]~q ) # ((\ir0|ir [11])))) # (!\ir0|ir [12] & (((\registerFile0|r[4][4]~q  & !\ir0|ir [11]))))

	.dataa(\ir0|ir [12]),
	.datab(\registerFile0|r[6][4]~q ),
	.datac(\registerFile0|r[4][4]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~55_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~55 .lut_mask = 16'hAAD8;
defparam \ar0|register~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneive_lcell_comb \ar0|register~56 (
// Equation(s):
// \ar0|register~56_combout  = (\ir0|ir [11] & ((\ar0|register~55_combout  & ((\registerFile0|r[7][4]~q ))) # (!\ar0|register~55_combout  & (\registerFile0|r[5][4]~q )))) # (!\ir0|ir [11] & (((\ar0|register~55_combout ))))

	.dataa(\ir0|ir [11]),
	.datab(\registerFile0|r[5][4]~q ),
	.datac(\registerFile0|r[7][4]~q ),
	.datad(\ar0|register~55_combout ),
	.cin(gnd),
	.combout(\ar0|register~56_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~56 .lut_mask = 16'hF588;
defparam \ar0|register~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \registerFile0|r[1][4] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][4] .is_wysiwyg = "true";
defparam \registerFile0|r[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N27
dffeas \registerFile0|r[0][4] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][4] .is_wysiwyg = "true";
defparam \registerFile0|r[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneive_lcell_comb \ar0|register~57 (
// Equation(s):
// \ar0|register~57_combout  = (\ir0|ir [12] & (((\ir0|ir [11])))) # (!\ir0|ir [12] & ((\ir0|ir [11] & (\registerFile0|r[1][4]~q )) # (!\ir0|ir [11] & ((\registerFile0|r[0][4]~q )))))

	.dataa(\ir0|ir [12]),
	.datab(\registerFile0|r[1][4]~q ),
	.datac(\registerFile0|r[0][4]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~57_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~57 .lut_mask = 16'hEE50;
defparam \ar0|register~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N17
dffeas \registerFile0|r[2][4] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][4] .is_wysiwyg = "true";
defparam \registerFile0|r[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N19
dffeas \registerFile0|r[3][4] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][4] .is_wysiwyg = "true";
defparam \registerFile0|r[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cycloneive_lcell_comb \ar0|register~58 (
// Equation(s):
// \ar0|register~58_combout  = (\ir0|ir [12] & ((\ar0|register~57_combout  & ((\registerFile0|r[3][4]~q ))) # (!\ar0|register~57_combout  & (\registerFile0|r[2][4]~q )))) # (!\ir0|ir [12] & (\ar0|register~57_combout ))

	.dataa(\ir0|ir [12]),
	.datab(\ar0|register~57_combout ),
	.datac(\registerFile0|r[2][4]~q ),
	.datad(\registerFile0|r[3][4]~q ),
	.cin(gnd),
	.combout(\ar0|register~58_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~58 .lut_mask = 16'hEC64;
defparam \ar0|register~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneive_lcell_comb \ar0|register~59 (
// Equation(s):
// \ar0|register~59_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & (\ar0|register~56_combout )) # (!\ir0|ir [13] & ((\ar0|register~58_combout )))))

	.dataa(\ar0|register~56_combout ),
	.datab(\ar0|register~58_combout ),
	.datac(\ir0|ir [13]),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\ar0|register~59_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~59 .lut_mask = 16'h00AC;
defparam \ar0|register~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N31
dffeas \ar0|register[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[4] .is_wysiwyg = "true";
defparam \ar0|register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cycloneive_lcell_comb \aluSourceAR_src[4]~22 (
// Equation(s):
// \aluSourceAR_src[4]~22_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & ((\dr0|register [4]))) # (!\FWD_A3|register [1] & (\ar0|register [4]))))

	.dataa(\FWD_A3|register [0]),
	.datab(\FWD_A3|register [1]),
	.datac(\ar0|register [4]),
	.datad(\dr0|register [4]),
	.cin(gnd),
	.combout(\aluSourceAR_src[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[4]~22 .lut_mask = 16'h5410;
defparam \aluSourceAR_src[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cycloneive_lcell_comb \DR5|register~11 (
// Equation(s):
// \DR5|register~11_combout  = (\reset1~q  & \dr0|register [4])

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dr0|register [4]),
	.cin(gnd),
	.combout(\DR5|register~11_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~11 .lut_mask = 16'hAA00;
defparam \DR5|register~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N19
dffeas \DR5|register[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[4] .is_wysiwyg = "true";
defparam \DR5|register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cycloneive_lcell_comb \dr_mdr0|result[4]~11 (
// Equation(s):
// \dr_mdr0|result[4]~11_combout  = (\control5|p5_dr_mdr~q  & (\mdr0|register [4])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [4])))

	.dataa(\mdr0|register [4]),
	.datab(gnd),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\DR5|register [4]),
	.cin(gnd),
	.combout(\dr_mdr0|result[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[4]~11 .lut_mask = 16'hAFA0;
defparam \dr_mdr0|result[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cycloneive_lcell_comb \AR4|register~11 (
// Equation(s):
// \AR4|register~11_combout  = (\reset1~q  & ((\aluSourceAR_src[4]~22_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[4]~11_combout ))))

	.dataa(\FWD_A3|register [0]),
	.datab(\aluSourceAR_src[4]~22_combout ),
	.datac(\reset1~q ),
	.datad(\dr_mdr0|result[4]~11_combout ),
	.cin(gnd),
	.combout(\AR4|register~11_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~11 .lut_mask = 16'hE0C0;
defparam \AR4|register~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N5
dffeas \AR4|register[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[4] .is_wysiwyg = "true";
defparam \AR4|register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneive_lcell_comb \control0|always1~0 (
// Equation(s):
// \control0|always1~0_combout  = (!\control3|p3_opcode [0] & !\control3|p3_opcode [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control3|p3_opcode [0]),
	.datad(\control3|p3_opcode [2]),
	.cin(gnd),
	.combout(\control0|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|always1~0 .lut_mask = 16'h000F;
defparam \control0|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneive_lcell_comb \DR5|register~10 (
// Equation(s):
// \DR5|register~10_combout  = (\reset1~q  & \dr0|register [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset1~q ),
	.datad(\dr0|register [5]),
	.cin(gnd),
	.combout(\DR5|register~10_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~10 .lut_mask = 16'hF000;
defparam \DR5|register~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N13
dffeas \DR5|register[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[5] .is_wysiwyg = "true";
defparam \DR5|register[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N22
cycloneive_io_ibuf \in[5]~input (
	.i(in[5]),
	.ibar(gnd),
	.o(\in[5]~input_o ));
// synopsys translate_off
defparam \in[5]~input .bus_hold = "false";
defparam \in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneive_lcell_comb \IR3|ir~7 (
// Equation(s):
// \IR3|ir~7_combout  = ((\ir0|ir [6]) # (\HazardDetectionUnit0|pcWren~8_combout )) # (!\reset1~q )

	.dataa(\reset1~q ),
	.datab(\ir0|ir [6]),
	.datac(gnd),
	.datad(\HazardDetectionUnit0|pcWren~8_combout ),
	.cin(gnd),
	.combout(\IR3|ir~7_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~7 .lut_mask = 16'hFFDD;
defparam \IR3|ir~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N27
dffeas \IR3|ir[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[6] .is_wysiwyg = "true";
defparam \IR3|ir[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneive_lcell_comb \DR5|register~9 (
// Equation(s):
// \DR5|register~9_combout  = (\dr0|register [6] & \reset1~q )

	.dataa(\dr0|register [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\DR5|register~9_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~9 .lut_mask = 16'hAA00;
defparam \DR5|register~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N29
dffeas \DR5|register[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[6] .is_wysiwyg = "true";
defparam \DR5|register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneive_lcell_comb \registerFile0|r~29 (
// Equation(s):
// \registerFile0|r~29_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & (\mdr0|register [6])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [6])))))

	.dataa(\reset1~q ),
	.datab(\mdr0|register [6]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\DR5|register [6]),
	.cin(gnd),
	.combout(\registerFile0|r~29_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~29 .lut_mask = 16'h8A80;
defparam \registerFile0|r~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N15
dffeas \registerFile0|r[3][6] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][6] .is_wysiwyg = "true";
defparam \registerFile0|r[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N1
dffeas \registerFile0|r[2][6] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][6] .is_wysiwyg = "true";
defparam \registerFile0|r[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N5
dffeas \registerFile0|r[1][6] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][6] .is_wysiwyg = "true";
defparam \registerFile0|r[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N3
dffeas \registerFile0|r[0][6] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][6] .is_wysiwyg = "true";
defparam \registerFile0|r[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cycloneive_lcell_comb \ar0|register~47 (
// Equation(s):
// \ar0|register~47_combout  = (\ir0|ir [12] & (((\ir0|ir [11])))) # (!\ir0|ir [12] & ((\ir0|ir [11] & (\registerFile0|r[1][6]~q )) # (!\ir0|ir [11] & ((\registerFile0|r[0][6]~q )))))

	.dataa(\ir0|ir [12]),
	.datab(\registerFile0|r[1][6]~q ),
	.datac(\registerFile0|r[0][6]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~47_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~47 .lut_mask = 16'hEE50;
defparam \ar0|register~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cycloneive_lcell_comb \ar0|register~48 (
// Equation(s):
// \ar0|register~48_combout  = (\ir0|ir [12] & ((\ar0|register~47_combout  & (\registerFile0|r[3][6]~q )) # (!\ar0|register~47_combout  & ((\registerFile0|r[2][6]~q ))))) # (!\ir0|ir [12] & (((\ar0|register~47_combout ))))

	.dataa(\ir0|ir [12]),
	.datab(\registerFile0|r[3][6]~q ),
	.datac(\registerFile0|r[2][6]~q ),
	.datad(\ar0|register~47_combout ),
	.cin(gnd),
	.combout(\ar0|register~48_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~48 .lut_mask = 16'hDDA0;
defparam \ar0|register~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N3
dffeas \registerFile0|r[4][6] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][6] .is_wysiwyg = "true";
defparam \registerFile0|r[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N27
dffeas \registerFile0|r[6][6] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][6] .is_wysiwyg = "true";
defparam \registerFile0|r[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cycloneive_lcell_comb \ar0|register~45 (
// Equation(s):
// \ar0|register~45_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][6]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][6]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][6]~q ),
	.datad(\registerFile0|r[6][6]~q ),
	.cin(gnd),
	.combout(\ar0|register~45_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~45 .lut_mask = 16'hBA98;
defparam \ar0|register~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N7
dffeas \registerFile0|r[7][6] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][6] .is_wysiwyg = "true";
defparam \registerFile0|r[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N13
dffeas \registerFile0|r[5][6] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][6] .is_wysiwyg = "true";
defparam \registerFile0|r[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneive_lcell_comb \ar0|register~46 (
// Equation(s):
// \ar0|register~46_combout  = (\ir0|ir [11] & ((\ar0|register~45_combout  & (\registerFile0|r[7][6]~q )) # (!\ar0|register~45_combout  & ((\registerFile0|r[5][6]~q ))))) # (!\ir0|ir [11] & (\ar0|register~45_combout ))

	.dataa(\ir0|ir [11]),
	.datab(\ar0|register~45_combout ),
	.datac(\registerFile0|r[7][6]~q ),
	.datad(\registerFile0|r[5][6]~q ),
	.cin(gnd),
	.combout(\ar0|register~46_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~46 .lut_mask = 16'hE6C4;
defparam \ar0|register~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneive_lcell_comb \ar0|register~49 (
// Equation(s):
// \ar0|register~49_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & ((\ar0|register~46_combout ))) # (!\ir0|ir [13] & (\ar0|register~48_combout ))))

	.dataa(\ar0|register~48_combout ),
	.datab(\ar0|register~46_combout ),
	.datac(\ir0|ir [13]),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\ar0|register~49_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~49 .lut_mask = 16'h00CA;
defparam \ar0|register~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N25
dffeas \ar0|register[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[6] .is_wysiwyg = "true";
defparam \ar0|register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneive_lcell_comb \aluSourceAR_src[6]~18 (
// Equation(s):
// \aluSourceAR_src[6]~18_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & (\dr0|register [6])) # (!\FWD_A3|register [1] & ((\ar0|register [6])))))

	.dataa(\dr0|register [6]),
	.datab(\ar0|register [6]),
	.datac(\FWD_A3|register [0]),
	.datad(\FWD_A3|register [1]),
	.cin(gnd),
	.combout(\aluSourceAR_src[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[6]~18 .lut_mask = 16'h0A0C;
defparam \aluSourceAR_src[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneive_lcell_comb \AR4|register~9 (
// Equation(s):
// \AR4|register~9_combout  = (\reset1~q  & ((\aluSourceAR_src[6]~18_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[6]~9_combout ))))

	.dataa(\FWD_A3|register [0]),
	.datab(\aluSourceAR_src[6]~18_combout ),
	.datac(\dr_mdr0|result[6]~9_combout ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\AR4|register~9_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~9 .lut_mask = 16'hEC00;
defparam \AR4|register~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N7
dffeas \AR4|register[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[6] .is_wysiwyg = "true";
defparam \AR4|register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneive_lcell_comb \DR5|register~8 (
// Equation(s):
// \DR5|register~8_combout  = (\reset1~q  & \dr0|register [7])

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dr0|register [7]),
	.cin(gnd),
	.combout(\DR5|register~8_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~8 .lut_mask = 16'hAA00;
defparam \DR5|register~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N5
dffeas \DR5|register[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[7] .is_wysiwyg = "true";
defparam \DR5|register[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N15
cycloneive_io_ibuf \in[7]~input (
	.i(in[7]),
	.ibar(gnd),
	.o(\in[7]~input_o ));
// synopsys translate_off
defparam \in[7]~input .bus_hold = "false";
defparam \in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y43_N29
cycloneive_io_ibuf \in[9]~input (
	.i(in[9]),
	.ibar(gnd),
	.o(\in[9]~input_o ));
// synopsys translate_off
defparam \in[9]~input .bus_hold = "false";
defparam \in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N0
cycloneive_lcell_comb \shifter0|ShiftLeft0~12 (
// Equation(s):
// \shifter0|ShiftLeft0~12_combout  = (!\IR3|ir [1] & \IR3|ir [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR3|ir [1]),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~12 .lut_mask = 16'h0F00;
defparam \shifter0|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N26
cycloneive_lcell_comb \shifter0|ShiftLeft1~7 (
// Equation(s):
// \shifter0|ShiftLeft1~7_combout  = (!\IR3|ir [1] & !\IR3|ir [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR3|ir [1]),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~7 .lut_mask = 16'h000F;
defparam \shifter0|ShiftLeft1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N6
cycloneive_lcell_comb \shifter0|ShiftLeft0~10 (
// Equation(s):
// \shifter0|ShiftLeft0~10_combout  = (\IR3|ir [1] & !\IR3|ir [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR3|ir [1]),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~10 .lut_mask = 16'h00F0;
defparam \shifter0|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cycloneive_lcell_comb \shifter0|ShiftLeft0~34 (
// Equation(s):
// \shifter0|ShiftLeft0~34_combout  = (\aluSourceBR[2]~28_combout  & (!\shifter0|ShiftLeft1~7_combout  & ((!\shifter0|ShiftLeft0~10_combout ) # (!\aluSourceBR[0]~33_combout )))) # (!\aluSourceBR[2]~28_combout  & (((!\shifter0|ShiftLeft0~10_combout ) # 
// (!\aluSourceBR[0]~33_combout ))))

	.dataa(\aluSourceBR[2]~28_combout ),
	.datab(\shifter0|ShiftLeft1~7_combout ),
	.datac(\aluSourceBR[0]~33_combout ),
	.datad(\shifter0|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~34 .lut_mask = 16'h0777;
defparam \shifter0|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cycloneive_lcell_comb \shifter0|ShiftLeft1~33 (
// Equation(s):
// \shifter0|ShiftLeft1~33_combout  = (!\IR3|ir [2] & (((\aluSourceBR[1]~30_combout  & \shifter0|ShiftLeft0~12_combout )) # (!\shifter0|ShiftLeft0~34_combout )))

	.dataa(\aluSourceBR[1]~30_combout ),
	.datab(\shifter0|ShiftLeft0~12_combout ),
	.datac(\IR3|ir [2]),
	.datad(\shifter0|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~33 .lut_mask = 16'h080F;
defparam \shifter0|ShiftLeft1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cycloneive_lcell_comb \shifter0|Mux19~4 (
// Equation(s):
// \shifter0|Mux19~4_combout  = (\control3|p3_opcode [0] & ((\shifter0|ShiftLeft0~36_combout ) # ((\control3|p3_opcode [1])))) # (!\control3|p3_opcode [0] & (((\shifter0|ShiftLeft1~33_combout  & !\control3|p3_opcode [1]))))

	.dataa(\shifter0|ShiftLeft0~36_combout ),
	.datab(\shifter0|ShiftLeft1~33_combout ),
	.datac(\control3|p3_opcode [0]),
	.datad(\control3|p3_opcode [1]),
	.cin(gnd),
	.combout(\shifter0|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux19~4 .lut_mask = 16'hF0AC;
defparam \shifter0|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N16
cycloneive_lcell_comb \shifter0|ShiftLeft1~6 (
// Equation(s):
// \shifter0|ShiftLeft1~6_combout  = (\IR3|ir [1] & \IR3|ir [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR3|ir [1]),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~6 .lut_mask = 16'hF000;
defparam \shifter0|ShiftLeft1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N19
dffeas \registerFile0|r[3][8] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile0|r~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][8] .is_wysiwyg = "true";
defparam \registerFile0|r[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N5
dffeas \registerFile0|r[2][8] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][8] .is_wysiwyg = "true";
defparam \registerFile0|r[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \registerFile0|r[1][8] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][8] .is_wysiwyg = "true";
defparam \registerFile0|r[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N15
dffeas \registerFile0|r[0][8] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][8] .is_wysiwyg = "true";
defparam \registerFile0|r[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneive_lcell_comb \br0|register~37 (
// Equation(s):
// \br0|register~37_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][8]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][8]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][8]~q ),
	.datad(\registerFile0|r[0][8]~q ),
	.cin(gnd),
	.combout(\br0|register~37_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~37 .lut_mask = 16'hD9C8;
defparam \br0|register~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \br0|register~38 (
// Equation(s):
// \br0|register~38_combout  = (\ir0|ir [9] & ((\br0|register~37_combout  & (\registerFile0|r[3][8]~q )) # (!\br0|register~37_combout  & ((\registerFile0|r[2][8]~q ))))) # (!\ir0|ir [9] & (((\br0|register~37_combout ))))

	.dataa(\registerFile0|r[3][8]~q ),
	.datab(\ir0|ir [9]),
	.datac(\registerFile0|r[2][8]~q ),
	.datad(\br0|register~37_combout ),
	.cin(gnd),
	.combout(\br0|register~38_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~38 .lut_mask = 16'hBBC0;
defparam \br0|register~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N31
dffeas \registerFile0|r[7][8] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][8] .is_wysiwyg = "true";
defparam \registerFile0|r[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \registerFile0|r[6][8] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][8] .is_wysiwyg = "true";
defparam \registerFile0|r[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N31
dffeas \registerFile0|r[4][8] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][8] .is_wysiwyg = "true";
defparam \registerFile0|r[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \br0|register~35 (
// Equation(s):
// \br0|register~35_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][8]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][8]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][8]~q ),
	.datad(\registerFile0|r[4][8]~q ),
	.cin(gnd),
	.combout(\br0|register~35_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~35 .lut_mask = 16'hB9A8;
defparam \br0|register~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cycloneive_lcell_comb \br0|register~36 (
// Equation(s):
// \br0|register~36_combout  = (\br0|register~35_combout  & ((\registerFile0|r[7][8]~q ) # ((!\ir0|ir [8])))) # (!\br0|register~35_combout  & (((\registerFile0|r[5][8]~q  & \ir0|ir [8]))))

	.dataa(\registerFile0|r[7][8]~q ),
	.datab(\br0|register~35_combout ),
	.datac(\registerFile0|r[5][8]~q ),
	.datad(\ir0|ir [8]),
	.cin(gnd),
	.combout(\br0|register~36_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~36 .lut_mask = 16'hB8CC;
defparam \br0|register~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneive_lcell_comb \br0|register~39 (
// Equation(s):
// \br0|register~39_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & ((\br0|register~36_combout ))) # (!\ir0|ir [10] & (\br0|register~38_combout ))))

	.dataa(\ir0|ir [10]),
	.datab(\br0|register~38_combout ),
	.datac(\br0|register~36_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\br0|register~39_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~39 .lut_mask = 16'h00E4;
defparam \br0|register~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N3
dffeas \br0|register[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[8] .is_wysiwyg = "true";
defparam \br0|register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cycloneive_lcell_comb \aluSourceBR[8]~15 (
// Equation(s):
// \aluSourceBR[8]~15_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & ((\dr0|register [8]))) # (!\FWD_B3|register [1] & (\br0|register [8]))))

	.dataa(\FWD_B3|register [0]),
	.datab(\FWD_B3|register [1]),
	.datac(\br0|register [8]),
	.datad(\dr0|register [8]),
	.cin(gnd),
	.combout(\aluSourceBR[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[8]~15 .lut_mask = 16'h5410;
defparam \aluSourceBR[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cycloneive_lcell_comb \shifter0|ShiftLeft0~27 (
// Equation(s):
// \shifter0|ShiftLeft0~27_combout  = (\shifter0|ShiftLeft0~10_combout  & ((\aluSourceBR[8]~15_combout ) # ((\FWD_B3|register [0] & \dr_mdr0|result[8]~7_combout ))))

	.dataa(\FWD_B3|register [0]),
	.datab(\shifter0|ShiftLeft0~10_combout ),
	.datac(\dr_mdr0|result[8]~7_combout ),
	.datad(\aluSourceBR[8]~15_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~27 .lut_mask = 16'hCC80;
defparam \shifter0|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneive_lcell_comb \DR5|register~5 (
// Equation(s):
// \DR5|register~5_combout  = (\dr0|register [10] & \reset1~q )

	.dataa(\dr0|register [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\DR5|register~5_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~5 .lut_mask = 16'hAA00;
defparam \DR5|register~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N25
dffeas \DR5|register[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[10] .is_wysiwyg = "true";
defparam \DR5|register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneive_lcell_comb \dr_mdr0|result[10]~5 (
// Equation(s):
// \dr_mdr0|result[10]~5_combout  = (\control5|p5_dr_mdr~q  & ((\mdr0|register [10]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [10]))

	.dataa(\control5|p5_dr_mdr~q ),
	.datab(\DR5|register [10]),
	.datac(gnd),
	.datad(\mdr0|register [10]),
	.cin(gnd),
	.combout(\dr_mdr0|result[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[10]~5 .lut_mask = 16'hEE44;
defparam \dr_mdr0|result[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N21
dffeas \registerFile0|r[5][10] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][10] .is_wysiwyg = "true";
defparam \registerFile0|r[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N27
dffeas \registerFile0|r[4][10] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][10] .is_wysiwyg = "true";
defparam \registerFile0|r[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N9
dffeas \registerFile0|r[6][10] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][10] .is_wysiwyg = "true";
defparam \registerFile0|r[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cycloneive_lcell_comb \ar0|register~25 (
// Equation(s):
// \ar0|register~25_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][10]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][10]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][10]~q ),
	.datad(\registerFile0|r[6][10]~q ),
	.cin(gnd),
	.combout(\ar0|register~25_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~25 .lut_mask = 16'hBA98;
defparam \ar0|register~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N22
cycloneive_lcell_comb \ar0|register~26 (
// Equation(s):
// \ar0|register~26_combout  = (\ir0|ir [11] & ((\ar0|register~25_combout  & ((\registerFile0|r[7][10]~q ))) # (!\ar0|register~25_combout  & (\registerFile0|r[5][10]~q )))) # (!\ir0|ir [11] & (((\ar0|register~25_combout ))))

	.dataa(\ir0|ir [11]),
	.datab(\registerFile0|r[5][10]~q ),
	.datac(\registerFile0|r[7][10]~q ),
	.datad(\ar0|register~25_combout ),
	.cin(gnd),
	.combout(\ar0|register~26_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~26 .lut_mask = 16'hF588;
defparam \ar0|register~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N27
dffeas \registerFile0|r[0][10] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][10] .is_wysiwyg = "true";
defparam \registerFile0|r[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N5
dffeas \registerFile0|r[1][10] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][10] .is_wysiwyg = "true";
defparam \registerFile0|r[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N26
cycloneive_lcell_comb \ar0|register~27 (
// Equation(s):
// \ar0|register~27_combout  = (\ir0|ir [12] & (\ir0|ir [11])) # (!\ir0|ir [12] & ((\ir0|ir [11] & ((\registerFile0|r[1][10]~q ))) # (!\ir0|ir [11] & (\registerFile0|r[0][10]~q ))))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[0][10]~q ),
	.datad(\registerFile0|r[1][10]~q ),
	.cin(gnd),
	.combout(\ar0|register~27_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~27 .lut_mask = 16'hDC98;
defparam \ar0|register~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N25
dffeas \registerFile0|r[2][10] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][10] .is_wysiwyg = "true";
defparam \registerFile0|r[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N19
dffeas \registerFile0|r[3][10] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][10] .is_wysiwyg = "true";
defparam \registerFile0|r[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cycloneive_lcell_comb \ar0|register~28 (
// Equation(s):
// \ar0|register~28_combout  = (\ir0|ir [12] & ((\ar0|register~27_combout  & ((\registerFile0|r[3][10]~q ))) # (!\ar0|register~27_combout  & (\registerFile0|r[2][10]~q )))) # (!\ir0|ir [12] & (\ar0|register~27_combout ))

	.dataa(\ir0|ir [12]),
	.datab(\ar0|register~27_combout ),
	.datac(\registerFile0|r[2][10]~q ),
	.datad(\registerFile0|r[3][10]~q ),
	.cin(gnd),
	.combout(\ar0|register~28_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~28 .lut_mask = 16'hEC64;
defparam \ar0|register~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N26
cycloneive_lcell_comb \ar0|register~29 (
// Equation(s):
// \ar0|register~29_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & (\ar0|register~26_combout )) # (!\ir0|ir [13] & ((\ar0|register~28_combout )))))

	.dataa(\ir0|ir [13]),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ar0|register~26_combout ),
	.datad(\ar0|register~28_combout ),
	.cin(gnd),
	.combout(\ar0|register~29_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~29 .lut_mask = 16'h3120;
defparam \ar0|register~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N27
dffeas \ar0|register[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[10] .is_wysiwyg = "true";
defparam \ar0|register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneive_lcell_comb \aluSourceAR_src[10]~10 (
// Equation(s):
// \aluSourceAR_src[10]~10_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & (\dr0|register [10])) # (!\FWD_A3|register [1] & ((\ar0|register [10])))))

	.dataa(\dr0|register [10]),
	.datab(\FWD_A3|register [0]),
	.datac(\FWD_A3|register [1]),
	.datad(\ar0|register [10]),
	.cin(gnd),
	.combout(\aluSourceAR_src[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[10]~10 .lut_mask = 16'h2320;
defparam \aluSourceAR_src[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneive_lcell_comb \AR4|register~5 (
// Equation(s):
// \AR4|register~5_combout  = (\reset1~q  & ((\aluSourceAR_src[10]~10_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[10]~5_combout ))))

	.dataa(\reset1~q ),
	.datab(\FWD_A3|register [0]),
	.datac(\dr_mdr0|result[10]~5_combout ),
	.datad(\aluSourceAR_src[10]~10_combout ),
	.cin(gnd),
	.combout(\AR4|register~5_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~5 .lut_mask = 16'hAA80;
defparam \AR4|register~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N31
dffeas \AR4|register[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[10] .is_wysiwyg = "true";
defparam \AR4|register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneive_lcell_comb \shifter0|Mux18~1 (
// Equation(s):
// \shifter0|Mux18~1_combout  = (\IR3|ir [3] & !\control3|p3_opcode [1])

	.dataa(gnd),
	.datab(\IR3|ir [3]),
	.datac(gnd),
	.datad(\control3|p3_opcode [1]),
	.cin(gnd),
	.combout(\shifter0|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux18~1 .lut_mask = 16'h00CC;
defparam \shifter0|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N12
cycloneive_lcell_comb \shifter0|ShiftLeft0~7 (
// Equation(s):
// \shifter0|ShiftLeft0~7_combout  = (\aluSourceBR[7]~18_combout  & ((\shifter0|ShiftLeft1~7_combout ) # ((\shifter0|ShiftLeft1~6_combout  & \aluSourceBR[4]~24_combout )))) # (!\aluSourceBR[7]~18_combout  & (\shifter0|ShiftLeft1~6_combout  & 
// (\aluSourceBR[4]~24_combout )))

	.dataa(\aluSourceBR[7]~18_combout ),
	.datab(\shifter0|ShiftLeft1~6_combout ),
	.datac(\aluSourceBR[4]~24_combout ),
	.datad(\shifter0|ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~7 .lut_mask = 16'hEAC0;
defparam \shifter0|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \registerFile0|r[6][5] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][5] .is_wysiwyg = "true";
defparam \registerFile0|r[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N21
dffeas \registerFile0|r[4][5] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][5] .is_wysiwyg = "true";
defparam \registerFile0|r[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \br0|register~50 (
// Equation(s):
// \br0|register~50_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][5]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][5]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][5]~q ),
	.datad(\registerFile0|r[4][5]~q ),
	.cin(gnd),
	.combout(\br0|register~50_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~50 .lut_mask = 16'hB9A8;
defparam \br0|register~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N19
dffeas \registerFile0|r[7][5] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][5] .is_wysiwyg = "true";
defparam \registerFile0|r[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneive_lcell_comb \br0|register~51 (
// Equation(s):
// \br0|register~51_combout  = (\br0|register~50_combout  & (((\registerFile0|r[7][5]~q )) # (!\ir0|ir [8]))) # (!\br0|register~50_combout  & (\ir0|ir [8] & (\registerFile0|r[5][5]~q )))

	.dataa(\br0|register~50_combout ),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[5][5]~q ),
	.datad(\registerFile0|r[7][5]~q ),
	.cin(gnd),
	.combout(\br0|register~51_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~51 .lut_mask = 16'hEA62;
defparam \br0|register~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N9
dffeas \registerFile0|r[1][5] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][5] .is_wysiwyg = "true";
defparam \registerFile0|r[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N15
dffeas \registerFile0|r[0][5] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][5] .is_wysiwyg = "true";
defparam \registerFile0|r[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneive_lcell_comb \br0|register~52 (
// Equation(s):
// \br0|register~52_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][5]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][5]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][5]~q ),
	.datad(\registerFile0|r[0][5]~q ),
	.cin(gnd),
	.combout(\br0|register~52_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~52 .lut_mask = 16'hD9C8;
defparam \br0|register~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N13
dffeas \registerFile0|r[2][5] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][5] .is_wysiwyg = "true";
defparam \registerFile0|r[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N15
dffeas \registerFile0|r[3][5] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile0|r~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][5] .is_wysiwyg = "true";
defparam \registerFile0|r[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneive_lcell_comb \br0|register~53 (
// Equation(s):
// \br0|register~53_combout  = (\ir0|ir [9] & ((\br0|register~52_combout  & ((\registerFile0|r[3][5]~q ))) # (!\br0|register~52_combout  & (\registerFile0|r[2][5]~q )))) # (!\ir0|ir [9] & (\br0|register~52_combout ))

	.dataa(\ir0|ir [9]),
	.datab(\br0|register~52_combout ),
	.datac(\registerFile0|r[2][5]~q ),
	.datad(\registerFile0|r[3][5]~q ),
	.cin(gnd),
	.combout(\br0|register~53_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~53 .lut_mask = 16'hEC64;
defparam \br0|register~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneive_lcell_comb \br0|register~54 (
// Equation(s):
// \br0|register~54_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & (\br0|register~51_combout )) # (!\ir0|ir [10] & ((\br0|register~53_combout )))))

	.dataa(\control3|p3_memRead~0_combout ),
	.datab(\br0|register~51_combout ),
	.datac(\br0|register~53_combout ),
	.datad(\ir0|ir [10]),
	.cin(gnd),
	.combout(\br0|register~54_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~54 .lut_mask = 16'h4450;
defparam \br0|register~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N15
dffeas \br0|register[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[5] .is_wysiwyg = "true";
defparam \br0|register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneive_lcell_comb \aluSourceBR[5]~21 (
// Equation(s):
// \aluSourceBR[5]~21_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & (\dr0|register [5])) # (!\FWD_B3|register [1] & ((\br0|register [5])))))

	.dataa(\dr0|register [5]),
	.datab(\FWD_B3|register [0]),
	.datac(\br0|register [5]),
	.datad(\FWD_B3|register [1]),
	.cin(gnd),
	.combout(\aluSourceBR[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[5]~21 .lut_mask = 16'h2230;
defparam \aluSourceBR[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneive_lcell_comb \dr_mdr0|result[5]~10 (
// Equation(s):
// \dr_mdr0|result[5]~10_combout  = (\control5|p5_dr_mdr~q  & ((\mdr0|register [5]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [5]))

	.dataa(\DR5|register [5]),
	.datab(\mdr0|register [5]),
	.datac(gnd),
	.datad(\control5|p5_dr_mdr~q ),
	.cin(gnd),
	.combout(\dr_mdr0|result[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[5]~10 .lut_mask = 16'hCCAA;
defparam \dr_mdr0|result[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneive_lcell_comb \aluSourceBR[5]~22 (
// Equation(s):
// \aluSourceBR[5]~22_combout  = (\aluSourceBR[5]~21_combout ) # ((\FWD_B3|register [0] & \dr_mdr0|result[5]~10_combout ))

	.dataa(\FWD_B3|register [0]),
	.datab(\aluSourceBR[5]~21_combout ),
	.datac(gnd),
	.datad(\dr_mdr0|result[5]~10_combout ),
	.cin(gnd),
	.combout(\aluSourceBR[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[5]~22 .lut_mask = 16'hEECC;
defparam \aluSourceBR[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneive_lcell_comb \br0|register~45 (
// Equation(s):
// \br0|register~45_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][6]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][6]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][6]~q ),
	.datad(\registerFile0|r[4][6]~q ),
	.cin(gnd),
	.combout(\br0|register~45_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~45 .lut_mask = 16'hB9A8;
defparam \br0|register~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneive_lcell_comb \br0|register~46 (
// Equation(s):
// \br0|register~46_combout  = (\br0|register~45_combout  & (((\registerFile0|r[7][6]~q )) # (!\ir0|ir [8]))) # (!\br0|register~45_combout  & (\ir0|ir [8] & (\registerFile0|r[5][6]~q )))

	.dataa(\br0|register~45_combout ),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[5][6]~q ),
	.datad(\registerFile0|r[7][6]~q ),
	.cin(gnd),
	.combout(\br0|register~46_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~46 .lut_mask = 16'hEA62;
defparam \br0|register~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneive_lcell_comb \br0|register~47 (
// Equation(s):
// \br0|register~47_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][6]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][6]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][6]~q ),
	.datad(\registerFile0|r[0][6]~q ),
	.cin(gnd),
	.combout(\br0|register~47_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~47 .lut_mask = 16'hD9C8;
defparam \br0|register~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cycloneive_lcell_comb \br0|register~48 (
// Equation(s):
// \br0|register~48_combout  = (\ir0|ir [9] & ((\br0|register~47_combout  & ((\registerFile0|r[3][6]~q ))) # (!\br0|register~47_combout  & (\registerFile0|r[2][6]~q )))) # (!\ir0|ir [9] & (((\br0|register~47_combout ))))

	.dataa(\ir0|ir [9]),
	.datab(\registerFile0|r[2][6]~q ),
	.datac(\registerFile0|r[3][6]~q ),
	.datad(\br0|register~47_combout ),
	.cin(gnd),
	.combout(\br0|register~48_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~48 .lut_mask = 16'hF588;
defparam \br0|register~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneive_lcell_comb \br0|register~49 (
// Equation(s):
// \br0|register~49_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & (\br0|register~46_combout )) # (!\ir0|ir [10] & ((\br0|register~48_combout )))))

	.dataa(\control3|p3_memRead~0_combout ),
	.datab(\br0|register~46_combout ),
	.datac(\ir0|ir [10]),
	.datad(\br0|register~48_combout ),
	.cin(gnd),
	.combout(\br0|register~49_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~49 .lut_mask = 16'h4540;
defparam \br0|register~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N25
dffeas \br0|register[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[6] .is_wysiwyg = "true";
defparam \br0|register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneive_lcell_comb \aluSourceBR[6]~19 (
// Equation(s):
// \aluSourceBR[6]~19_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & (\dr0|register [6])) # (!\FWD_B3|register [1] & ((\br0|register [6])))))

	.dataa(\FWD_B3|register [1]),
	.datab(\dr0|register [6]),
	.datac(\FWD_B3|register [0]),
	.datad(\br0|register [6]),
	.cin(gnd),
	.combout(\aluSourceBR[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[6]~19 .lut_mask = 16'h0D08;
defparam \aluSourceBR[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneive_lcell_comb \aluSourceBR[6]~20 (
// Equation(s):
// \aluSourceBR[6]~20_combout  = (\aluSourceBR[6]~19_combout ) # ((\dr_mdr0|result[6]~9_combout  & \FWD_B3|register [0]))

	.dataa(\aluSourceBR[6]~19_combout ),
	.datab(\dr_mdr0|result[6]~9_combout ),
	.datac(\FWD_B3|register [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\aluSourceBR[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[6]~20 .lut_mask = 16'hEAEA;
defparam \aluSourceBR[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneive_lcell_comb \shifter0|ShiftLeft0~6 (
// Equation(s):
// \shifter0|ShiftLeft0~6_combout  = (\IR3|ir [0] & (((\aluSourceBR[6]~20_combout  & !\IR3|ir [1])))) # (!\IR3|ir [0] & (\aluSourceBR[5]~22_combout  & ((\IR3|ir [1]))))

	.dataa(\aluSourceBR[5]~22_combout ),
	.datab(\aluSourceBR[6]~20_combout ),
	.datac(\IR3|ir [0]),
	.datad(\IR3|ir [1]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~6 .lut_mask = 16'h0AC0;
defparam \shifter0|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cycloneive_lcell_comb \shifter0|ShiftLeft1~38 (
// Equation(s):
// \shifter0|ShiftLeft1~38_combout  = (\IR3|ir [2] & ((\shifter0|ShiftLeft0~7_combout ) # ((\shifter0|ShiftLeft0~6_combout )))) # (!\IR3|ir [2] & (((\shifter0|ShiftLeft0~15_combout ))))

	.dataa(\shifter0|ShiftLeft0~7_combout ),
	.datab(\IR3|ir [2]),
	.datac(\shifter0|ShiftLeft0~6_combout ),
	.datad(\shifter0|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~38_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~38 .lut_mask = 16'hFBC8;
defparam \shifter0|ShiftLeft1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneive_lcell_comb \shifter0|Mux18~5 (
// Equation(s):
// \shifter0|Mux18~5_combout  = (\control3|p3_opcode [1]) # ((\control3|p3_opcode [0] & \IR3|ir [3]))

	.dataa(gnd),
	.datab(\control3|p3_opcode [0]),
	.datac(\IR3|ir [3]),
	.datad(\control3|p3_opcode [1]),
	.cin(gnd),
	.combout(\shifter0|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux18~5 .lut_mask = 16'hFFC0;
defparam \shifter0|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneive_lcell_comb \shifter0|Mux18~8 (
// Equation(s):
// \shifter0|Mux18~8_combout  = (\shifter0|Mux18~1_combout  & (((\shifter0|Mux18~5_combout ) # (\shifter0|ShiftLeft1~37_combout )))) # (!\shifter0|Mux18~1_combout  & (\shifter0|ShiftLeft1~38_combout  & (!\shifter0|Mux18~5_combout )))

	.dataa(\shifter0|Mux18~1_combout ),
	.datab(\shifter0|ShiftLeft1~38_combout ),
	.datac(\shifter0|Mux18~5_combout ),
	.datad(\shifter0|ShiftLeft1~37_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux18~8 .lut_mask = 16'hAEA4;
defparam \shifter0|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneive_lcell_comb \shifter0|Mux18~2 (
// Equation(s):
// \shifter0|Mux18~2_combout  = (\IR3|ir [3]) # (!\control3|p3_opcode [0])

	.dataa(gnd),
	.datab(\control3|p3_opcode [0]),
	.datac(gnd),
	.datad(\IR3|ir [3]),
	.cin(gnd),
	.combout(\shifter0|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux18~2 .lut_mask = 16'hFF33;
defparam \shifter0|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N22
cycloneive_io_ibuf \in[14]~input (
	.i(in[14]),
	.ibar(gnd),
	.o(\in[14]~input_o ));
// synopsys translate_off
defparam \in[14]~input .bus_hold = "false";
defparam \in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cycloneive_lcell_comb \aluSourceAR_src[14]~3 (
// Equation(s):
// \aluSourceAR_src[14]~3_combout  = (\aluSourceAR_src[14]~2_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[14]~1_combout ))

	.dataa(\aluSourceAR_src[14]~2_combout ),
	.datab(gnd),
	.datac(\FWD_A3|register [0]),
	.datad(\dr_mdr0|result[14]~1_combout ),
	.cin(gnd),
	.combout(\aluSourceAR_src[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[14]~3 .lut_mask = 16'hFAAA;
defparam \aluSourceAR_src[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneive_lcell_comb \IR3|ir~6 (
// Equation(s):
// \IR3|ir~6_combout  = ((\ir0|ir [7]) # (\HazardDetectionUnit0|pcWren~8_combout )) # (!\reset1~q )

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\ir0|ir [7]),
	.datad(\HazardDetectionUnit0|pcWren~8_combout ),
	.cin(gnd),
	.combout(\IR3|ir~6_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~6 .lut_mask = 16'hFFF5;
defparam \IR3|ir~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N25
dffeas \IR3|ir[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[7] .is_wysiwyg = "true";
defparam \IR3|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneive_lcell_comb \alu0|Add0~3 (
// Equation(s):
// \alu0|Add0~3_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & ((!\IR3|ir [7]))) # (!\control3|p3_ar_ir~q  & (!\aluSourceAR_src[14]~3_combout ))))

	.dataa(\aluSourceAR_src[14]~3_combout ),
	.datab(\IR3|ir [7]),
	.datac(\control0|always1~0_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\alu0|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~3 .lut_mask = 16'hC3A5;
defparam \alu0|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneive_lcell_comb \DR5|register~2 (
// Equation(s):
// \DR5|register~2_combout  = (\reset1~q  & \dr0|register [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset1~q ),
	.datad(\dr0|register [13]),
	.cin(gnd),
	.combout(\DR5|register~2_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~2 .lut_mask = 16'hF000;
defparam \DR5|register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N29
dffeas \DR5|register[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[13] .is_wysiwyg = "true";
defparam \DR5|register[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N22
cycloneive_io_ibuf \in[13]~input (
	.i(in[13]),
	.ibar(gnd),
	.o(\in[13]~input_o ));
// synopsys translate_off
defparam \in[13]~input .bus_hold = "false";
defparam \in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneive_lcell_comb \shifter0|ShiftLeft1~20 (
// Equation(s):
// \shifter0|ShiftLeft1~20_combout  = (\shifter0|ShiftLeft1~7_combout  & ((\aluSourceBR[4]~24_combout ) # ((\aluSourceBR[1]~30_combout  & \shifter0|ShiftLeft1~6_combout )))) # (!\shifter0|ShiftLeft1~7_combout  & (((\aluSourceBR[1]~30_combout  & 
// \shifter0|ShiftLeft1~6_combout ))))

	.dataa(\shifter0|ShiftLeft1~7_combout ),
	.datab(\aluSourceBR[4]~24_combout ),
	.datac(\aluSourceBR[1]~30_combout ),
	.datad(\shifter0|ShiftLeft1~6_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~20_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~20 .lut_mask = 16'hF888;
defparam \shifter0|ShiftLeft1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneive_lcell_comb \br0|register~75 (
// Equation(s):
// \br0|register~75_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][0]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][0]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][0]~q ),
	.datad(\registerFile0|r[4][0]~q ),
	.cin(gnd),
	.combout(\br0|register~75_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~75 .lut_mask = 16'hB9A8;
defparam \br0|register~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneive_lcell_comb \br0|register~76 (
// Equation(s):
// \br0|register~76_combout  = (\ir0|ir [8] & ((\br0|register~75_combout  & (\registerFile0|r[7][0]~q )) # (!\br0|register~75_combout  & ((\registerFile0|r[5][0]~q ))))) # (!\ir0|ir [8] & (((\br0|register~75_combout ))))

	.dataa(\registerFile0|r[7][0]~q ),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[5][0]~q ),
	.datad(\br0|register~75_combout ),
	.cin(gnd),
	.combout(\br0|register~76_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~76 .lut_mask = 16'hBBC0;
defparam \br0|register~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneive_lcell_comb \br0|register~77 (
// Equation(s):
// \br0|register~77_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][0]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][0]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][0]~q ),
	.datad(\registerFile0|r[0][0]~q ),
	.cin(gnd),
	.combout(\br0|register~77_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~77 .lut_mask = 16'hD9C8;
defparam \br0|register~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneive_lcell_comb \br0|register~78 (
// Equation(s):
// \br0|register~78_combout  = (\br0|register~77_combout  & ((\registerFile0|r[3][0]~q ) # ((!\ir0|ir [9])))) # (!\br0|register~77_combout  & (((\registerFile0|r[2][0]~q  & \ir0|ir [9]))))

	.dataa(\br0|register~77_combout ),
	.datab(\registerFile0|r[3][0]~q ),
	.datac(\registerFile0|r[2][0]~q ),
	.datad(\ir0|ir [9]),
	.cin(gnd),
	.combout(\br0|register~78_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~78 .lut_mask = 16'hD8AA;
defparam \br0|register~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneive_lcell_comb \br0|register~79 (
// Equation(s):
// \br0|register~79_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & (\br0|register~76_combout )) # (!\ir0|ir [10] & ((\br0|register~78_combout )))))

	.dataa(\br0|register~76_combout ),
	.datab(\br0|register~78_combout ),
	.datac(\control3|p3_memRead~0_combout ),
	.datad(\ir0|ir [10]),
	.cin(gnd),
	.combout(\br0|register~79_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~79 .lut_mask = 16'h0A0C;
defparam \br0|register~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N25
dffeas \br0|register[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[0] .is_wysiwyg = "true";
defparam \br0|register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneive_lcell_comb \aluSourceBR[0]~32 (
// Equation(s):
// \aluSourceBR[0]~32_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & (\dr0|register [0])) # (!\FWD_B3|register [1] & ((\br0|register [0])))))

	.dataa(\FWD_B3|register [0]),
	.datab(\dr0|register [0]),
	.datac(\FWD_B3|register [1]),
	.datad(\br0|register [0]),
	.cin(gnd),
	.combout(\aluSourceBR[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[0]~32 .lut_mask = 16'h4540;
defparam \aluSourceBR[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cycloneive_lcell_comb \shifter0|ShiftLeft1~41 (
// Equation(s):
// \shifter0|ShiftLeft1~41_combout  = (!\IR3|ir [0] & (!\IR3|ir [1] & ((\aluSourceBR[0]~31_combout ) # (\aluSourceBR[0]~32_combout ))))

	.dataa(\aluSourceBR[0]~31_combout ),
	.datab(\IR3|ir [0]),
	.datac(\IR3|ir [1]),
	.datad(\aluSourceBR[0]~32_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~41_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~41 .lut_mask = 16'h0302;
defparam \shifter0|ShiftLeft1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneive_lcell_comb \DR5|register~0 (
// Equation(s):
// \DR5|register~0_combout  = (\reset1~q  & \dr0|register [15])

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dr0|register [15]),
	.cin(gnd),
	.combout(\DR5|register~0_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~0 .lut_mask = 16'hAA00;
defparam \DR5|register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N27
dffeas \DR5|register[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DR5|register~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[15] .is_wysiwyg = "true";
defparam \DR5|register[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneive_lcell_comb \dr_mdr0|result[15]~0 (
// Equation(s):
// \dr_mdr0|result[15]~0_combout  = (\control5|p5_dr_mdr~q  & ((\mdr0|register [15]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [15]))

	.dataa(gnd),
	.datab(\DR5|register [15]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\mdr0|register [15]),
	.cin(gnd),
	.combout(\dr_mdr0|result[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[15]~0 .lut_mask = 16'hFC0C;
defparam \dr_mdr0|result[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneive_lcell_comb \aluSourceAR_src[15]~0 (
// Equation(s):
// \aluSourceAR_src[15]~0_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & (\dr0|register [15])) # (!\FWD_A3|register [1] & ((\ar0|register [15])))))

	.dataa(\FWD_A3|register [0]),
	.datab(\dr0|register [15]),
	.datac(\FWD_A3|register [1]),
	.datad(\ar0|register [15]),
	.cin(gnd),
	.combout(\aluSourceAR_src[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[15]~0 .lut_mask = 16'h4540;
defparam \aluSourceAR_src[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneive_lcell_comb \AR4|register~0 (
// Equation(s):
// \AR4|register~0_combout  = (\reset1~q  & ((\aluSourceAR_src[15]~0_combout ) # ((\dr_mdr0|result[15]~0_combout  & \FWD_A3|register [0]))))

	.dataa(\dr_mdr0|result[15]~0_combout ),
	.datab(\aluSourceAR_src[15]~0_combout ),
	.datac(\reset1~q ),
	.datad(\FWD_A3|register [0]),
	.cin(gnd),
	.combout(\AR4|register~0_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~0 .lut_mask = 16'hE0C0;
defparam \AR4|register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N1
dffeas \AR4|register[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[15] .is_wysiwyg = "true";
defparam \AR4|register[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hF8F0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y28_N0
cycloneive_ram_block \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\control3_4|p3_4_memWren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR4|register [15],\AR4|register [14]}),
	.portaaddr({\dr0|register [11],\dr0|register [10],\dr0|register [9],\dr0|register [8],\dr0|register [7],\dr0|register [6],\dr0|register [5],\dr0|register [4],\dr0|register [3],\dr0|register [2],\dr0|register [1],\dr0|register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "random.mif";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'hD2682DBAC30B2FA7D37769ABE9B33AE0E91E5B4778053A56CB148D59C879255EA47F6E1959903C701E551F7AD240947EFE841E3A1E9EDB7B23FF197500D7C185D53192DDC9C2EF93A6695A6FA90182869A8A9B1ABE7E2E093060AAE2043CAEDB1FF587B21F5065A038C0B6F948F3191C458EB054166DBFA572207D095D391A39C82206A03A9D7D0CD8608096CF57DE2930AA532C6AD194600E0676A918A1BC10DBE6836CDE93A639A5DEAA515556986BD09AB248AEE807324CC05F65F40B0ECA5B0A31D794D2FCA61B2BB9E4A7FADB7E9DE2F57140C71C14E890D5872EE158B4384420EEB638165DE94FAB83F36D63176B3D1475E2EC7E61F98BE912839E8270;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFA0A;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1 .lut_mask = 16'hFFF0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N21
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(gnd),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hAFA0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N7
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N15
cycloneive_io_ibuf \in[15]~input (
	.i(in[15]),
	.ibar(gnd),
	.o(\in[15]~input_o ));
// synopsys translate_off
defparam \in[15]~input .bus_hold = "false";
defparam \in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cycloneive_lcell_comb \mdr0|register~0 (
// Equation(s):
// \mdr0|register~0_combout  = (\control4|p4_data_input~q  & ((\in[15]~input_o ))) # (!\control4|p4_data_input~q  & (\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [15]))

	.dataa(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(gnd),
	.datac(\control4|p4_data_input~q ),
	.datad(\in[15]~input_o ),
	.cin(gnd),
	.combout(\mdr0|register~0_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~0 .lut_mask = 16'hFA0A;
defparam \mdr0|register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N9
dffeas \mdr0|register[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[15] .is_wysiwyg = "true";
defparam \mdr0|register[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneive_lcell_comb \aluSourceBR[15]~0 (
// Equation(s):
// \aluSourceBR[15]~0_combout  = (\FWD_B3|register [0] & ((\control5|p5_dr_mdr~q  & ((\mdr0|register [15]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [15]))))

	.dataa(\FWD_B3|register [0]),
	.datab(\control5|p5_dr_mdr~q ),
	.datac(\DR5|register [15]),
	.datad(\mdr0|register [15]),
	.cin(gnd),
	.combout(\aluSourceBR[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[15]~0 .lut_mask = 16'hA820;
defparam \aluSourceBR[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneive_lcell_comb \aluSourceBR[15]~2 (
// Equation(s):
// \aluSourceBR[15]~2_combout  = (\aluSourceBR[15]~0_combout ) # (\aluSourceBR[15]~1_combout )

	.dataa(\aluSourceBR[15]~0_combout ),
	.datab(gnd),
	.datac(\aluSourceBR[15]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\aluSourceBR[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[15]~2 .lut_mask = 16'hFAFA;
defparam \aluSourceBR[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N2
cycloneive_lcell_comb \shifter0|ShiftLeft0~21 (
// Equation(s):
// \shifter0|ShiftLeft0~21_combout  = (\aluSourceBR[15]~2_combout  & ((\shifter0|ShiftLeft0~12_combout ) # ((\shifter0|ShiftLeft1~6_combout  & \aluSourceBR[13]~6_combout )))) # (!\aluSourceBR[15]~2_combout  & (\shifter0|ShiftLeft1~6_combout  & 
// (\aluSourceBR[13]~6_combout )))

	.dataa(\aluSourceBR[15]~2_combout ),
	.datab(\shifter0|ShiftLeft1~6_combout ),
	.datac(\aluSourceBR[13]~6_combout ),
	.datad(\shifter0|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~21 .lut_mask = 16'hEAC0;
defparam \shifter0|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N20
cycloneive_lcell_comb \shifter0|ShiftLeft0~22 (
// Equation(s):
// \shifter0|ShiftLeft0~22_combout  = (\shifter0|ShiftLeft1~41_combout ) # ((\shifter0|ShiftLeft0~21_combout ) # ((\shifter0|ShiftLeft0~10_combout  & \aluSourceBR[14]~4_combout )))

	.dataa(\shifter0|ShiftLeft1~41_combout ),
	.datab(\shifter0|ShiftLeft0~10_combout ),
	.datac(\aluSourceBR[14]~4_combout ),
	.datad(\shifter0|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~22 .lut_mask = 16'hFFEA;
defparam \shifter0|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
cycloneive_lcell_comb \shifter0|ShiftLeft0~23 (
// Equation(s):
// \shifter0|ShiftLeft0~23_combout  = (\IR3|ir [2] & (((\shifter0|ShiftLeft0~22_combout )))) # (!\IR3|ir [2] & ((\shifter0|ShiftLeft1~20_combout ) # ((\shifter0|ShiftLeft1~19_combout ))))

	.dataa(\shifter0|ShiftLeft1~20_combout ),
	.datab(\shifter0|ShiftLeft0~22_combout ),
	.datac(\shifter0|ShiftLeft1~19_combout ),
	.datad(\IR3|ir [2]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~23 .lut_mask = 16'hCCFA;
defparam \shifter0|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
cycloneive_lcell_comb \shifter0|ShiftLeft1~28 (
// Equation(s):
// \shifter0|ShiftLeft1~28_combout  = (\IR3|ir [2] & (((\shifter0|ShiftLeft1~41_combout )))) # (!\IR3|ir [2] & ((\shifter0|ShiftLeft1~19_combout ) # ((\shifter0|ShiftLeft1~20_combout ))))

	.dataa(\IR3|ir [2]),
	.datab(\shifter0|ShiftLeft1~19_combout ),
	.datac(\shifter0|ShiftLeft1~41_combout ),
	.datad(\shifter0|ShiftLeft1~20_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~28 .lut_mask = 16'hF5E4;
defparam \shifter0|ShiftLeft1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N1
cycloneive_io_ibuf \in[12]~input (
	.i(in[12]),
	.ibar(gnd),
	.o(\in[12]~input_o ));
// synopsys translate_off
defparam \in[12]~input .bus_hold = "false";
defparam \in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneive_lcell_comb \registerFile0|r~22 (
// Equation(s):
// \registerFile0|r~22_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & (\mdr0|register [13])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [13])))))

	.dataa(\mdr0|register [13]),
	.datab(\control5|p5_dr_mdr~q ),
	.datac(\reset1~q ),
	.datad(\DR5|register [13]),
	.cin(gnd),
	.combout(\registerFile0|r~22_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~22 .lut_mask = 16'hB080;
defparam \registerFile0|r~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N7
dffeas \registerFile0|r[0][13] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][13] .is_wysiwyg = "true";
defparam \registerFile0|r[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N3
dffeas \registerFile0|r[1][13] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][13] .is_wysiwyg = "true";
defparam \registerFile0|r[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \ar0|register~12 (
// Equation(s):
// \ar0|register~12_combout  = (\ir0|ir [11] & ((\ir0|ir [12]) # ((\registerFile0|r[1][13]~q )))) # (!\ir0|ir [11] & (!\ir0|ir [12] & (\registerFile0|r[0][13]~q )))

	.dataa(\ir0|ir [11]),
	.datab(\ir0|ir [12]),
	.datac(\registerFile0|r[0][13]~q ),
	.datad(\registerFile0|r[1][13]~q ),
	.cin(gnd),
	.combout(\ar0|register~12_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~12 .lut_mask = 16'hBA98;
defparam \ar0|register~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \registerFile0|r[2][13] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][13] .is_wysiwyg = "true";
defparam \registerFile0|r[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N25
dffeas \registerFile0|r[3][13] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile0|r~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][13] .is_wysiwyg = "true";
defparam \registerFile0|r[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \ar0|register~13 (
// Equation(s):
// \ar0|register~13_combout  = (\ar0|register~12_combout  & (((\registerFile0|r[3][13]~q )) # (!\ir0|ir [12]))) # (!\ar0|register~12_combout  & (\ir0|ir [12] & (\registerFile0|r[2][13]~q )))

	.dataa(\ar0|register~12_combout ),
	.datab(\ir0|ir [12]),
	.datac(\registerFile0|r[2][13]~q ),
	.datad(\registerFile0|r[3][13]~q ),
	.cin(gnd),
	.combout(\ar0|register~13_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~13 .lut_mask = 16'hEA62;
defparam \ar0|register~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N17
dffeas \registerFile0|r[5][13] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][13] .is_wysiwyg = "true";
defparam \registerFile0|r[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N11
dffeas \registerFile0|r[7][13] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][13] .is_wysiwyg = "true";
defparam \registerFile0|r[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \registerFile0|r[6][13] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][13] .is_wysiwyg = "true";
defparam \registerFile0|r[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N5
dffeas \registerFile0|r[4][13] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][13] .is_wysiwyg = "true";
defparam \registerFile0|r[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cycloneive_lcell_comb \ar0|register~10 (
// Equation(s):
// \ar0|register~10_combout  = (\ir0|ir [11] & (((\ir0|ir [12])))) # (!\ir0|ir [11] & ((\ir0|ir [12] & (\registerFile0|r[6][13]~q )) # (!\ir0|ir [12] & ((\registerFile0|r[4][13]~q )))))

	.dataa(\registerFile0|r[6][13]~q ),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][13]~q ),
	.datad(\ir0|ir [12]),
	.cin(gnd),
	.combout(\ar0|register~10_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~10 .lut_mask = 16'hEE30;
defparam \ar0|register~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N10
cycloneive_lcell_comb \ar0|register~11 (
// Equation(s):
// \ar0|register~11_combout  = (\ir0|ir [11] & ((\ar0|register~10_combout  & ((\registerFile0|r[7][13]~q ))) # (!\ar0|register~10_combout  & (\registerFile0|r[5][13]~q )))) # (!\ir0|ir [11] & (((\ar0|register~10_combout ))))

	.dataa(\ir0|ir [11]),
	.datab(\registerFile0|r[5][13]~q ),
	.datac(\registerFile0|r[7][13]~q ),
	.datad(\ar0|register~10_combout ),
	.cin(gnd),
	.combout(\ar0|register~11_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~11 .lut_mask = 16'hF588;
defparam \ar0|register~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \ar0|register~14 (
// Equation(s):
// \ar0|register~14_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & ((\ar0|register~11_combout ))) # (!\ir0|ir [13] & (\ar0|register~13_combout ))))

	.dataa(\ar0|register~13_combout ),
	.datab(\ir0|ir [13]),
	.datac(\ar0|register~11_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\ar0|register~14_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~14 .lut_mask = 16'h00E2;
defparam \ar0|register~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \ar0|register[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[13] .is_wysiwyg = "true";
defparam \ar0|register[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneive_lcell_comb \aluSourceAR_src[13]~4 (
// Equation(s):
// \aluSourceAR_src[13]~4_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & ((\dr0|register [13]))) # (!\FWD_A3|register [1] & (\ar0|register [13]))))

	.dataa(\FWD_A3|register [1]),
	.datab(\FWD_A3|register [0]),
	.datac(\ar0|register [13]),
	.datad(\dr0|register [13]),
	.cin(gnd),
	.combout(\aluSourceAR_src[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[13]~4 .lut_mask = 16'h3210;
defparam \aluSourceAR_src[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneive_lcell_comb \AR4|register~2 (
// Equation(s):
// \AR4|register~2_combout  = (\reset1~q  & ((\aluSourceAR_src[13]~4_combout ) # ((\dr_mdr0|result[13]~2_combout  & \FWD_A3|register [0]))))

	.dataa(\dr_mdr0|result[13]~2_combout ),
	.datab(\FWD_A3|register [0]),
	.datac(\aluSourceAR_src[13]~4_combout ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\AR4|register~2_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~2 .lut_mask = 16'hF800;
defparam \AR4|register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N5
dffeas \AR4|register[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[13] .is_wysiwyg = "true";
defparam \AR4|register[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y26_N0
cycloneive_ram_block \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\control3_4|p3_4_memWren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR4|register [13],\AR4|register [12]}),
	.portaaddr({\dr0|register [11],\dr0|register [10],\dr0|register [9],\dr0|register [8],\dr0|register [7],\dr0|register [6],\dr0|register [5],\dr0|register [4],\dr0|register [3],\dr0|register [2],\dr0|register [1],\dr0|register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "random.mif";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h51E866956EE7E907672D61B95C3E3966772ED6619747DC6008AC94128658B662AC45BEA6675EDFB58BFF616AEFE5E9EA259A5B6FDB6C251018A90AAB8A1DDF450746E4C488AC686F310FEEC25271032D791B07B364A97326E96CF840549E47BB85FA35403DEFB3F7E020875056CBA833D8F60D39EC5AD17654853DBF7F433D27D8BAF59F0AF1234D69981D8F39835C95F42DE10C674B3C39304250EAE112CA720F1BE1F7C88106B68DFFCA14BE4842717AD40774A33B7399A7F32032F9F8577A9C06BD3E1FF89BAF723CDF9901FF7BC534AE8DC859ABA8EF1A9EFC6B8D5BAAA6FC81BE58FC068C86513BF9C903C8874F422B93C8A63F72702E919A62012A8CC8;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hF3C0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N9
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hACAC;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N27
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cycloneive_lcell_comb \mdr0|register~3 (
// Equation(s):
// \mdr0|register~3_combout  = (\control4|p4_data_input~q  & (\in[12]~input_o )) # (!\control4|p4_data_input~q  & ((\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [12])))

	.dataa(gnd),
	.datab(\control4|p4_data_input~q ),
	.datac(\in[12]~input_o ),
	.datad(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\mdr0|register~3_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~3 .lut_mask = 16'hF3C0;
defparam \mdr0|register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N17
dffeas \mdr0|register[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[12] .is_wysiwyg = "true";
defparam \mdr0|register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneive_lcell_comb \DR5|register~3 (
// Equation(s):
// \DR5|register~3_combout  = (\reset1~q  & \dr0|register [12])

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\dr0|register [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR5|register~3_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~3 .lut_mask = 16'hA0A0;
defparam \DR5|register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \DR5|register[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[12] .is_wysiwyg = "true";
defparam \DR5|register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneive_lcell_comb \registerFile0|r~23 (
// Equation(s):
// \registerFile0|r~23_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & (\mdr0|register [12])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [12])))))

	.dataa(\mdr0|register [12]),
	.datab(\DR5|register [12]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\registerFile0|r~23_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~23 .lut_mask = 16'hAC00;
defparam \registerFile0|r~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N31
dffeas \registerFile0|r[0][12] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][12] .is_wysiwyg = "true";
defparam \registerFile0|r[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \registerFile0|r[1][12] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][12] .is_wysiwyg = "true";
defparam \registerFile0|r[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \br0|register~17 (
// Equation(s):
// \br0|register~17_combout  = (\ir0|ir [9] & (((\ir0|ir [8])))) # (!\ir0|ir [9] & ((\ir0|ir [8] & ((\registerFile0|r[1][12]~q ))) # (!\ir0|ir [8] & (\registerFile0|r[0][12]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\registerFile0|r[0][12]~q ),
	.datac(\registerFile0|r[1][12]~q ),
	.datad(\ir0|ir [8]),
	.cin(gnd),
	.combout(\br0|register~17_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~17 .lut_mask = 16'hFA44;
defparam \br0|register~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N9
dffeas \registerFile0|r[3][12] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][12] .is_wysiwyg = "true";
defparam \registerFile0|r[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N5
dffeas \registerFile0|r[2][12] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][12] .is_wysiwyg = "true";
defparam \registerFile0|r[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneive_lcell_comb \br0|register~18 (
// Equation(s):
// \br0|register~18_combout  = (\br0|register~17_combout  & (((\registerFile0|r[3][12]~q )) # (!\ir0|ir [9]))) # (!\br0|register~17_combout  & (\ir0|ir [9] & ((\registerFile0|r[2][12]~q ))))

	.dataa(\br0|register~17_combout ),
	.datab(\ir0|ir [9]),
	.datac(\registerFile0|r[3][12]~q ),
	.datad(\registerFile0|r[2][12]~q ),
	.cin(gnd),
	.combout(\br0|register~18_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~18 .lut_mask = 16'hE6A2;
defparam \br0|register~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \registerFile0|r[6][12] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][12] .is_wysiwyg = "true";
defparam \registerFile0|r[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N7
dffeas \registerFile0|r[4][12] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][12] .is_wysiwyg = "true";
defparam \registerFile0|r[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \br0|register~15 (
// Equation(s):
// \br0|register~15_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][12]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][12]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][12]~q ),
	.datad(\registerFile0|r[4][12]~q ),
	.cin(gnd),
	.combout(\br0|register~15_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~15 .lut_mask = 16'hB9A8;
defparam \br0|register~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N29
dffeas \registerFile0|r[5][12] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][12] .is_wysiwyg = "true";
defparam \registerFile0|r[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N15
dffeas \registerFile0|r[7][12] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][12] .is_wysiwyg = "true";
defparam \registerFile0|r[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneive_lcell_comb \br0|register~16 (
// Equation(s):
// \br0|register~16_combout  = (\ir0|ir [8] & ((\br0|register~15_combout  & ((\registerFile0|r[7][12]~q ))) # (!\br0|register~15_combout  & (\registerFile0|r[5][12]~q )))) # (!\ir0|ir [8] & (\br0|register~15_combout ))

	.dataa(\ir0|ir [8]),
	.datab(\br0|register~15_combout ),
	.datac(\registerFile0|r[5][12]~q ),
	.datad(\registerFile0|r[7][12]~q ),
	.cin(gnd),
	.combout(\br0|register~16_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~16 .lut_mask = 16'hEC64;
defparam \br0|register~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \br0|register~19 (
// Equation(s):
// \br0|register~19_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & ((\br0|register~16_combout ))) # (!\ir0|ir [10] & (\br0|register~18_combout ))))

	.dataa(\br0|register~18_combout ),
	.datab(\ir0|ir [10]),
	.datac(\br0|register~16_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\br0|register~19_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~19 .lut_mask = 16'h00E2;
defparam \br0|register~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N27
dffeas \br0|register[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[12] .is_wysiwyg = "true";
defparam \br0|register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneive_lcell_comb \aluSourceBR[12]~7 (
// Equation(s):
// \aluSourceBR[12]~7_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & ((\dr0|register [12]))) # (!\FWD_B3|register [1] & (\br0|register [12]))))

	.dataa(\br0|register [12]),
	.datab(\dr0|register [12]),
	.datac(\FWD_B3|register [0]),
	.datad(\FWD_B3|register [1]),
	.cin(gnd),
	.combout(\aluSourceBR[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[12]~7 .lut_mask = 16'h0C0A;
defparam \aluSourceBR[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneive_lcell_comb \dr_mdr0|result[12]~3 (
// Equation(s):
// \dr_mdr0|result[12]~3_combout  = (\control5|p5_dr_mdr~q  & (\mdr0|register [12])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [12])))

	.dataa(\mdr0|register [12]),
	.datab(gnd),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\DR5|register [12]),
	.cin(gnd),
	.combout(\dr_mdr0|result[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[12]~3 .lut_mask = 16'hAFA0;
defparam \dr_mdr0|result[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cycloneive_lcell_comb \aluSourceBR[12]~8 (
// Equation(s):
// \aluSourceBR[12]~8_combout  = (\aluSourceBR[12]~7_combout ) # ((\FWD_B3|register [0] & \dr_mdr0|result[12]~3_combout ))

	.dataa(\FWD_B3|register [0]),
	.datab(gnd),
	.datac(\aluSourceBR[12]~7_combout ),
	.datad(\dr_mdr0|result[12]~3_combout ),
	.cin(gnd),
	.combout(\aluSourceBR[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[12]~8 .lut_mask = 16'hFAF0;
defparam \aluSourceBR[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneive_lcell_comb \shifter0|ShiftRight0~13 (
// Equation(s):
// \shifter0|ShiftRight0~13_combout  = (!\IR3|ir [1] & ((\IR3|ir [0] & (\aluSourceBR[13]~6_combout )) # (!\IR3|ir [0] & ((\aluSourceBR[12]~8_combout )))))

	.dataa(\aluSourceBR[13]~6_combout ),
	.datab(\IR3|ir [0]),
	.datac(\IR3|ir [1]),
	.datad(\aluSourceBR[12]~8_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~13 .lut_mask = 16'h0B08;
defparam \shifter0|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneive_lcell_comb \shifter0|Mux0~0 (
// Equation(s):
// \shifter0|Mux0~0_combout  = (\IR3|ir [0] & (((\aluSourceBR[15]~0_combout ) # (\aluSourceBR[15]~1_combout )))) # (!\IR3|ir [0] & (\aluSourceBR[14]~4_combout ))

	.dataa(\aluSourceBR[14]~4_combout ),
	.datab(\aluSourceBR[15]~0_combout ),
	.datac(\aluSourceBR[15]~1_combout ),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux0~0 .lut_mask = 16'hFCAA;
defparam \shifter0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneive_lcell_comb \shifter0|ShiftRight0~14 (
// Equation(s):
// \shifter0|ShiftRight0~14_combout  = (!\IR3|ir [2] & ((\shifter0|ShiftRight0~13_combout ) # ((\IR3|ir [1] & \shifter0|Mux0~0_combout ))))

	.dataa(\shifter0|ShiftRight0~13_combout ),
	.datab(\IR3|ir [1]),
	.datac(\IR3|ir [2]),
	.datad(\shifter0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~14 .lut_mask = 16'h0E0A;
defparam \shifter0|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneive_lcell_comb \shifter0|Mux18~3 (
// Equation(s):
// \shifter0|Mux18~3_combout  = \control3|p3_opcode [0] $ (\IR3|ir [3])

	.dataa(gnd),
	.datab(\control3|p3_opcode [0]),
	.datac(gnd),
	.datad(\IR3|ir [3]),
	.cin(gnd),
	.combout(\shifter0|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux18~3 .lut_mask = 16'h33CC;
defparam \shifter0|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneive_lcell_comb \shifter0|Mux18~4 (
// Equation(s):
// \shifter0|Mux18~4_combout  = (\control3|p3_opcode [0] & ((\IR3|ir [2]) # (\IR3|ir [3])))

	.dataa(\IR3|ir [2]),
	.datab(\control3|p3_opcode [0]),
	.datac(gnd),
	.datad(\IR3|ir [3]),
	.cin(gnd),
	.combout(\shifter0|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux18~4 .lut_mask = 16'hCC88;
defparam \shifter0|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cycloneive_lcell_comb \shifter0|Mux17~0 (
// Equation(s):
// \shifter0|Mux17~0_combout  = (\shifter0|Mux18~3_combout  & (((\shifter0|Mux18~4_combout )))) # (!\shifter0|Mux18~3_combout  & ((\shifter0|Mux18~4_combout  & ((\aluSourceBR[12]~8_combout ))) # (!\shifter0|Mux18~4_combout  & 
// (\shifter0|ShiftRight0~14_combout ))))

	.dataa(\shifter0|ShiftRight0~14_combout ),
	.datab(\aluSourceBR[12]~8_combout ),
	.datac(\shifter0|Mux18~3_combout ),
	.datad(\shifter0|Mux18~4_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux17~0 .lut_mask = 16'hFC0A;
defparam \shifter0|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneive_lcell_comb \shifter0|ShiftRight0~27 (
// Equation(s):
// \shifter0|ShiftRight0~27_combout  = (\shifter0|ShiftRight0~13_combout ) # ((\shifter0|Mux0~0_combout  & \IR3|ir [1]))

	.dataa(\shifter0|Mux0~0_combout ),
	.datab(\IR3|ir [1]),
	.datac(gnd),
	.datad(\shifter0|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~27 .lut_mask = 16'hFF88;
defparam \shifter0|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneive_lcell_comb \shifter0|Mux17~1 (
// Equation(s):
// \shifter0|Mux17~1_combout  = (\shifter0|Mux17~0_combout  & ((\aluSourceBR[15]~2_combout ) # ((\shifter0|Mux18~2_combout )))) # (!\shifter0|Mux17~0_combout  & (((\shifter0|ShiftRight0~27_combout  & !\shifter0|Mux18~2_combout ))))

	.dataa(\aluSourceBR[15]~2_combout ),
	.datab(\shifter0|Mux17~0_combout ),
	.datac(\shifter0|ShiftRight0~27_combout ),
	.datad(\shifter0|Mux18~2_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux17~1 .lut_mask = 16'hCCB8;
defparam \shifter0|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneive_lcell_comb \shifter0|ShiftLeft1~21 (
// Equation(s):
// \shifter0|ShiftLeft1~21_combout  = (\shifter0|ShiftLeft1~7_combout  & ((\aluSourceBR[8]~16_combout ) # ((\aluSourceBR[7]~18_combout  & \shifter0|ShiftLeft0~12_combout )))) # (!\shifter0|ShiftLeft1~7_combout  & (\aluSourceBR[7]~18_combout  & 
// ((\shifter0|ShiftLeft0~12_combout ))))

	.dataa(\shifter0|ShiftLeft1~7_combout ),
	.datab(\aluSourceBR[7]~18_combout ),
	.datac(\aluSourceBR[8]~16_combout ),
	.datad(\shifter0|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~21_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~21 .lut_mask = 16'hECA0;
defparam \shifter0|ShiftLeft1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneive_lcell_comb \shifter0|ShiftLeft1~22 (
// Equation(s):
// \shifter0|ShiftLeft1~22_combout  = (\shifter0|ShiftLeft0~10_combout  & ((\aluSourceBR[6]~19_combout ) # ((\dr_mdr0|result[6]~9_combout  & \FWD_B3|register [0]))))

	.dataa(\aluSourceBR[6]~19_combout ),
	.datab(\dr_mdr0|result[6]~9_combout ),
	.datac(\FWD_B3|register [0]),
	.datad(\shifter0|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~22 .lut_mask = 16'hEA00;
defparam \shifter0|ShiftLeft1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneive_lcell_comb \shifter0|ShiftLeft1~23 (
// Equation(s):
// \shifter0|ShiftLeft1~23_combout  = (\shifter0|ShiftLeft1~21_combout ) # ((\shifter0|ShiftLeft1~22_combout ) # ((\aluSourceBR[5]~22_combout  & \shifter0|ShiftLeft1~6_combout )))

	.dataa(\aluSourceBR[5]~22_combout ),
	.datab(\shifter0|ShiftLeft1~21_combout ),
	.datac(\shifter0|ShiftLeft1~6_combout ),
	.datad(\shifter0|ShiftLeft1~22_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~23 .lut_mask = 16'hFFEC;
defparam \shifter0|ShiftLeft1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneive_lcell_comb \DR5|register~4 (
// Equation(s):
// \DR5|register~4_combout  = (\reset1~q  & \dr0|register [11])

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dr0|register [11]),
	.cin(gnd),
	.combout(\DR5|register~4_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~4 .lut_mask = 16'hAA00;
defparam \DR5|register~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N3
dffeas \DR5|register[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[11] .is_wysiwyg = "true";
defparam \DR5|register[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneive_lcell_comb \registerFile0|r~24 (
// Equation(s):
// \registerFile0|r~24_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & ((\mdr0|register [11]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [11]))))

	.dataa(\reset1~q ),
	.datab(\DR5|register [11]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\mdr0|register [11]),
	.cin(gnd),
	.combout(\registerFile0|r~24_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~24 .lut_mask = 16'hA808;
defparam \registerFile0|r~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N9
dffeas \registerFile0|r[5][11] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][11] .is_wysiwyg = "true";
defparam \registerFile0|r[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N3
dffeas \registerFile0|r[7][11] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][11] .is_wysiwyg = "true";
defparam \registerFile0|r[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N1
dffeas \registerFile0|r[4][11] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][11] .is_wysiwyg = "true";
defparam \registerFile0|r[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \registerFile0|r[6][11] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][11] .is_wysiwyg = "true";
defparam \registerFile0|r[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cycloneive_lcell_comb \ar0|register~20 (
// Equation(s):
// \ar0|register~20_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][11]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][11]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][11]~q ),
	.datad(\registerFile0|r[6][11]~q ),
	.cin(gnd),
	.combout(\ar0|register~20_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~20 .lut_mask = 16'hBA98;
defparam \ar0|register~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N2
cycloneive_lcell_comb \ar0|register~21 (
// Equation(s):
// \ar0|register~21_combout  = (\ir0|ir [11] & ((\ar0|register~20_combout  & ((\registerFile0|r[7][11]~q ))) # (!\ar0|register~20_combout  & (\registerFile0|r[5][11]~q )))) # (!\ir0|ir [11] & (((\ar0|register~20_combout ))))

	.dataa(\ir0|ir [11]),
	.datab(\registerFile0|r[5][11]~q ),
	.datac(\registerFile0|r[7][11]~q ),
	.datad(\ar0|register~20_combout ),
	.cin(gnd),
	.combout(\ar0|register~21_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~21 .lut_mask = 16'hF588;
defparam \ar0|register~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N17
dffeas \registerFile0|r[3][11] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile0|r~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][11] .is_wysiwyg = "true";
defparam \registerFile0|r[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N19
dffeas \registerFile0|r[2][11] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][11] .is_wysiwyg = "true";
defparam \registerFile0|r[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N21
dffeas \registerFile0|r[0][11] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][11] .is_wysiwyg = "true";
defparam \registerFile0|r[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N27
dffeas \registerFile0|r[1][11] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][11] .is_wysiwyg = "true";
defparam \registerFile0|r[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \ar0|register~22 (
// Equation(s):
// \ar0|register~22_combout  = (\ir0|ir [11] & ((\ir0|ir [12]) # ((\registerFile0|r[1][11]~q )))) # (!\ir0|ir [11] & (!\ir0|ir [12] & (\registerFile0|r[0][11]~q )))

	.dataa(\ir0|ir [11]),
	.datab(\ir0|ir [12]),
	.datac(\registerFile0|r[0][11]~q ),
	.datad(\registerFile0|r[1][11]~q ),
	.cin(gnd),
	.combout(\ar0|register~22_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~22 .lut_mask = 16'hBA98;
defparam \ar0|register~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \ar0|register~23 (
// Equation(s):
// \ar0|register~23_combout  = (\ir0|ir [12] & ((\ar0|register~22_combout  & (\registerFile0|r[3][11]~q )) # (!\ar0|register~22_combout  & ((\registerFile0|r[2][11]~q ))))) # (!\ir0|ir [12] & (((\ar0|register~22_combout ))))

	.dataa(\registerFile0|r[3][11]~q ),
	.datab(\ir0|ir [12]),
	.datac(\registerFile0|r[2][11]~q ),
	.datad(\ar0|register~22_combout ),
	.cin(gnd),
	.combout(\ar0|register~23_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~23 .lut_mask = 16'hBBC0;
defparam \ar0|register~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cycloneive_lcell_comb \ar0|register~24 (
// Equation(s):
// \ar0|register~24_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & (\ar0|register~21_combout )) # (!\ir0|ir [13] & ((\ar0|register~23_combout )))))

	.dataa(\ar0|register~21_combout ),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ar0|register~23_combout ),
	.datad(\ir0|ir [13]),
	.cin(gnd),
	.combout(\ar0|register~24_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~24 .lut_mask = 16'h2230;
defparam \ar0|register~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N31
dffeas \ar0|register[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[11] .is_wysiwyg = "true";
defparam \ar0|register[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cycloneive_lcell_comb \aluSourceAR_src[11]~8 (
// Equation(s):
// \aluSourceAR_src[11]~8_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & (\dr0|register [11])) # (!\FWD_A3|register [1] & ((\ar0|register [11])))))

	.dataa(\FWD_A3|register [0]),
	.datab(\dr0|register [11]),
	.datac(\ar0|register [11]),
	.datad(\FWD_A3|register [1]),
	.cin(gnd),
	.combout(\aluSourceAR_src[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[11]~8 .lut_mask = 16'h4450;
defparam \aluSourceAR_src[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneive_lcell_comb \AR4|register~4 (
// Equation(s):
// \AR4|register~4_combout  = (\reset1~q  & ((\aluSourceAR_src[11]~8_combout ) # ((\dr_mdr0|result[11]~4_combout  & \FWD_A3|register [0]))))

	.dataa(\dr_mdr0|result[11]~4_combout ),
	.datab(\FWD_A3|register [0]),
	.datac(\aluSourceAR_src[11]~8_combout ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\AR4|register~4_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~4 .lut_mask = 16'hF800;
defparam \AR4|register~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \AR4|register[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[11] .is_wysiwyg = "true";
defparam \AR4|register[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y25_N0
cycloneive_ram_block \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\control3_4|p3_4_memWren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR4|register [11],\AR4|register [10]}),
	.portaaddr({\dr0|register [11],\dr0|register [10],\dr0|register [9],\dr0|register [8],\dr0|register [7],\dr0|register [6],\dr0|register [5],\dr0|register [4],\dr0|register [3],\dr0|register [2],\dr0|register [1],\dr0|register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "random.mif";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'hA84CED9E60C8EC956C632A6959526968F8D077B9D03D982B88473624892A448D48E24E78F41017A77FCB3AEC9D9303C440EA710B1361C7778964F6C17AFFB335389B2C19C4593AAC5666E1C7ECB87A113BE892B6A4FD1064A4A13DB5B64220D37E77A4498BB81345B75A36428A21F93A507E76A9D6EC1313D99C139C5814F96E3BB9AF4A8FF7375B4DECF78034C2672E2EBCC62F70645BE8E58FC6604853E672131D644B9A516A7994128E3521CD743CF9174C2B2082A39E4380B9840150655F890C77D001C238ED1477780A2A7000422CB5F260C908754BF4005C1A75970D43C5851677DEB1E69692E3B3104C59005F11E7A79D012BF07C2256DE02794FFA40;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N12
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hF3C0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N13
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datab(gnd),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAFA0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N15
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N8
cycloneive_io_ibuf \in[11]~input (
	.i(in[11]),
	.ibar(gnd),
	.o(\in[11]~input_o ));
// synopsys translate_off
defparam \in[11]~input .bus_hold = "false";
defparam \in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cycloneive_lcell_comb \mdr0|register~4 (
// Equation(s):
// \mdr0|register~4_combout  = (\control4|p4_data_input~q  & ((\in[11]~input_o ))) # (!\control4|p4_data_input~q  & (\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [11]))

	.dataa(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(gnd),
	.datac(\in[11]~input_o ),
	.datad(\control4|p4_data_input~q ),
	.cin(gnd),
	.combout(\mdr0|register~4_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~4 .lut_mask = 16'hF0AA;
defparam \mdr0|register~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N27
dffeas \mdr0|register[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[11] .is_wysiwyg = "true";
defparam \mdr0|register[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneive_lcell_comb \dr_mdr0|result[11]~4 (
// Equation(s):
// \dr_mdr0|result[11]~4_combout  = (\control5|p5_dr_mdr~q  & ((\mdr0|register [11]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [11]))

	.dataa(gnd),
	.datab(\DR5|register [11]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\mdr0|register [11]),
	.cin(gnd),
	.combout(\dr_mdr0|result[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[11]~4 .lut_mask = 16'hFC0C;
defparam \dr_mdr0|result[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneive_lcell_comb \br0|register~20 (
// Equation(s):
// \br0|register~20_combout  = (\ir0|ir [9] & (((\registerFile0|r[6][11]~q ) # (\ir0|ir [8])))) # (!\ir0|ir [9] & (\registerFile0|r[4][11]~q  & ((!\ir0|ir [8]))))

	.dataa(\ir0|ir [9]),
	.datab(\registerFile0|r[4][11]~q ),
	.datac(\registerFile0|r[6][11]~q ),
	.datad(\ir0|ir [8]),
	.cin(gnd),
	.combout(\br0|register~20_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~20 .lut_mask = 16'hAAE4;
defparam \br0|register~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneive_lcell_comb \br0|register~21 (
// Equation(s):
// \br0|register~21_combout  = (\ir0|ir [8] & ((\br0|register~20_combout  & ((\registerFile0|r[7][11]~q ))) # (!\br0|register~20_combout  & (\registerFile0|r[5][11]~q )))) # (!\ir0|ir [8] & (\br0|register~20_combout ))

	.dataa(\ir0|ir [8]),
	.datab(\br0|register~20_combout ),
	.datac(\registerFile0|r[5][11]~q ),
	.datad(\registerFile0|r[7][11]~q ),
	.cin(gnd),
	.combout(\br0|register~21_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~21 .lut_mask = 16'hEC64;
defparam \br0|register~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \br0|register~22 (
// Equation(s):
// \br0|register~22_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][11]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][11]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][11]~q ),
	.datad(\registerFile0|r[0][11]~q ),
	.cin(gnd),
	.combout(\br0|register~22_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~22 .lut_mask = 16'hD9C8;
defparam \br0|register~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \br0|register~23 (
// Equation(s):
// \br0|register~23_combout  = (\ir0|ir [9] & ((\br0|register~22_combout  & (\registerFile0|r[3][11]~q )) # (!\br0|register~22_combout  & ((\registerFile0|r[2][11]~q ))))) # (!\ir0|ir [9] & (((\br0|register~22_combout ))))

	.dataa(\registerFile0|r[3][11]~q ),
	.datab(\ir0|ir [9]),
	.datac(\br0|register~22_combout ),
	.datad(\registerFile0|r[2][11]~q ),
	.cin(gnd),
	.combout(\br0|register~23_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~23 .lut_mask = 16'hBCB0;
defparam \br0|register~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneive_lcell_comb \br0|register~24 (
// Equation(s):
// \br0|register~24_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & (\br0|register~21_combout )) # (!\ir0|ir [10] & ((\br0|register~23_combout )))))

	.dataa(\ir0|ir [10]),
	.datab(\br0|register~21_combout ),
	.datac(\br0|register~23_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\br0|register~24_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~24 .lut_mask = 16'h00D8;
defparam \br0|register~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \br0|register[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[11] .is_wysiwyg = "true";
defparam \br0|register[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cycloneive_lcell_comb \aluSourceBR[11]~9 (
// Equation(s):
// \aluSourceBR[11]~9_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & ((\dr0|register [11]))) # (!\FWD_B3|register [1] & (\br0|register [11]))))

	.dataa(\FWD_B3|register [1]),
	.datab(\FWD_B3|register [0]),
	.datac(\br0|register [11]),
	.datad(\dr0|register [11]),
	.cin(gnd),
	.combout(\aluSourceBR[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[11]~9 .lut_mask = 16'h3210;
defparam \aluSourceBR[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneive_lcell_comb \shifter0|ShiftLeft1~24 (
// Equation(s):
// \shifter0|ShiftLeft1~24_combout  = (\shifter0|ShiftLeft0~12_combout  & ((\aluSourceBR[11]~9_combout ) # ((\dr_mdr0|result[11]~4_combout  & \FWD_B3|register [0]))))

	.dataa(\dr_mdr0|result[11]~4_combout ),
	.datab(\FWD_B3|register [0]),
	.datac(\aluSourceBR[11]~9_combout ),
	.datad(\shifter0|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~24 .lut_mask = 16'hF800;
defparam \shifter0|ShiftLeft1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cycloneive_lcell_comb \shifter0|ShiftLeft1~25 (
// Equation(s):
// \shifter0|ShiftLeft1~25_combout  = (\aluSourceBR[10]~12_combout  & ((\shifter0|ShiftLeft0~10_combout ) # ((\shifter0|ShiftLeft1~6_combout  & \aluSourceBR[9]~14_combout )))) # (!\aluSourceBR[10]~12_combout  & (\shifter0|ShiftLeft1~6_combout  & 
// (\aluSourceBR[9]~14_combout )))

	.dataa(\aluSourceBR[10]~12_combout ),
	.datab(\shifter0|ShiftLeft1~6_combout ),
	.datac(\aluSourceBR[9]~14_combout ),
	.datad(\shifter0|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~25 .lut_mask = 16'hEAC0;
defparam \shifter0|ShiftLeft1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cycloneive_lcell_comb \shifter0|ShiftLeft1~26 (
// Equation(s):
// \shifter0|ShiftLeft1~26_combout  = (\shifter0|ShiftLeft1~24_combout ) # ((\shifter0|ShiftLeft1~25_combout ) # ((\shifter0|ShiftLeft1~7_combout  & \aluSourceBR[12]~8_combout )))

	.dataa(\shifter0|ShiftLeft1~24_combout ),
	.datab(\shifter0|ShiftLeft1~7_combout ),
	.datac(\aluSourceBR[12]~8_combout ),
	.datad(\shifter0|ShiftLeft1~25_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~26 .lut_mask = 16'hFFEA;
defparam \shifter0|ShiftLeft1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cycloneive_lcell_comb \shifter0|ShiftLeft1~27 (
// Equation(s):
// \shifter0|ShiftLeft1~27_combout  = (\IR3|ir [2] & (\shifter0|ShiftLeft1~23_combout )) # (!\IR3|ir [2] & ((\shifter0|ShiftLeft1~26_combout )))

	.dataa(\IR3|ir [2]),
	.datab(\shifter0|ShiftLeft1~23_combout ),
	.datac(\shifter0|ShiftLeft1~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~27 .lut_mask = 16'hD8D8;
defparam \shifter0|ShiftLeft1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cycloneive_lcell_comb \shifter0|Mux17~2 (
// Equation(s):
// \shifter0|Mux17~2_combout  = (\shifter0|Mux18~1_combout  & (((\shifter0|Mux18~5_combout )))) # (!\shifter0|Mux18~1_combout  & ((\shifter0|Mux18~5_combout  & (\shifter0|Mux17~1_combout )) # (!\shifter0|Mux18~5_combout  & ((\shifter0|ShiftLeft1~27_combout 
// )))))

	.dataa(\shifter0|Mux18~1_combout ),
	.datab(\shifter0|Mux17~1_combout ),
	.datac(\shifter0|Mux18~5_combout ),
	.datad(\shifter0|ShiftLeft1~27_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux17~2 .lut_mask = 16'hE5E0;
defparam \shifter0|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
cycloneive_lcell_comb \shifter0|Mux17~3 (
// Equation(s):
// \shifter0|Mux17~3_combout  = (\shifter0|Mux18~1_combout  & ((\shifter0|Mux17~2_combout  & (\shifter0|ShiftLeft0~23_combout )) # (!\shifter0|Mux17~2_combout  & ((\shifter0|ShiftLeft1~28_combout ))))) # (!\shifter0|Mux18~1_combout  & 
// (((\shifter0|Mux17~2_combout ))))

	.dataa(\shifter0|ShiftLeft0~23_combout ),
	.datab(\shifter0|ShiftLeft1~28_combout ),
	.datac(\shifter0|Mux18~1_combout ),
	.datad(\shifter0|Mux17~2_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux17~3 .lut_mask = 16'hAFC0;
defparam \shifter0|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneive_lcell_comb \aluSourceAR_src[12]~7 (
// Equation(s):
// \aluSourceAR_src[12]~7_combout  = (\aluSourceAR_src[12]~6_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[12]~3_combout ))

	.dataa(gnd),
	.datab(\aluSourceAR_src[12]~6_combout ),
	.datac(\FWD_A3|register [0]),
	.datad(\dr_mdr0|result[12]~3_combout ),
	.cin(gnd),
	.combout(\aluSourceAR_src[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[12]~7 .lut_mask = 16'hFCCC;
defparam \aluSourceAR_src[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneive_lcell_comb \ar_ir0|result[12]~3 (
// Equation(s):
// \ar_ir0|result[12]~3_combout  = (\control3|p3_ar_ir~q  & (\IR3|ir [7])) # (!\control3|p3_ar_ir~q  & ((\aluSourceAR_src[12]~7_combout )))

	.dataa(gnd),
	.datab(\IR3|ir [7]),
	.datac(\aluSourceAR_src[12]~7_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\ar_ir0|result[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[12]~3 .lut_mask = 16'hCCF0;
defparam \ar_ir0|result[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneive_lcell_comb \alu0|Mux4~0 (
// Equation(s):
// \alu0|Mux4~0_combout  = (\control3|p3_opcode [2] & (((!\alu0|Mux10~0_combout )))) # (!\control3|p3_opcode [2] & ((\ar_ir0|result[12]~3_combout  & ((\alu0|Mux10~0_combout ) # (\aluSourceBR[12]~8_combout ))) # (!\ar_ir0|result[12]~3_combout  & 
// (\alu0|Mux10~0_combout  & \aluSourceBR[12]~8_combout ))))

	.dataa(\control3|p3_opcode [2]),
	.datab(\ar_ir0|result[12]~3_combout ),
	.datac(\alu0|Mux10~0_combout ),
	.datad(\aluSourceBR[12]~8_combout ),
	.cin(gnd),
	.combout(\alu0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux4~0 .lut_mask = 16'h5E4A;
defparam \alu0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneive_lcell_comb \alu0|Mux4~1 (
// Equation(s):
// \alu0|Mux4~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[12]~3_combout  $ (((\alu0|Mux4~0_combout  & \aluSourceBR[12]~8_combout ))))) # (!\alu0|Mux10~1_combout  & (\alu0|Mux4~0_combout ))

	.dataa(\alu0|Mux4~0_combout ),
	.datab(\aluSourceBR[12]~8_combout ),
	.datac(\ar_ir0|result[12]~3_combout ),
	.datad(\alu0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux4~1 .lut_mask = 16'h78AA;
defparam \alu0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneive_lcell_comb \alu0|Add0~5 (
// Equation(s):
// \alu0|Add0~5_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & (!\IR3|ir [7])) # (!\control3|p3_ar_ir~q  & ((!\aluSourceAR_src[12]~7_combout )))))

	.dataa(\control0|always1~0_combout ),
	.datab(\IR3|ir [7]),
	.datac(\aluSourceAR_src[12]~7_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\alu0|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~5 .lut_mask = 16'h99A5;
defparam \alu0|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneive_lcell_comb \aluSourceAR_src[11]~9 (
// Equation(s):
// \aluSourceAR_src[11]~9_combout  = (\aluSourceAR_src[11]~8_combout ) # ((\dr_mdr0|result[11]~4_combout  & \FWD_A3|register [0]))

	.dataa(\dr_mdr0|result[11]~4_combout ),
	.datab(\FWD_A3|register [0]),
	.datac(\aluSourceAR_src[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\aluSourceAR_src[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[11]~9 .lut_mask = 16'hF8F8;
defparam \aluSourceAR_src[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneive_lcell_comb \alu0|Add0~6 (
// Equation(s):
// \alu0|Add0~6_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & (!\IR3|ir [7])) # (!\control3|p3_ar_ir~q  & ((!\aluSourceAR_src[11]~9_combout )))))

	.dataa(\control0|always1~0_combout ),
	.datab(\IR3|ir [7]),
	.datac(\aluSourceAR_src[11]~9_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\alu0|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~6 .lut_mask = 16'h99A5;
defparam \alu0|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cycloneive_lcell_comb \aluSourceBR[11]~10 (
// Equation(s):
// \aluSourceBR[11]~10_combout  = (\aluSourceBR[11]~9_combout ) # ((\dr_mdr0|result[11]~4_combout  & \FWD_B3|register [0]))

	.dataa(\dr_mdr0|result[11]~4_combout ),
	.datab(\aluSourceBR[11]~9_combout ),
	.datac(gnd),
	.datad(\FWD_B3|register [0]),
	.cin(gnd),
	.combout(\aluSourceBR[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[11]~10 .lut_mask = 16'hEECC;
defparam \aluSourceBR[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneive_lcell_comb \aluSourceAR_src[10]~11 (
// Equation(s):
// \aluSourceAR_src[10]~11_combout  = (\aluSourceAR_src[10]~10_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[10]~5_combout ))

	.dataa(gnd),
	.datab(\FWD_A3|register [0]),
	.datac(\dr_mdr0|result[10]~5_combout ),
	.datad(\aluSourceAR_src[10]~10_combout ),
	.cin(gnd),
	.combout(\aluSourceAR_src[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[10]~11 .lut_mask = 16'hFFC0;
defparam \aluSourceAR_src[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneive_lcell_comb \alu0|Add0~7 (
// Equation(s):
// \alu0|Add0~7_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & (!\IR3|ir [7])) # (!\control3|p3_ar_ir~q  & ((!\aluSourceAR_src[10]~11_combout )))))

	.dataa(\control0|always1~0_combout ),
	.datab(\IR3|ir [7]),
	.datac(\aluSourceAR_src[10]~11_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\alu0|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~7 .lut_mask = 16'h99A5;
defparam \alu0|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneive_lcell_comb \DR5|register~6 (
// Equation(s):
// \DR5|register~6_combout  = (\dr0|register [9] & \reset1~q )

	.dataa(gnd),
	.datab(\dr0|register [9]),
	.datac(\reset1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR5|register~6_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~6 .lut_mask = 16'hC0C0;
defparam \DR5|register~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N21
dffeas \DR5|register[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[9] .is_wysiwyg = "true";
defparam \DR5|register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneive_lcell_comb \registerFile0|r~26 (
// Equation(s):
// \registerFile0|r~26_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & (\mdr0|register [9])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [9])))))

	.dataa(\mdr0|register [9]),
	.datab(\DR5|register [9]),
	.datac(\reset1~q ),
	.datad(\control5|p5_dr_mdr~q ),
	.cin(gnd),
	.combout(\registerFile0|r~26_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~26 .lut_mask = 16'hA0C0;
defparam \registerFile0|r~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N27
dffeas \registerFile0|r[3][9] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][9] .is_wysiwyg = "true";
defparam \registerFile0|r[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \registerFile0|r[2][9] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][9] .is_wysiwyg = "true";
defparam \registerFile0|r[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \registerFile0|r[0][9] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][9] .is_wysiwyg = "true";
defparam \registerFile0|r[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \registerFile0|r[1][9] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][9] .is_wysiwyg = "true";
defparam \registerFile0|r[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \ar0|register~32 (
// Equation(s):
// \ar0|register~32_combout  = (\ir0|ir [11] & ((\ir0|ir [12]) # ((\registerFile0|r[1][9]~q )))) # (!\ir0|ir [11] & (!\ir0|ir [12] & (\registerFile0|r[0][9]~q )))

	.dataa(\ir0|ir [11]),
	.datab(\ir0|ir [12]),
	.datac(\registerFile0|r[0][9]~q ),
	.datad(\registerFile0|r[1][9]~q ),
	.cin(gnd),
	.combout(\ar0|register~32_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~32 .lut_mask = 16'hBA98;
defparam \ar0|register~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \ar0|register~33 (
// Equation(s):
// \ar0|register~33_combout  = (\ir0|ir [12] & ((\ar0|register~32_combout  & (\registerFile0|r[3][9]~q )) # (!\ar0|register~32_combout  & ((\registerFile0|r[2][9]~q ))))) # (!\ir0|ir [12] & (((\ar0|register~32_combout ))))

	.dataa(\registerFile0|r[3][9]~q ),
	.datab(\ir0|ir [12]),
	.datac(\registerFile0|r[2][9]~q ),
	.datad(\ar0|register~32_combout ),
	.cin(gnd),
	.combout(\ar0|register~33_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~33 .lut_mask = 16'hBBC0;
defparam \ar0|register~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N29
dffeas \registerFile0|r[4][9] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][9] .is_wysiwyg = "true";
defparam \registerFile0|r[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \registerFile0|r[6][9] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][9] .is_wysiwyg = "true";
defparam \registerFile0|r[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cycloneive_lcell_comb \ar0|register~30 (
// Equation(s):
// \ar0|register~30_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][9]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][9]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][9]~q ),
	.datad(\registerFile0|r[6][9]~q ),
	.cin(gnd),
	.combout(\ar0|register~30_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~30 .lut_mask = 16'hBA98;
defparam \ar0|register~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N1
dffeas \registerFile0|r[5][9] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][9] .is_wysiwyg = "true";
defparam \registerFile0|r[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N19
dffeas \registerFile0|r[7][9] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][9] .is_wysiwyg = "true";
defparam \registerFile0|r[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cycloneive_lcell_comb \ar0|register~31 (
// Equation(s):
// \ar0|register~31_combout  = (\ar0|register~30_combout  & (((\registerFile0|r[7][9]~q ) # (!\ir0|ir [11])))) # (!\ar0|register~30_combout  & (\registerFile0|r[5][9]~q  & ((\ir0|ir [11]))))

	.dataa(\ar0|register~30_combout ),
	.datab(\registerFile0|r[5][9]~q ),
	.datac(\registerFile0|r[7][9]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~31_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~31 .lut_mask = 16'hE4AA;
defparam \ar0|register~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneive_lcell_comb \ar0|register~34 (
// Equation(s):
// \ar0|register~34_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & ((\ar0|register~31_combout ))) # (!\ir0|ir [13] & (\ar0|register~33_combout ))))

	.dataa(\ir0|ir [13]),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ar0|register~33_combout ),
	.datad(\ar0|register~31_combout ),
	.cin(gnd),
	.combout(\ar0|register~34_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~34 .lut_mask = 16'h3210;
defparam \ar0|register~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N15
dffeas \ar0|register[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[9] .is_wysiwyg = "true";
defparam \ar0|register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneive_lcell_comb \aluSourceAR_src[9]~12 (
// Equation(s):
// \aluSourceAR_src[9]~12_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & (\dr0|register [9])) # (!\FWD_A3|register [1] & ((\ar0|register [9])))))

	.dataa(\FWD_A3|register [0]),
	.datab(\dr0|register [9]),
	.datac(\FWD_A3|register [1]),
	.datad(\ar0|register [9]),
	.cin(gnd),
	.combout(\aluSourceAR_src[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[9]~12 .lut_mask = 16'h4540;
defparam \aluSourceAR_src[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneive_lcell_comb \aluSourceAR_src[9]~13 (
// Equation(s):
// \aluSourceAR_src[9]~13_combout  = (\aluSourceAR_src[9]~12_combout ) # ((\dr_mdr0|result[9]~6_combout  & \FWD_A3|register [0]))

	.dataa(\dr_mdr0|result[9]~6_combout ),
	.datab(\aluSourceAR_src[9]~12_combout ),
	.datac(gnd),
	.datad(\FWD_A3|register [0]),
	.cin(gnd),
	.combout(\aluSourceAR_src[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[9]~13 .lut_mask = 16'hEECC;
defparam \aluSourceAR_src[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cycloneive_lcell_comb \alu0|Add0~8 (
// Equation(s):
// \alu0|Add0~8_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & (!\IR3|ir [7])) # (!\control3|p3_ar_ir~q  & ((!\aluSourceAR_src[9]~13_combout )))))

	.dataa(\control0|always1~0_combout ),
	.datab(\IR3|ir [7]),
	.datac(\aluSourceAR_src[9]~13_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\alu0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~8 .lut_mask = 16'h99A5;
defparam \alu0|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N25
dffeas \registerFile0|r[4][7] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][7] .is_wysiwyg = "true";
defparam \registerFile0|r[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \registerFile0|r[6][7] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][7] .is_wysiwyg = "true";
defparam \registerFile0|r[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cycloneive_lcell_comb \ar0|register~40 (
// Equation(s):
// \ar0|register~40_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][7]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][7]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][7]~q ),
	.datad(\registerFile0|r[6][7]~q ),
	.cin(gnd),
	.combout(\ar0|register~40_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~40 .lut_mask = 16'hBA98;
defparam \ar0|register~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \registerFile0|r[5][7] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][7] .is_wysiwyg = "true";
defparam \registerFile0|r[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneive_lcell_comb \ar0|register~41 (
// Equation(s):
// \ar0|register~41_combout  = (\ir0|ir [11] & ((\ar0|register~40_combout  & (\registerFile0|r[7][7]~q )) # (!\ar0|register~40_combout  & ((\registerFile0|r[5][7]~q ))))) # (!\ir0|ir [11] & (\ar0|register~40_combout ))

	.dataa(\ir0|ir [11]),
	.datab(\ar0|register~40_combout ),
	.datac(\registerFile0|r[7][7]~q ),
	.datad(\registerFile0|r[5][7]~q ),
	.cin(gnd),
	.combout(\ar0|register~41_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~41 .lut_mask = 16'hE6C4;
defparam \ar0|register~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \registerFile0|r[3][7] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile0|r~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][7] .is_wysiwyg = "true";
defparam \registerFile0|r[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N29
dffeas \registerFile0|r[2][7] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][7] .is_wysiwyg = "true";
defparam \registerFile0|r[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \registerFile0|r[1][7] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][7] .is_wysiwyg = "true";
defparam \registerFile0|r[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N7
dffeas \registerFile0|r[0][7] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][7] .is_wysiwyg = "true";
defparam \registerFile0|r[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cycloneive_lcell_comb \ar0|register~42 (
// Equation(s):
// \ar0|register~42_combout  = (\ir0|ir [12] & (((\ir0|ir [11])))) # (!\ir0|ir [12] & ((\ir0|ir [11] & (\registerFile0|r[1][7]~q )) # (!\ir0|ir [11] & ((\registerFile0|r[0][7]~q )))))

	.dataa(\ir0|ir [12]),
	.datab(\registerFile0|r[1][7]~q ),
	.datac(\registerFile0|r[0][7]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~42_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~42 .lut_mask = 16'hEE50;
defparam \ar0|register~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N28
cycloneive_lcell_comb \ar0|register~43 (
// Equation(s):
// \ar0|register~43_combout  = (\ir0|ir [12] & ((\ar0|register~42_combout  & (\registerFile0|r[3][7]~q )) # (!\ar0|register~42_combout  & ((\registerFile0|r[2][7]~q ))))) # (!\ir0|ir [12] & (((\ar0|register~42_combout ))))

	.dataa(\ir0|ir [12]),
	.datab(\registerFile0|r[3][7]~q ),
	.datac(\registerFile0|r[2][7]~q ),
	.datad(\ar0|register~42_combout ),
	.cin(gnd),
	.combout(\ar0|register~43_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~43 .lut_mask = 16'hDDA0;
defparam \ar0|register~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \ar0|register~44 (
// Equation(s):
// \ar0|register~44_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & (\ar0|register~41_combout )) # (!\ir0|ir [13] & ((\ar0|register~43_combout )))))

	.dataa(\ar0|register~41_combout ),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ar0|register~43_combout ),
	.datad(\ir0|ir [13]),
	.cin(gnd),
	.combout(\ar0|register~44_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~44 .lut_mask = 16'h2230;
defparam \ar0|register~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \ar0|register[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[7] .is_wysiwyg = "true";
defparam \ar0|register[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneive_lcell_comb \aluSourceAR_src[7]~16 (
// Equation(s):
// \aluSourceAR_src[7]~16_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & ((\dr0|register [7]))) # (!\FWD_A3|register [1] & (\ar0|register [7]))))

	.dataa(\FWD_A3|register [1]),
	.datab(\FWD_A3|register [0]),
	.datac(\ar0|register [7]),
	.datad(\dr0|register [7]),
	.cin(gnd),
	.combout(\aluSourceAR_src[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[7]~16 .lut_mask = 16'h3210;
defparam \aluSourceAR_src[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneive_lcell_comb \dr_mdr0|result[7]~8 (
// Equation(s):
// \dr_mdr0|result[7]~8_combout  = (\control5|p5_dr_mdr~q  & ((\mdr0|register [7]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [7]))

	.dataa(gnd),
	.datab(\DR5|register [7]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\mdr0|register [7]),
	.cin(gnd),
	.combout(\dr_mdr0|result[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[7]~8 .lut_mask = 16'hFC0C;
defparam \dr_mdr0|result[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneive_lcell_comb \aluSourceAR_src[7]~17 (
// Equation(s):
// \aluSourceAR_src[7]~17_combout  = (\aluSourceAR_src[7]~16_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[7]~8_combout ))

	.dataa(\aluSourceAR_src[7]~16_combout ),
	.datab(\FWD_A3|register [0]),
	.datac(\dr_mdr0|result[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\aluSourceAR_src[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[7]~17 .lut_mask = 16'hEAEA;
defparam \aluSourceAR_src[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneive_lcell_comb \alu0|Add0~10 (
// Equation(s):
// \alu0|Add0~10_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & (!\IR3|ir [7])) # (!\control3|p3_ar_ir~q  & ((!\aluSourceAR_src[7]~17_combout )))))

	.dataa(\control0|always1~0_combout ),
	.datab(\IR3|ir [7]),
	.datac(\aluSourceAR_src[7]~17_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\alu0|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~10 .lut_mask = 16'h99A5;
defparam \alu0|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneive_lcell_comb \IR3|ir~9 (
// Equation(s):
// \IR3|ir~9_combout  = (\reset1~q  & (\ir0|ir [4] & !\HazardDetectionUnit0|pcWren~8_combout ))

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\ir0|ir [4]),
	.datad(\HazardDetectionUnit0|pcWren~8_combout ),
	.cin(gnd),
	.combout(\IR3|ir~9_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~9 .lut_mask = 16'h00A0;
defparam \IR3|ir~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N5
dffeas \IR3|ir[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[4] .is_wysiwyg = "true";
defparam \IR3|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cycloneive_lcell_comb \aluSourceAR_src[4]~23 (
// Equation(s):
// \aluSourceAR_src[4]~23_combout  = (\aluSourceAR_src[4]~22_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[4]~11_combout ))

	.dataa(\FWD_A3|register [0]),
	.datab(\aluSourceAR_src[4]~22_combout ),
	.datac(gnd),
	.datad(\dr_mdr0|result[4]~11_combout ),
	.cin(gnd),
	.combout(\aluSourceAR_src[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[4]~23 .lut_mask = 16'hEECC;
defparam \aluSourceAR_src[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneive_lcell_comb \alu0|Add0~13 (
// Equation(s):
// \alu0|Add0~13_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & (!\IR3|ir [4])) # (!\control3|p3_ar_ir~q  & ((!\aluSourceAR_src[4]~23_combout )))))

	.dataa(\control3|p3_ar_ir~q ),
	.datab(\IR3|ir [4]),
	.datac(\aluSourceAR_src[4]~23_combout ),
	.datad(\control0|always1~0_combout ),
	.cin(gnd),
	.combout(\alu0|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~13 .lut_mask = 16'hD827;
defparam \alu0|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cycloneive_lcell_comb \AR4|register~12 (
// Equation(s):
// \AR4|register~12_combout  = (\reset1~q  & ((\aluSourceAR_src[3]~24_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[3]~12_combout ))))

	.dataa(\FWD_A3|register [0]),
	.datab(\dr_mdr0|result[3]~12_combout ),
	.datac(\reset1~q ),
	.datad(\aluSourceAR_src[3]~24_combout ),
	.cin(gnd),
	.combout(\AR4|register~12_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~12 .lut_mask = 16'hF080;
defparam \AR4|register~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N15
dffeas \AR4|register[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[3] .is_wysiwyg = "true";
defparam \AR4|register[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y27_N0
cycloneive_ram_block \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\control3_4|p3_4_memWren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR4|register [3],\AR4|register [2]}),
	.portaaddr({\dr0|register [11],\dr0|register [10],\dr0|register [9],\dr0|register [8],\dr0|register [7],\dr0|register [6],\dr0|register [5],\dr0|register [4],\dr0|register [3],\dr0|register [2],\dr0|register [1],\dr0|register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "random.mif";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h52D09F0D18804F4AF13CDEFFA7B55B868CC6A447F076CB06CF516BF9BD14B52E21EE90430DC172DEDC8D25711D7A40B341B20A4B79188D4CA84F7A6D59F9F6FE35177B1BAB619460C5001F7306095A580E8188134D0F9BD7F695DDFF64880D04D743AE397D1FE0BB33FA966B50F1282F339547FDDF2A6C658EB443C6FABBFCBCB87A3A1DE0F4B91D1B3F65FC7C1EFAF43FAC93E549CBE1A573154158179E4F54F92597EE4B82762BCCC94E1B974CFD7C775712B4937E763AFA65984B08B9D6F9D29916020F60A9B8340F614E1350DB7852E81AF6469BB4A44860AEF6F4471FCBA4DA15D60C665B4F078B69F6C17F7085E90F23E8CA8B5574E36710D8BAB9ACBC;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneive_lcell_comb \AR4|register~8 (
// Equation(s):
// \AR4|register~8_combout  = (\reset1~q  & ((\aluSourceAR_src[7]~16_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[7]~8_combout ))))

	.dataa(\aluSourceAR_src[7]~16_combout ),
	.datab(\FWD_A3|register [0]),
	.datac(\dr_mdr0|result[7]~8_combout ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\AR4|register~8_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~8 .lut_mask = 16'hEA00;
defparam \AR4|register~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N7
dffeas \AR4|register[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[7] .is_wysiwyg = "true";
defparam \AR4|register[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y24_N0
cycloneive_ram_block \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\control3_4|p3_4_memWren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR4|register [7],\AR4|register [6]}),
	.portaaddr({\dr0|register [11],\dr0|register [10],\dr0|register [9],\dr0|register [8],\dr0|register [7],\dr0|register [6],\dr0|register [5],\dr0|register [4],\dr0|register [3],\dr0|register [2],\dr0|register [1],\dr0|register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "random.mif";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'hF470B0E8201C612112F2CDBE45EFDB5E2BFE9C933FF8621E75D5758393AA2AA8ADCD2E3B7E7498787EDEF7E7CD683BBAF0A80380A76AE2EA289D7A873E0D5C8AC38AE6DD8D7C19F4C8FF9599747C80AF7D7F336D1E0FE3B1B3B3E96B8EDFABB9F2B45670F129C2CD7F4A9797D326F0FAA110173DB48600AE5EE849E421AC8FBFF4D4E30868FC0EA20C920B5BAC9592230472687ADC45071019963FA774AA1273E34CC8A05F8DE2A35DBEA32176D6A6C806DB80811C443F47FD8E0B8FBBA2C122E30D71AAF059E8B2A7FF2E6DA36D1E56A4B38D9B8AA24D2D8921329AD85F75C54B3577B3AB55AE75976791033FEF4E0682BEB74B6BC8AB10096E3F0FAEC7C158;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneive_lcell_comb \AR4|register~6 (
// Equation(s):
// \AR4|register~6_combout  = (\reset1~q  & ((\aluSourceAR_src[9]~12_combout ) # ((\dr_mdr0|result[9]~6_combout  & \FWD_A3|register [0]))))

	.dataa(\reset1~q ),
	.datab(\aluSourceAR_src[9]~12_combout ),
	.datac(\dr_mdr0|result[9]~6_combout ),
	.datad(\FWD_A3|register [0]),
	.cin(gnd),
	.combout(\AR4|register~6_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~6 .lut_mask = 16'hA888;
defparam \AR4|register~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N5
dffeas \AR4|register[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[9] .is_wysiwyg = "true";
defparam \AR4|register[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y28_N0
cycloneive_ram_block \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\control3_4|p3_4_memWren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR4|register [9],\AR4|register [8]}),
	.portaaddr({\dr0|register [11],\dr0|register [10],\dr0|register [9],\dr0|register [8],\dr0|register [7],\dr0|register [6],\dr0|register [5],\dr0|register [4],\dr0|register [3],\dr0|register [2],\dr0|register [1],\dr0|register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "random.mif";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h93046CEE9BC19966ABA6A121B37730697134ABEE038FF3A7E9C4B6C1D82A57C17AF5EB95A4E9990049FF9F08418F10060009C5922732FA852DB4E927A1A55CA2404FEDFED88BAC10CF860A3706E25322A80A1D51B1A2ECA9303580F40EE4A0BF79CE72C2183F2E38133B517A0FBAC81F4BA7DE8D623FEBECB82E73CA3911731BB42BDDC358F032378D9515BDA409B1351D574F222E5A581689AFCD42FD17CD27391D15130B2C638E4614B763D8A8BE1804C9BB66B2E8B40566D90213BCA7018A9905F9B1CB7FDBA62A10E836D90CC795401EBD0867961B37785CA4036327EAB6468B68F1CC1B5D8D3DBF460360B68AC847C4B88D9A1F5503DEF8AE67D02D4054;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hF3C0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N17
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hCFC0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N11
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hF3C0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N29
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hCFC0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N23
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cycloneive_lcell_comb \AR4|register~10 (
// Equation(s):
// \AR4|register~10_combout  = (\reset1~q  & ((\aluSourceAR_src[5]~20_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[5]~10_combout ))))

	.dataa(\aluSourceAR_src[5]~20_combout ),
	.datab(\FWD_A3|register [0]),
	.datac(\reset1~q ),
	.datad(\dr_mdr0|result[5]~10_combout ),
	.cin(gnd),
	.combout(\AR4|register~10_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~10 .lut_mask = 16'hE0A0;
defparam \AR4|register~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N31
dffeas \AR4|register[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[5] .is_wysiwyg = "true";
defparam \AR4|register[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y25_N0
cycloneive_ram_block \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\control3_4|p3_4_memWren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR4|register [5],\AR4|register [4]}),
	.portaaddr({\dr0|register [11],\dr0|register [10],\dr0|register [9],\dr0|register [8],\dr0|register [7],\dr0|register [6],\dr0|register [5],\dr0|register [4],\dr0|register [3],\dr0|register [2],\dr0|register [1],\dr0|register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "random.mif";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'hB07453F33CC032FE727C0B7A21B66450D2A33A229D845769FFB3DB6CEA7E4751171275791B52D4F292A6471B5A2A3B11D8EF00930CC56DDA0EE3AC79C40987FACF675F67710CF7D31C499A5AE0CDB77C4DF1326C10CB3AD0C309397CEC0CAD5EC70766C50BE16251DC75D76DD9B65A45F3A719A81DC9A7A078FC0552F9D8D37FFFBE454C30391C5A5D60197AD6A21CCFE528629B29BC4701B96AE27C01F7BFE5C5D3EAA24C74600125B41723190202A3F9E0F65BA3EE0681A7DAEAF840B9BB4FBFE24B361A08696AD9A7C6AFD6727C7328B5133431D0642F6F78004B95D20B909E00BE3355E5807B59BDF8C6B69A6AEDA900B93DF4433B2B4389C66D67E202A8;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFC30;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N1
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hCACA;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N19
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hCFC0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N5
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hACAC;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N31
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N22
cycloneive_io_ibuf \in[3]~input (
	.i(in[3]),
	.ibar(gnd),
	.o(\in[3]~input_o ));
// synopsys translate_off
defparam \in[3]~input .bus_hold = "false";
defparam \in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneive_lcell_comb \mdr0|register~12 (
// Equation(s):
// \mdr0|register~12_combout  = (\control4|p4_data_input~q  & ((\in[3]~input_o ))) # (!\control4|p4_data_input~q  & (\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [3]))

	.dataa(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\control4|p4_data_input~q ),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\mdr0|register~12_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~12 .lut_mask = 16'hEE22;
defparam \mdr0|register~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N9
dffeas \mdr0|register[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[3] .is_wysiwyg = "true";
defparam \mdr0|register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneive_lcell_comb \registerFile0|r~32 (
// Equation(s):
// \registerFile0|r~32_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & ((\mdr0|register [3]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [3]))))

	.dataa(\DR5|register [3]),
	.datab(\mdr0|register [3]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\registerFile0|r~32_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~32 .lut_mask = 16'hCA00;
defparam \registerFile0|r~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N21
dffeas \registerFile0|r[1][3] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][3] .is_wysiwyg = "true";
defparam \registerFile0|r[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N21
dffeas \registerFile0|r[0][3] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][3] .is_wysiwyg = "true";
defparam \registerFile0|r[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cycloneive_lcell_comb \ar0|register~62 (
// Equation(s):
// \ar0|register~62_combout  = (\ir0|ir [12] & (((\ir0|ir [11])))) # (!\ir0|ir [12] & ((\ir0|ir [11] & (\registerFile0|r[1][3]~q )) # (!\ir0|ir [11] & ((\registerFile0|r[0][3]~q )))))

	.dataa(\ir0|ir [12]),
	.datab(\registerFile0|r[1][3]~q ),
	.datac(\registerFile0|r[0][3]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~62_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~62 .lut_mask = 16'hEE50;
defparam \ar0|register~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N11
dffeas \registerFile0|r[2][3] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][3] .is_wysiwyg = "true";
defparam \registerFile0|r[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \registerFile0|r[3][3] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile0|r~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][3] .is_wysiwyg = "true";
defparam \registerFile0|r[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cycloneive_lcell_comb \ar0|register~63 (
// Equation(s):
// \ar0|register~63_combout  = (\ir0|ir [12] & ((\ar0|register~62_combout  & ((\registerFile0|r[3][3]~q ))) # (!\ar0|register~62_combout  & (\registerFile0|r[2][3]~q )))) # (!\ir0|ir [12] & (\ar0|register~62_combout ))

	.dataa(\ir0|ir [12]),
	.datab(\ar0|register~62_combout ),
	.datac(\registerFile0|r[2][3]~q ),
	.datad(\registerFile0|r[3][3]~q ),
	.cin(gnd),
	.combout(\ar0|register~63_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~63 .lut_mask = 16'hEC64;
defparam \ar0|register~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \registerFile0|r[5][3] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][3] .is_wysiwyg = "true";
defparam \registerFile0|r[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \registerFile0|r[7][3] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][3] .is_wysiwyg = "true";
defparam \registerFile0|r[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N9
dffeas \registerFile0|r[4][3] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][3] .is_wysiwyg = "true";
defparam \registerFile0|r[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \registerFile0|r[6][3] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][3] .is_wysiwyg = "true";
defparam \registerFile0|r[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cycloneive_lcell_comb \ar0|register~60 (
// Equation(s):
// \ar0|register~60_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][3]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][3]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][3]~q ),
	.datad(\registerFile0|r[6][3]~q ),
	.cin(gnd),
	.combout(\ar0|register~60_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~60 .lut_mask = 16'hBA98;
defparam \ar0|register~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneive_lcell_comb \ar0|register~61 (
// Equation(s):
// \ar0|register~61_combout  = (\ir0|ir [11] & ((\ar0|register~60_combout  & ((\registerFile0|r[7][3]~q ))) # (!\ar0|register~60_combout  & (\registerFile0|r[5][3]~q )))) # (!\ir0|ir [11] & (((\ar0|register~60_combout ))))

	.dataa(\ir0|ir [11]),
	.datab(\registerFile0|r[5][3]~q ),
	.datac(\registerFile0|r[7][3]~q ),
	.datad(\ar0|register~60_combout ),
	.cin(gnd),
	.combout(\ar0|register~61_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~61 .lut_mask = 16'hF588;
defparam \ar0|register~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \ar0|register~64 (
// Equation(s):
// \ar0|register~64_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & ((\ar0|register~61_combout ))) # (!\ir0|ir [13] & (\ar0|register~63_combout ))))

	.dataa(\ar0|register~63_combout ),
	.datab(\ir0|ir [13]),
	.datac(\ar0|register~61_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\ar0|register~64_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~64 .lut_mask = 16'h00E2;
defparam \ar0|register~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \ar0|register[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[3] .is_wysiwyg = "true";
defparam \ar0|register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cycloneive_lcell_comb \aluSourceAR_src[3]~24 (
// Equation(s):
// \aluSourceAR_src[3]~24_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & (\dr0|register [3])) # (!\FWD_A3|register [1] & ((\ar0|register [3])))))

	.dataa(\FWD_A3|register [0]),
	.datab(\FWD_A3|register [1]),
	.datac(\dr0|register [3]),
	.datad(\ar0|register [3]),
	.cin(gnd),
	.combout(\aluSourceAR_src[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[3]~24 .lut_mask = 16'h5140;
defparam \aluSourceAR_src[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cycloneive_lcell_comb \aluSourceAR_src[3]~25 (
// Equation(s):
// \aluSourceAR_src[3]~25_combout  = (\aluSourceAR_src[3]~24_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[3]~12_combout ))

	.dataa(\FWD_A3|register [0]),
	.datab(\dr_mdr0|result[3]~12_combout ),
	.datac(gnd),
	.datad(\aluSourceAR_src[3]~24_combout ),
	.cin(gnd),
	.combout(\aluSourceAR_src[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[3]~25 .lut_mask = 16'hFF88;
defparam \aluSourceAR_src[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneive_lcell_comb \alu0|Add0~14 (
// Equation(s):
// \alu0|Add0~14_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & ((!\IR3|ir [3]))) # (!\control3|p3_ar_ir~q  & (!\aluSourceAR_src[3]~25_combout ))))

	.dataa(\aluSourceAR_src[3]~25_combout ),
	.datab(\control0|always1~0_combout ),
	.datac(\control3|p3_ar_ir~q ),
	.datad(\IR3|ir [3]),
	.cin(gnd),
	.combout(\alu0|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~14 .lut_mask = 16'hC939;
defparam \alu0|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cycloneive_lcell_comb \aluSourceAR_src[2]~27 (
// Equation(s):
// \aluSourceAR_src[2]~27_combout  = (\aluSourceAR_src[2]~26_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[2]~13_combout ))

	.dataa(gnd),
	.datab(\FWD_A3|register [0]),
	.datac(\aluSourceAR_src[2]~26_combout ),
	.datad(\dr_mdr0|result[2]~13_combout ),
	.cin(gnd),
	.combout(\aluSourceAR_src[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[2]~27 .lut_mask = 16'hFCF0;
defparam \aluSourceAR_src[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cycloneive_lcell_comb \alu0|Add0~15 (
// Equation(s):
// \alu0|Add0~15_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & (!\IR3|ir [2])) # (!\control3|p3_ar_ir~q  & ((!\aluSourceAR_src[2]~27_combout )))))

	.dataa(\IR3|ir [2]),
	.datab(\aluSourceAR_src[2]~27_combout ),
	.datac(\control3|p3_ar_ir~q ),
	.datad(\control0|always1~0_combout ),
	.cin(gnd),
	.combout(\alu0|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~15 .lut_mask = 16'hAC53;
defparam \alu0|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N7
dffeas \registerFile0|r[6][1] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][1] .is_wysiwyg = "true";
defparam \registerFile0|r[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneive_lcell_comb \ar0|register~70 (
// Equation(s):
// \ar0|register~70_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][1]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][1]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][1]~q ),
	.datad(\registerFile0|r[6][1]~q ),
	.cin(gnd),
	.combout(\ar0|register~70_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~70 .lut_mask = 16'hBA98;
defparam \ar0|register~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \registerFile0|r[5][1] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][1] .is_wysiwyg = "true";
defparam \registerFile0|r[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N11
dffeas \registerFile0|r[7][1] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][1] .is_wysiwyg = "true";
defparam \registerFile0|r[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneive_lcell_comb \ar0|register~71 (
// Equation(s):
// \ar0|register~71_combout  = (\ar0|register~70_combout  & (((\registerFile0|r[7][1]~q ) # (!\ir0|ir [11])))) # (!\ar0|register~70_combout  & (\registerFile0|r[5][1]~q  & ((\ir0|ir [11]))))

	.dataa(\ar0|register~70_combout ),
	.datab(\registerFile0|r[5][1]~q ),
	.datac(\registerFile0|r[7][1]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~71_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~71 .lut_mask = 16'hE4AA;
defparam \ar0|register~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N1
dffeas \registerFile0|r[1][1] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][1] .is_wysiwyg = "true";
defparam \registerFile0|r[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N7
dffeas \registerFile0|r[0][1] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][1] .is_wysiwyg = "true";
defparam \registerFile0|r[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cycloneive_lcell_comb \ar0|register~72 (
// Equation(s):
// \ar0|register~72_combout  = (\ir0|ir [12] & (((\ir0|ir [11])))) # (!\ir0|ir [12] & ((\ir0|ir [11] & (\registerFile0|r[1][1]~q )) # (!\ir0|ir [11] & ((\registerFile0|r[0][1]~q )))))

	.dataa(\ir0|ir [12]),
	.datab(\registerFile0|r[1][1]~q ),
	.datac(\registerFile0|r[0][1]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~72_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~72 .lut_mask = 16'hEE50;
defparam \ar0|register~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N11
dffeas \registerFile0|r[3][1] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile0|r~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][1] .is_wysiwyg = "true";
defparam \registerFile0|r[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \registerFile0|r[2][1] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][1] .is_wysiwyg = "true";
defparam \registerFile0|r[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneive_lcell_comb \ar0|register~73 (
// Equation(s):
// \ar0|register~73_combout  = (\ar0|register~72_combout  & ((\registerFile0|r[3][1]~q ) # ((!\ir0|ir [12])))) # (!\ar0|register~72_combout  & (((\registerFile0|r[2][1]~q  & \ir0|ir [12]))))

	.dataa(\ar0|register~72_combout ),
	.datab(\registerFile0|r[3][1]~q ),
	.datac(\registerFile0|r[2][1]~q ),
	.datad(\ir0|ir [12]),
	.cin(gnd),
	.combout(\ar0|register~73_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~73 .lut_mask = 16'hD8AA;
defparam \ar0|register~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \ar0|register~74 (
// Equation(s):
// \ar0|register~74_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & (\ar0|register~71_combout )) # (!\ir0|ir [13] & ((\ar0|register~73_combout )))))

	.dataa(\ar0|register~71_combout ),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ar0|register~73_combout ),
	.datad(\ir0|ir [13]),
	.cin(gnd),
	.combout(\ar0|register~74_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~74 .lut_mask = 16'h2230;
defparam \ar0|register~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \ar0|register[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[1] .is_wysiwyg = "true";
defparam \ar0|register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneive_lcell_comb \aluSourceAR_src[1]~28 (
// Equation(s):
// \aluSourceAR_src[1]~28_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & (\dr0|register [1])) # (!\FWD_A3|register [1] & ((\ar0|register [1])))))

	.dataa(\FWD_A3|register [0]),
	.datab(\dr0|register [1]),
	.datac(\ar0|register [1]),
	.datad(\FWD_A3|register [1]),
	.cin(gnd),
	.combout(\aluSourceAR_src[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[1]~28 .lut_mask = 16'h4450;
defparam \aluSourceAR_src[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
cycloneive_lcell_comb \AR4|register~14 (
// Equation(s):
// \AR4|register~14_combout  = (\reset1~q  & ((\aluSourceAR_src[1]~28_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[1]~14_combout ))))

	.dataa(\aluSourceAR_src[1]~28_combout ),
	.datab(\reset1~q ),
	.datac(\FWD_A3|register [0]),
	.datad(\dr_mdr0|result[1]~14_combout ),
	.cin(gnd),
	.combout(\AR4|register~14_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~14 .lut_mask = 16'hC888;
defparam \AR4|register~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N21
dffeas \AR4|register[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[1] .is_wysiwyg = "true";
defparam \AR4|register[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y29_N0
cycloneive_ram_block \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\control3_4|p3_4_memWren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AR4|register [1],\AR4|register [0]}),
	.portaaddr({\dr0|register [11],\dr0|register [10],\dr0|register [9],\dr0|register [8],\dr0|register [7],\dr0|register [6],\dr0|register [5],\dr0|register [4],\dr0|register [3],\dr0|register [2],\dr0|register [1],\dr0|register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "random.mif";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h885A3073F07937383EFF166A8309E716991DD1A027F248E477FB86AFE63D362419B24A9B99C5648E4A7E65BEEABA7A781F3D0ACD8F7E03BEB5B16D2D6A97A700CA0166B175C8262D80938ADC42156A65CD5CF6AD3745C197A4E6B412AF6EEA7E14D55CB502411CA2C5BBD4E358D2D4C1C36F97915C4D73E494E105DC52E2B213C25BC2AEF59286A64B729782D7487C4C90007F22C539444DA18C457515CDAB5A611CAD39C3AC933EBD8C967704F18962E2D930D2109315732677EC9D84FD0BC7DA67AA063998229E06DC02B6401DFC6F84DAA6C8945AE32EB0EFAF6175D3405BA9CFFAED21AEA4D6B4E415BF285EE4A4335002102DC180F8E6F27030B612B7B0;
defparam \ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N2
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hB8B8;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N3
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hF3C0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N25
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N8
cycloneive_io_ibuf \in[1]~input (
	.i(in[1]),
	.ibar(gnd),
	.o(\in[1]~input_o ));
// synopsys translate_off
defparam \in[1]~input .bus_hold = "false";
defparam \in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cycloneive_lcell_comb \mdr0|register~14 (
// Equation(s):
// \mdr0|register~14_combout  = (\control4|p4_data_input~q  & ((\in[1]~input_o ))) # (!\control4|p4_data_input~q  & (\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [1]))

	.dataa(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(gnd),
	.datac(\control4|p4_data_input~q ),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\mdr0|register~14_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~14 .lut_mask = 16'hFA0A;
defparam \mdr0|register~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N31
dffeas \mdr0|register[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[1] .is_wysiwyg = "true";
defparam \mdr0|register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cycloneive_lcell_comb \dr_mdr0|result[1]~14 (
// Equation(s):
// \dr_mdr0|result[1]~14_combout  = (\control5|p5_dr_mdr~q  & (\mdr0|register [1])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [1])))

	.dataa(\control5|p5_dr_mdr~q ),
	.datab(gnd),
	.datac(\mdr0|register [1]),
	.datad(\DR5|register [1]),
	.cin(gnd),
	.combout(\dr_mdr0|result[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[1]~14 .lut_mask = 16'hF5A0;
defparam \dr_mdr0|result[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneive_lcell_comb \aluSourceAR_src[1]~29 (
// Equation(s):
// \aluSourceAR_src[1]~29_combout  = (\aluSourceAR_src[1]~28_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[1]~14_combout ))

	.dataa(\aluSourceAR_src[1]~28_combout ),
	.datab(gnd),
	.datac(\FWD_A3|register [0]),
	.datad(\dr_mdr0|result[1]~14_combout ),
	.cin(gnd),
	.combout(\aluSourceAR_src[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[1]~29 .lut_mask = 16'hFAAA;
defparam \aluSourceAR_src[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneive_lcell_comb \alu0|Add0~16 (
// Equation(s):
// \alu0|Add0~16_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & ((!\IR3|ir [1]))) # (!\control3|p3_ar_ir~q  & (!\aluSourceAR_src[1]~29_combout ))))

	.dataa(\control3|p3_ar_ir~q ),
	.datab(\aluSourceAR_src[1]~29_combout ),
	.datac(\IR3|ir [1]),
	.datad(\control0|always1~0_combout ),
	.cin(gnd),
	.combout(\alu0|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~16 .lut_mask = 16'hE41B;
defparam \alu0|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cycloneive_lcell_comb \alu0|Add0~23 (
// Equation(s):
// \alu0|Add0~23_combout  = ((\aluSourceBR[1]~30_combout  $ (\alu0|Add0~16_combout  $ (!\alu0|Add0~22 )))) # (GND)
// \alu0|Add0~24  = CARRY((\aluSourceBR[1]~30_combout  & ((\alu0|Add0~16_combout ) # (!\alu0|Add0~22 ))) # (!\aluSourceBR[1]~30_combout  & (\alu0|Add0~16_combout  & !\alu0|Add0~22 )))

	.dataa(\aluSourceBR[1]~30_combout ),
	.datab(\alu0|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~22 ),
	.combout(\alu0|Add0~23_combout ),
	.cout(\alu0|Add0~24 ));
// synopsys translate_off
defparam \alu0|Add0~23 .lut_mask = 16'h698E;
defparam \alu0|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cycloneive_lcell_comb \alu0|Add0~25 (
// Equation(s):
// \alu0|Add0~25_combout  = (\aluSourceBR[2]~28_combout  & ((\alu0|Add0~15_combout  & (\alu0|Add0~24  & VCC)) # (!\alu0|Add0~15_combout  & (!\alu0|Add0~24 )))) # (!\aluSourceBR[2]~28_combout  & ((\alu0|Add0~15_combout  & (!\alu0|Add0~24 )) # 
// (!\alu0|Add0~15_combout  & ((\alu0|Add0~24 ) # (GND)))))
// \alu0|Add0~26  = CARRY((\aluSourceBR[2]~28_combout  & (!\alu0|Add0~15_combout  & !\alu0|Add0~24 )) # (!\aluSourceBR[2]~28_combout  & ((!\alu0|Add0~24 ) # (!\alu0|Add0~15_combout ))))

	.dataa(\aluSourceBR[2]~28_combout ),
	.datab(\alu0|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~24 ),
	.combout(\alu0|Add0~25_combout ),
	.cout(\alu0|Add0~26 ));
// synopsys translate_off
defparam \alu0|Add0~25 .lut_mask = 16'h9617;
defparam \alu0|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cycloneive_lcell_comb \alu0|Add0~27 (
// Equation(s):
// \alu0|Add0~27_combout  = ((\aluSourceBR[3]~26_combout  $ (\alu0|Add0~14_combout  $ (!\alu0|Add0~26 )))) # (GND)
// \alu0|Add0~28  = CARRY((\aluSourceBR[3]~26_combout  & ((\alu0|Add0~14_combout ) # (!\alu0|Add0~26 ))) # (!\aluSourceBR[3]~26_combout  & (\alu0|Add0~14_combout  & !\alu0|Add0~26 )))

	.dataa(\aluSourceBR[3]~26_combout ),
	.datab(\alu0|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~26 ),
	.combout(\alu0|Add0~27_combout ),
	.cout(\alu0|Add0~28 ));
// synopsys translate_off
defparam \alu0|Add0~27 .lut_mask = 16'h698E;
defparam \alu0|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cycloneive_lcell_comb \alu0|Add0~29 (
// Equation(s):
// \alu0|Add0~29_combout  = (\aluSourceBR[4]~24_combout  & ((\alu0|Add0~13_combout  & (\alu0|Add0~28  & VCC)) # (!\alu0|Add0~13_combout  & (!\alu0|Add0~28 )))) # (!\aluSourceBR[4]~24_combout  & ((\alu0|Add0~13_combout  & (!\alu0|Add0~28 )) # 
// (!\alu0|Add0~13_combout  & ((\alu0|Add0~28 ) # (GND)))))
// \alu0|Add0~30  = CARRY((\aluSourceBR[4]~24_combout  & (!\alu0|Add0~13_combout  & !\alu0|Add0~28 )) # (!\aluSourceBR[4]~24_combout  & ((!\alu0|Add0~28 ) # (!\alu0|Add0~13_combout ))))

	.dataa(\aluSourceBR[4]~24_combout ),
	.datab(\alu0|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~28 ),
	.combout(\alu0|Add0~29_combout ),
	.cout(\alu0|Add0~30 ));
// synopsys translate_off
defparam \alu0|Add0~29 .lut_mask = 16'h9617;
defparam \alu0|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cycloneive_lcell_comb \alu0|Add0~31 (
// Equation(s):
// \alu0|Add0~31_combout  = ((\alu0|Add0~12_combout  $ (\aluSourceBR[5]~22_combout  $ (!\alu0|Add0~30 )))) # (GND)
// \alu0|Add0~32  = CARRY((\alu0|Add0~12_combout  & ((\aluSourceBR[5]~22_combout ) # (!\alu0|Add0~30 ))) # (!\alu0|Add0~12_combout  & (\aluSourceBR[5]~22_combout  & !\alu0|Add0~30 )))

	.dataa(\alu0|Add0~12_combout ),
	.datab(\aluSourceBR[5]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~30 ),
	.combout(\alu0|Add0~31_combout ),
	.cout(\alu0|Add0~32 ));
// synopsys translate_off
defparam \alu0|Add0~31 .lut_mask = 16'h698E;
defparam \alu0|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cycloneive_lcell_comb \alu0|Add0~33 (
// Equation(s):
// \alu0|Add0~33_combout  = (\alu0|Add0~11_combout  & ((\aluSourceBR[6]~20_combout  & (\alu0|Add0~32  & VCC)) # (!\aluSourceBR[6]~20_combout  & (!\alu0|Add0~32 )))) # (!\alu0|Add0~11_combout  & ((\aluSourceBR[6]~20_combout  & (!\alu0|Add0~32 )) # 
// (!\aluSourceBR[6]~20_combout  & ((\alu0|Add0~32 ) # (GND)))))
// \alu0|Add0~34  = CARRY((\alu0|Add0~11_combout  & (!\aluSourceBR[6]~20_combout  & !\alu0|Add0~32 )) # (!\alu0|Add0~11_combout  & ((!\alu0|Add0~32 ) # (!\aluSourceBR[6]~20_combout ))))

	.dataa(\alu0|Add0~11_combout ),
	.datab(\aluSourceBR[6]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~32 ),
	.combout(\alu0|Add0~33_combout ),
	.cout(\alu0|Add0~34 ));
// synopsys translate_off
defparam \alu0|Add0~33 .lut_mask = 16'h9617;
defparam \alu0|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cycloneive_lcell_comb \alu0|Add0~35 (
// Equation(s):
// \alu0|Add0~35_combout  = ((\aluSourceBR[7]~18_combout  $ (\alu0|Add0~10_combout  $ (!\alu0|Add0~34 )))) # (GND)
// \alu0|Add0~36  = CARRY((\aluSourceBR[7]~18_combout  & ((\alu0|Add0~10_combout ) # (!\alu0|Add0~34 ))) # (!\aluSourceBR[7]~18_combout  & (\alu0|Add0~10_combout  & !\alu0|Add0~34 )))

	.dataa(\aluSourceBR[7]~18_combout ),
	.datab(\alu0|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~34 ),
	.combout(\alu0|Add0~35_combout ),
	.cout(\alu0|Add0~36 ));
// synopsys translate_off
defparam \alu0|Add0~35 .lut_mask = 16'h698E;
defparam \alu0|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneive_lcell_comb \alu0|Add0~37 (
// Equation(s):
// \alu0|Add0~37_combout  = (\aluSourceBR[8]~16_combout  & ((\alu0|Add0~9_combout  & (\alu0|Add0~36  & VCC)) # (!\alu0|Add0~9_combout  & (!\alu0|Add0~36 )))) # (!\aluSourceBR[8]~16_combout  & ((\alu0|Add0~9_combout  & (!\alu0|Add0~36 )) # 
// (!\alu0|Add0~9_combout  & ((\alu0|Add0~36 ) # (GND)))))
// \alu0|Add0~38  = CARRY((\aluSourceBR[8]~16_combout  & (!\alu0|Add0~9_combout  & !\alu0|Add0~36 )) # (!\aluSourceBR[8]~16_combout  & ((!\alu0|Add0~36 ) # (!\alu0|Add0~9_combout ))))

	.dataa(\aluSourceBR[8]~16_combout ),
	.datab(\alu0|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~36 ),
	.combout(\alu0|Add0~37_combout ),
	.cout(\alu0|Add0~38 ));
// synopsys translate_off
defparam \alu0|Add0~37 .lut_mask = 16'h9617;
defparam \alu0|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cycloneive_lcell_comb \alu0|Add0~39 (
// Equation(s):
// \alu0|Add0~39_combout  = ((\aluSourceBR[9]~14_combout  $ (\alu0|Add0~8_combout  $ (!\alu0|Add0~38 )))) # (GND)
// \alu0|Add0~40  = CARRY((\aluSourceBR[9]~14_combout  & ((\alu0|Add0~8_combout ) # (!\alu0|Add0~38 ))) # (!\aluSourceBR[9]~14_combout  & (\alu0|Add0~8_combout  & !\alu0|Add0~38 )))

	.dataa(\aluSourceBR[9]~14_combout ),
	.datab(\alu0|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~38 ),
	.combout(\alu0|Add0~39_combout ),
	.cout(\alu0|Add0~40 ));
// synopsys translate_off
defparam \alu0|Add0~39 .lut_mask = 16'h698E;
defparam \alu0|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cycloneive_lcell_comb \alu0|Add0~41 (
// Equation(s):
// \alu0|Add0~41_combout  = (\alu0|Add0~7_combout  & ((\aluSourceBR[10]~12_combout  & (\alu0|Add0~40  & VCC)) # (!\aluSourceBR[10]~12_combout  & (!\alu0|Add0~40 )))) # (!\alu0|Add0~7_combout  & ((\aluSourceBR[10]~12_combout  & (!\alu0|Add0~40 )) # 
// (!\aluSourceBR[10]~12_combout  & ((\alu0|Add0~40 ) # (GND)))))
// \alu0|Add0~42  = CARRY((\alu0|Add0~7_combout  & (!\aluSourceBR[10]~12_combout  & !\alu0|Add0~40 )) # (!\alu0|Add0~7_combout  & ((!\alu0|Add0~40 ) # (!\aluSourceBR[10]~12_combout ))))

	.dataa(\alu0|Add0~7_combout ),
	.datab(\aluSourceBR[10]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~40 ),
	.combout(\alu0|Add0~41_combout ),
	.cout(\alu0|Add0~42 ));
// synopsys translate_off
defparam \alu0|Add0~41 .lut_mask = 16'h9617;
defparam \alu0|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
cycloneive_lcell_comb \alu0|Add0~43 (
// Equation(s):
// \alu0|Add0~43_combout  = ((\alu0|Add0~6_combout  $ (\aluSourceBR[11]~10_combout  $ (!\alu0|Add0~42 )))) # (GND)
// \alu0|Add0~44  = CARRY((\alu0|Add0~6_combout  & ((\aluSourceBR[11]~10_combout ) # (!\alu0|Add0~42 ))) # (!\alu0|Add0~6_combout  & (\aluSourceBR[11]~10_combout  & !\alu0|Add0~42 )))

	.dataa(\alu0|Add0~6_combout ),
	.datab(\aluSourceBR[11]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~42 ),
	.combout(\alu0|Add0~43_combout ),
	.cout(\alu0|Add0~44 ));
// synopsys translate_off
defparam \alu0|Add0~43 .lut_mask = 16'h698E;
defparam \alu0|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cycloneive_lcell_comb \alu0|Add0~45 (
// Equation(s):
// \alu0|Add0~45_combout  = (\aluSourceBR[12]~8_combout  & ((\alu0|Add0~5_combout  & (\alu0|Add0~44  & VCC)) # (!\alu0|Add0~5_combout  & (!\alu0|Add0~44 )))) # (!\aluSourceBR[12]~8_combout  & ((\alu0|Add0~5_combout  & (!\alu0|Add0~44 )) # 
// (!\alu0|Add0~5_combout  & ((\alu0|Add0~44 ) # (GND)))))
// \alu0|Add0~46  = CARRY((\aluSourceBR[12]~8_combout  & (!\alu0|Add0~5_combout  & !\alu0|Add0~44 )) # (!\aluSourceBR[12]~8_combout  & ((!\alu0|Add0~44 ) # (!\alu0|Add0~5_combout ))))

	.dataa(\aluSourceBR[12]~8_combout ),
	.datab(\alu0|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~44 ),
	.combout(\alu0|Add0~45_combout ),
	.cout(\alu0|Add0~46 ));
// synopsys translate_off
defparam \alu0|Add0~45 .lut_mask = 16'h9617;
defparam \alu0|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cycloneive_lcell_comb \dr0|register~7 (
// Equation(s):
// \dr0|register~7_combout  = (!\control3|p3_alu_shif~q  & ((\alu0|Mux10~2_combout  & ((\alu0|Add0~45_combout ))) # (!\alu0|Mux10~2_combout  & (\alu0|Mux4~1_combout ))))

	.dataa(\alu0|Mux4~1_combout ),
	.datab(\alu0|Add0~45_combout ),
	.datac(\control3|p3_alu_shif~q ),
	.datad(\alu0|Mux10~2_combout ),
	.cin(gnd),
	.combout(\dr0|register~7_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~7 .lut_mask = 16'h0C0A;
defparam \dr0|register~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
cycloneive_lcell_comb \dr0|register~4 (
// Equation(s):
// \dr0|register~4_combout  = (\control3|p3_opcode [3] & (!\control3|p3_opcode [2] & \control3|p3_alu_shif~q )) # (!\control3|p3_opcode [3] & ((!\control3|p3_alu_shif~q )))

	.dataa(\control3|p3_opcode [2]),
	.datab(\control3|p3_opcode [3]),
	.datac(gnd),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~4_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~4 .lut_mask = 16'h4433;
defparam \dr0|register~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneive_lcell_comb \dr0|register~8 (
// Equation(s):
// \dr0|register~8_combout  = (\dr0|register~4_combout  & ((\dr0|register~7_combout ) # ((\shifter0|Mux17~3_combout  & \control3|p3_alu_shif~q ))))

	.dataa(\shifter0|Mux17~3_combout ),
	.datab(\dr0|register~7_combout ),
	.datac(\dr0|register~4_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~8_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~8 .lut_mask = 16'hE0C0;
defparam \dr0|register~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N19
dffeas \dr0|register[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[12] .is_wysiwyg = "true";
defparam \dr0|register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cycloneive_lcell_comb \ar0|register~15 (
// Equation(s):
// \ar0|register~15_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][12]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][12]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][12]~q ),
	.datad(\registerFile0|r[6][12]~q ),
	.cin(gnd),
	.combout(\ar0|register~15_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~15 .lut_mask = 16'hBA98;
defparam \ar0|register~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N14
cycloneive_lcell_comb \ar0|register~16 (
// Equation(s):
// \ar0|register~16_combout  = (\ar0|register~15_combout  & (((\registerFile0|r[7][12]~q ) # (!\ir0|ir [11])))) # (!\ar0|register~15_combout  & (\registerFile0|r[5][12]~q  & ((\ir0|ir [11]))))

	.dataa(\ar0|register~15_combout ),
	.datab(\registerFile0|r[5][12]~q ),
	.datac(\registerFile0|r[7][12]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~16_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~16 .lut_mask = 16'hE4AA;
defparam \ar0|register~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cycloneive_lcell_comb \ar0|register~17 (
// Equation(s):
// \ar0|register~17_combout  = (\ir0|ir [12] & (((\ir0|ir [11])))) # (!\ir0|ir [12] & ((\ir0|ir [11] & (\registerFile0|r[1][12]~q )) # (!\ir0|ir [11] & ((\registerFile0|r[0][12]~q )))))

	.dataa(\ir0|ir [12]),
	.datab(\registerFile0|r[1][12]~q ),
	.datac(\registerFile0|r[0][12]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~17_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~17 .lut_mask = 16'hEE50;
defparam \ar0|register~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cycloneive_lcell_comb \ar0|register~18 (
// Equation(s):
// \ar0|register~18_combout  = (\ar0|register~17_combout  & ((\registerFile0|r[3][12]~q ) # ((!\ir0|ir [12])))) # (!\ar0|register~17_combout  & (((\registerFile0|r[2][12]~q  & \ir0|ir [12]))))

	.dataa(\ar0|register~17_combout ),
	.datab(\registerFile0|r[3][12]~q ),
	.datac(\registerFile0|r[2][12]~q ),
	.datad(\ir0|ir [12]),
	.cin(gnd),
	.combout(\ar0|register~18_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~18 .lut_mask = 16'hD8AA;
defparam \ar0|register~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \ar0|register~19 (
// Equation(s):
// \ar0|register~19_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & (\ar0|register~16_combout )) # (!\ir0|ir [13] & ((\ar0|register~18_combout )))))

	.dataa(\ar0|register~16_combout ),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ar0|register~18_combout ),
	.datad(\ir0|ir [13]),
	.cin(gnd),
	.combout(\ar0|register~19_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~19 .lut_mask = 16'h2230;
defparam \ar0|register~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \ar0|register[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[12] .is_wysiwyg = "true";
defparam \ar0|register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneive_lcell_comb \aluSourceAR_src[12]~6 (
// Equation(s):
// \aluSourceAR_src[12]~6_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & (\dr0|register [12])) # (!\FWD_A3|register [1] & ((\ar0|register [12])))))

	.dataa(\dr0|register [12]),
	.datab(\FWD_A3|register [0]),
	.datac(\FWD_A3|register [1]),
	.datad(\ar0|register [12]),
	.cin(gnd),
	.combout(\aluSourceAR_src[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[12]~6 .lut_mask = 16'h2320;
defparam \aluSourceAR_src[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneive_lcell_comb \AR4|register~3 (
// Equation(s):
// \AR4|register~3_combout  = (\reset1~q  & ((\aluSourceAR_src[12]~6_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[12]~3_combout ))))

	.dataa(\reset1~q ),
	.datab(\aluSourceAR_src[12]~6_combout ),
	.datac(\FWD_A3|register [0]),
	.datad(\dr_mdr0|result[12]~3_combout ),
	.cin(gnd),
	.combout(\AR4|register~3_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~3 .lut_mask = 16'hA888;
defparam \AR4|register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N11
dffeas \AR4|register[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[12] .is_wysiwyg = "true";
defparam \AR4|register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cycloneive_lcell_comb \mdr0|register~2 (
// Equation(s):
// \mdr0|register~2_combout  = (\control4|p4_data_input~q  & (\in[13]~input_o )) # (!\control4|p4_data_input~q  & ((\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [13])))

	.dataa(\in[13]~input_o ),
	.datab(\control4|p4_data_input~q ),
	.datac(gnd),
	.datad(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\mdr0|register~2_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~2 .lut_mask = 16'hBB88;
defparam \mdr0|register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N3
dffeas \mdr0|register[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[13] .is_wysiwyg = "true";
defparam \mdr0|register[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneive_lcell_comb \dr_mdr0|result[13]~2 (
// Equation(s):
// \dr_mdr0|result[13]~2_combout  = (\control5|p5_dr_mdr~q  & ((\mdr0|register [13]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [13]))

	.dataa(gnd),
	.datab(\DR5|register [13]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\mdr0|register [13]),
	.cin(gnd),
	.combout(\dr_mdr0|result[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[13]~2 .lut_mask = 16'hFC0C;
defparam \dr_mdr0|result[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneive_lcell_comb \aluSourceAR_src[13]~5 (
// Equation(s):
// \aluSourceAR_src[13]~5_combout  = (\aluSourceAR_src[13]~4_combout ) # ((\dr_mdr0|result[13]~2_combout  & \FWD_A3|register [0]))

	.dataa(\dr_mdr0|result[13]~2_combout ),
	.datab(\FWD_A3|register [0]),
	.datac(\aluSourceAR_src[13]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\aluSourceAR_src[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[13]~5 .lut_mask = 16'hF8F8;
defparam \aluSourceAR_src[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneive_lcell_comb \alu0|Add0~4 (
// Equation(s):
// \alu0|Add0~4_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & ((!\IR3|ir [7]))) # (!\control3|p3_ar_ir~q  & (!\aluSourceAR_src[13]~5_combout ))))

	.dataa(\control3|p3_ar_ir~q ),
	.datab(\aluSourceAR_src[13]~5_combout ),
	.datac(\IR3|ir [7]),
	.datad(\control0|always1~0_combout ),
	.cin(gnd),
	.combout(\alu0|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~4 .lut_mask = 16'hE41B;
defparam \alu0|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cycloneive_lcell_comb \alu0|Add0~47 (
// Equation(s):
// \alu0|Add0~47_combout  = ((\alu0|Add0~4_combout  $ (\aluSourceBR[13]~6_combout  $ (!\alu0|Add0~46 )))) # (GND)
// \alu0|Add0~48  = CARRY((\alu0|Add0~4_combout  & ((\aluSourceBR[13]~6_combout ) # (!\alu0|Add0~46 ))) # (!\alu0|Add0~4_combout  & (\aluSourceBR[13]~6_combout  & !\alu0|Add0~46 )))

	.dataa(\alu0|Add0~4_combout ),
	.datab(\aluSourceBR[13]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~46 ),
	.combout(\alu0|Add0~47_combout ),
	.cout(\alu0|Add0~48 ));
// synopsys translate_off
defparam \alu0|Add0~47 .lut_mask = 16'h698E;
defparam \alu0|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneive_lcell_comb \alu0|Add0~49 (
// Equation(s):
// \alu0|Add0~49_combout  = (\aluSourceBR[14]~4_combout  & ((\alu0|Add0~3_combout  & (\alu0|Add0~48  & VCC)) # (!\alu0|Add0~3_combout  & (!\alu0|Add0~48 )))) # (!\aluSourceBR[14]~4_combout  & ((\alu0|Add0~3_combout  & (!\alu0|Add0~48 )) # 
// (!\alu0|Add0~3_combout  & ((\alu0|Add0~48 ) # (GND)))))
// \alu0|Add0~50  = CARRY((\aluSourceBR[14]~4_combout  & (!\alu0|Add0~3_combout  & !\alu0|Add0~48 )) # (!\aluSourceBR[14]~4_combout  & ((!\alu0|Add0~48 ) # (!\alu0|Add0~3_combout ))))

	.dataa(\aluSourceBR[14]~4_combout ),
	.datab(\alu0|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~48 ),
	.combout(\alu0|Add0~49_combout ),
	.cout(\alu0|Add0~50 ));
// synopsys translate_off
defparam \alu0|Add0~49 .lut_mask = 16'h9617;
defparam \alu0|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cycloneive_lcell_comb \ar_ir0|result[14]~12 (
// Equation(s):
// \ar_ir0|result[14]~12_combout  = (\control3|p3_ar_ir~q  & ((\IR3|ir [7]))) # (!\control3|p3_ar_ir~q  & (\aluSourceAR_src[14]~3_combout ))

	.dataa(\aluSourceAR_src[14]~3_combout ),
	.datab(gnd),
	.datac(\IR3|ir [7]),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\ar_ir0|result[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[14]~12 .lut_mask = 16'hF0AA;
defparam \ar_ir0|result[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
cycloneive_lcell_comb \alu0|Mux2~0 (
// Equation(s):
// \alu0|Mux2~0_combout  = (\alu0|Mux10~0_combout  & (!\control3|p3_opcode [2] & ((\ar_ir0|result[14]~12_combout ) # (\aluSourceBR[14]~4_combout )))) # (!\alu0|Mux10~0_combout  & ((\control3|p3_opcode [2]) # ((\ar_ir0|result[14]~12_combout  & 
// \aluSourceBR[14]~4_combout ))))

	.dataa(\ar_ir0|result[14]~12_combout ),
	.datab(\aluSourceBR[14]~4_combout ),
	.datac(\alu0|Mux10~0_combout ),
	.datad(\control3|p3_opcode [2]),
	.cin(gnd),
	.combout(\alu0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux2~0 .lut_mask = 16'h0FE8;
defparam \alu0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
cycloneive_lcell_comb \alu0|Mux2~1 (
// Equation(s):
// \alu0|Mux2~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[14]~12_combout  $ (((\alu0|Mux2~0_combout  & \aluSourceBR[14]~4_combout ))))) # (!\alu0|Mux10~1_combout  & (\alu0|Mux2~0_combout ))

	.dataa(\alu0|Mux2~0_combout ),
	.datab(\aluSourceBR[14]~4_combout ),
	.datac(\alu0|Mux10~1_combout ),
	.datad(\ar_ir0|result[14]~12_combout ),
	.cin(gnd),
	.combout(\alu0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux2~1 .lut_mask = 16'h7A8A;
defparam \alu0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cycloneive_lcell_comb \alu0|Mux2~2 (
// Equation(s):
// \alu0|Mux2~2_combout  = (!\control3|p3_opcode [3] & ((\alu0|Mux10~2_combout  & (\alu0|Add0~49_combout )) # (!\alu0|Mux10~2_combout  & ((\alu0|Mux2~1_combout )))))

	.dataa(\alu0|Add0~49_combout ),
	.datab(\alu0|Mux2~1_combout ),
	.datac(\alu0|Mux10~2_combout ),
	.datad(\control3|p3_opcode [3]),
	.cin(gnd),
	.combout(\alu0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux2~2 .lut_mask = 16'h00AC;
defparam \alu0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneive_lcell_comb \shifter0|ShiftLeft0~29 (
// Equation(s):
// \shifter0|ShiftLeft0~29_combout  = (\IR3|ir [0] & (\aluSourceBR[13]~6_combout  & (!\IR3|ir [1]))) # (!\IR3|ir [0] & (((\IR3|ir [1] & \aluSourceBR[12]~8_combout ))))

	.dataa(\aluSourceBR[13]~6_combout ),
	.datab(\IR3|ir [0]),
	.datac(\IR3|ir [1]),
	.datad(\aluSourceBR[12]~8_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~29 .lut_mask = 16'h3808;
defparam \shifter0|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneive_lcell_comb \shifter0|ShiftLeft0~24 (
// Equation(s):
// \shifter0|ShiftLeft0~24_combout  = (\shifter0|ShiftLeft1~6_combout  & ((\aluSourceBR[11]~9_combout ) # ((\dr_mdr0|result[11]~4_combout  & \FWD_B3|register [0]))))

	.dataa(\dr_mdr0|result[11]~4_combout ),
	.datab(\FWD_B3|register [0]),
	.datac(\aluSourceBR[11]~9_combout ),
	.datad(\shifter0|ShiftLeft1~6_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~24 .lut_mask = 16'hF800;
defparam \shifter0|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneive_lcell_comb \shifter0|ShiftLeft0~30 (
// Equation(s):
// \shifter0|ShiftLeft0~30_combout  = (\shifter0|ShiftLeft0~29_combout ) # ((\shifter0|ShiftLeft0~24_combout ) # ((\aluSourceBR[14]~4_combout  & \shifter0|ShiftLeft1~7_combout )))

	.dataa(\aluSourceBR[14]~4_combout ),
	.datab(\shifter0|ShiftLeft0~29_combout ),
	.datac(\shifter0|ShiftLeft1~7_combout ),
	.datad(\shifter0|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~30 .lut_mask = 16'hFFEC;
defparam \shifter0|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cycloneive_lcell_comb \shifter0|ShiftLeft1~31 (
// Equation(s):
// \shifter0|ShiftLeft1~31_combout  = (\IR3|ir [2] & ((\shifter0|ShiftLeft0~28_combout ))) # (!\IR3|ir [2] & (\shifter0|ShiftLeft0~30_combout ))

	.dataa(\shifter0|ShiftLeft0~30_combout ),
	.datab(\shifter0|ShiftLeft0~28_combout ),
	.datac(gnd),
	.datad(\IR3|ir [2]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~31 .lut_mask = 16'hCCAA;
defparam \shifter0|ShiftLeft1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cycloneive_lcell_comb \shifter0|ShiftLeft0~41 (
// Equation(s):
// \shifter0|ShiftLeft0~41_combout  = (\shifter0|ShiftLeft0~34_combout  & ((\IR3|ir [1]) # ((!\aluSourceBR[1]~30_combout ) # (!\IR3|ir [0]))))

	.dataa(\shifter0|ShiftLeft0~34_combout ),
	.datab(\IR3|ir [1]),
	.datac(\IR3|ir [0]),
	.datad(\aluSourceBR[1]~30_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~41 .lut_mask = 16'h8AAA;
defparam \shifter0|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneive_lcell_comb \shifter0|ShiftLeft0~31 (
// Equation(s):
// \shifter0|ShiftLeft0~31_combout  = (\shifter0|ShiftLeft1~6_combout  & ((\aluSourceBR[3]~26_combout ) # ((\shifter0|ShiftLeft0~10_combout  & \aluSourceBR[4]~24_combout )))) # (!\shifter0|ShiftLeft1~6_combout  & (\shifter0|ShiftLeft0~10_combout  & 
// (\aluSourceBR[4]~24_combout )))

	.dataa(\shifter0|ShiftLeft1~6_combout ),
	.datab(\shifter0|ShiftLeft0~10_combout ),
	.datac(\aluSourceBR[4]~24_combout ),
	.datad(\aluSourceBR[3]~26_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~31 .lut_mask = 16'hEAC0;
defparam \shifter0|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneive_lcell_comb \shifter0|ShiftLeft0~32 (
// Equation(s):
// \shifter0|ShiftLeft0~32_combout  = (\aluSourceBR[5]~22_combout  & ((\shifter0|ShiftLeft0~12_combout ) # ((\aluSourceBR[6]~20_combout  & \shifter0|ShiftLeft1~7_combout )))) # (!\aluSourceBR[5]~22_combout  & (\aluSourceBR[6]~20_combout  & 
// (\shifter0|ShiftLeft1~7_combout )))

	.dataa(\aluSourceBR[5]~22_combout ),
	.datab(\aluSourceBR[6]~20_combout ),
	.datac(\shifter0|ShiftLeft1~7_combout ),
	.datad(\shifter0|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~32 .lut_mask = 16'hEAC0;
defparam \shifter0|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N2
cycloneive_lcell_comb \shifter0|ShiftLeft0~33 (
// Equation(s):
// \shifter0|ShiftLeft0~33_combout  = (!\IR3|ir [2] & ((\shifter0|ShiftLeft0~31_combout ) # (\shifter0|ShiftLeft0~32_combout )))

	.dataa(gnd),
	.datab(\shifter0|ShiftLeft0~31_combout ),
	.datac(\shifter0|ShiftLeft0~32_combout ),
	.datad(\IR3|ir [2]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~33 .lut_mask = 16'h00FC;
defparam \shifter0|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cycloneive_lcell_comb \shifter0|ShiftLeft0~35 (
// Equation(s):
// \shifter0|ShiftLeft0~35_combout  = (\shifter0|ShiftLeft0~33_combout ) # ((\IR3|ir [2] & ((\shifter0|ShiftLeft0~40_combout ) # (!\shifter0|ShiftLeft0~41_combout ))))

	.dataa(\IR3|ir [2]),
	.datab(\shifter0|ShiftLeft0~41_combout ),
	.datac(\shifter0|ShiftLeft0~40_combout ),
	.datad(\shifter0|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~35 .lut_mask = 16'hFFA2;
defparam \shifter0|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cycloneive_lcell_comb \shifter0|ShiftLeft1~43 (
// Equation(s):
// \shifter0|ShiftLeft1~43_combout  = (\IR3|ir [2] & (!\shifter0|ShiftLeft0~41_combout )) # (!\IR3|ir [2] & (((\shifter0|ShiftLeft0~32_combout ) # (\shifter0|ShiftLeft0~31_combout ))))

	.dataa(\IR3|ir [2]),
	.datab(\shifter0|ShiftLeft0~41_combout ),
	.datac(\shifter0|ShiftLeft0~32_combout ),
	.datad(\shifter0|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~43_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~43 .lut_mask = 16'h7772;
defparam \shifter0|ShiftLeft1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cycloneive_lcell_comb \shifter0|Mux15~0 (
// Equation(s):
// \shifter0|Mux15~0_combout  = (\control3|p3_opcode [0] & ((\shifter0|ShiftLeft0~35_combout ) # ((\control3|p3_opcode [1])))) # (!\control3|p3_opcode [0] & (((\shifter0|ShiftLeft1~43_combout  & !\control3|p3_opcode [1]))))

	.dataa(\control3|p3_opcode [0]),
	.datab(\shifter0|ShiftLeft0~35_combout ),
	.datac(\shifter0|ShiftLeft1~43_combout ),
	.datad(\control3|p3_opcode [1]),
	.cin(gnd),
	.combout(\shifter0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux15~0 .lut_mask = 16'hAAD8;
defparam \shifter0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cycloneive_lcell_comb \shifter0|Mux15~1 (
// Equation(s):
// \shifter0|Mux15~1_combout  = (\IR3|ir [3] & (((\shifter0|Mux15~0_combout )))) # (!\IR3|ir [3] & ((\control3|p3_opcode [1] & ((\shifter0|Mux15~0_combout ))) # (!\control3|p3_opcode [1] & (\shifter0|ShiftLeft1~31_combout ))))

	.dataa(\IR3|ir [3]),
	.datab(\shifter0|ShiftLeft1~31_combout ),
	.datac(\shifter0|Mux15~0_combout ),
	.datad(\control3|p3_opcode [1]),
	.cin(gnd),
	.combout(\shifter0|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux15~1 .lut_mask = 16'hF0E4;
defparam \shifter0|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
cycloneive_lcell_comb \shifter0|WideOr0~0 (
// Equation(s):
// \shifter0|WideOr0~0_combout  = (!\IR3|ir [3] & ((\IR3|ir [2]) # ((\IR3|ir [1]) # (\IR3|ir [0]))))

	.dataa(\IR3|ir [2]),
	.datab(\IR3|ir [1]),
	.datac(\IR3|ir [3]),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|WideOr0~0 .lut_mask = 16'h0F0E;
defparam \shifter0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneive_lcell_comb \shifter0|sra~2 (
// Equation(s):
// \shifter0|sra~2_combout  = (\shifter0|WideOr0~0_combout  & ((\aluSourceBR[15]~1_combout ) # ((\aluSourceBR[15]~0_combout )))) # (!\shifter0|WideOr0~0_combout  & (((\aluSourceBR[14]~4_combout ))))

	.dataa(\aluSourceBR[15]~1_combout ),
	.datab(\aluSourceBR[14]~4_combout ),
	.datac(\aluSourceBR[15]~0_combout ),
	.datad(\shifter0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\shifter0|sra~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|sra~2 .lut_mask = 16'hFACC;
defparam \shifter0|sra~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneive_lcell_comb \shifter0|ShiftLeft1~8 (
// Equation(s):
// \shifter0|ShiftLeft1~8_combout  = (!\IR3|ir [1] & !\IR3|ir [2])

	.dataa(gnd),
	.datab(\IR3|ir [1]),
	.datac(\IR3|ir [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~8 .lut_mask = 16'h0303;
defparam \shifter0|ShiftLeft1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneive_lcell_comb \shifter0|ShiftRight0~18 (
// Equation(s):
// \shifter0|ShiftRight0~18_combout  = (\shifter0|ShiftLeft1~8_combout  & ((\IR3|ir [0] & ((\aluSourceBR[15]~2_combout ))) # (!\IR3|ir [0] & (\aluSourceBR[14]~4_combout ))))

	.dataa(\shifter0|ShiftLeft1~8_combout ),
	.datab(\aluSourceBR[14]~4_combout ),
	.datac(\IR3|ir [0]),
	.datad(\aluSourceBR[15]~2_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~18 .lut_mask = 16'hA808;
defparam \shifter0|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneive_lcell_comb \shifter0|ShiftRight0~19 (
// Equation(s):
// \shifter0|ShiftRight0~19_combout  = (!\IR3|ir [3] & \shifter0|ShiftRight0~18_combout )

	.dataa(gnd),
	.datab(\IR3|ir [3]),
	.datac(gnd),
	.datad(\shifter0|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~19 .lut_mask = 16'h3300;
defparam \shifter0|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneive_lcell_comb \shifter0|Mux15~2 (
// Equation(s):
// \shifter0|Mux15~2_combout  = (\shifter0|Mux15~1_combout  & (((\shifter0|sra~2_combout )) # (!\control3|p3_opcode [1]))) # (!\shifter0|Mux15~1_combout  & (\control3|p3_opcode [1] & ((\shifter0|ShiftRight0~19_combout ))))

	.dataa(\shifter0|Mux15~1_combout ),
	.datab(\control3|p3_opcode [1]),
	.datac(\shifter0|sra~2_combout ),
	.datad(\shifter0|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux15~2 .lut_mask = 16'hE6A2;
defparam \shifter0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cycloneive_lcell_comb \dr0|register~3 (
// Equation(s):
// \dr0|register~3_combout  = (\control3|p3_alu_shif~q  & (((\shifter0|Mux15~2_combout  & \shifter0|Mux18~0_combout )))) # (!\control3|p3_alu_shif~q  & (\alu0|Mux2~2_combout ))

	.dataa(\alu0|Mux2~2_combout ),
	.datab(\shifter0|Mux15~2_combout ),
	.datac(\shifter0|Mux18~0_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~3_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~3 .lut_mask = 16'hC0AA;
defparam \dr0|register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N1
dffeas \dr0|register[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[14] .is_wysiwyg = "true";
defparam \dr0|register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cycloneive_lcell_comb \DR5|register~1 (
// Equation(s):
// \DR5|register~1_combout  = (\reset1~q  & \dr0|register [14])

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\dr0|register [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR5|register~1_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~1 .lut_mask = 16'hA0A0;
defparam \DR5|register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N25
dffeas \DR5|register[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[14] .is_wysiwyg = "true";
defparam \DR5|register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N8
cycloneive_lcell_comb \registerFile0|r~21 (
// Equation(s):
// \registerFile0|r~21_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & (\mdr0|register [14])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [14])))))

	.dataa(\reset1~q ),
	.datab(\mdr0|register [14]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\DR5|register [14]),
	.cin(gnd),
	.combout(\registerFile0|r~21_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~21 .lut_mask = 16'h8A80;
defparam \registerFile0|r~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N19
dffeas \registerFile0|r[4][14] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][14] .is_wysiwyg = "true";
defparam \registerFile0|r[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N19
dffeas \registerFile0|r[6][14] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][14] .is_wysiwyg = "true";
defparam \registerFile0|r[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cycloneive_lcell_comb \ar0|register~5 (
// Equation(s):
// \ar0|register~5_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][14]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][14]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][14]~q ),
	.datad(\registerFile0|r[6][14]~q ),
	.cin(gnd),
	.combout(\ar0|register~5_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~5 .lut_mask = 16'hBA98;
defparam \ar0|register~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N7
dffeas \registerFile0|r[7][14] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][14] .is_wysiwyg = "true";
defparam \registerFile0|r[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N13
dffeas \registerFile0|r[5][14] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][14] .is_wysiwyg = "true";
defparam \registerFile0|r[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cycloneive_lcell_comb \ar0|register~6 (
// Equation(s):
// \ar0|register~6_combout  = (\ir0|ir [11] & ((\ar0|register~5_combout  & (\registerFile0|r[7][14]~q )) # (!\ar0|register~5_combout  & ((\registerFile0|r[5][14]~q ))))) # (!\ir0|ir [11] & (\ar0|register~5_combout ))

	.dataa(\ir0|ir [11]),
	.datab(\ar0|register~5_combout ),
	.datac(\registerFile0|r[7][14]~q ),
	.datad(\registerFile0|r[5][14]~q ),
	.cin(gnd),
	.combout(\ar0|register~6_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~6 .lut_mask = 16'hE6C4;
defparam \ar0|register~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N19
dffeas \registerFile0|r[0][14] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][14] .is_wysiwyg = "true";
defparam \registerFile0|r[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \registerFile0|r[1][14] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][14] .is_wysiwyg = "true";
defparam \registerFile0|r[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cycloneive_lcell_comb \ar0|register~7 (
// Equation(s):
// \ar0|register~7_combout  = (\ir0|ir [12] & (\ir0|ir [11])) # (!\ir0|ir [12] & ((\ir0|ir [11] & ((\registerFile0|r[1][14]~q ))) # (!\ir0|ir [11] & (\registerFile0|r[0][14]~q ))))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[0][14]~q ),
	.datad(\registerFile0|r[1][14]~q ),
	.cin(gnd),
	.combout(\ar0|register~7_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~7 .lut_mask = 16'hDC98;
defparam \ar0|register~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N9
dffeas \registerFile0|r[2][14] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][14] .is_wysiwyg = "true";
defparam \registerFile0|r[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N9
dffeas \registerFile0|r[3][14] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile0|r~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][14] .is_wysiwyg = "true";
defparam \registerFile0|r[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cycloneive_lcell_comb \ar0|register~8 (
// Equation(s):
// \ar0|register~8_combout  = (\ir0|ir [12] & ((\ar0|register~7_combout  & ((\registerFile0|r[3][14]~q ))) # (!\ar0|register~7_combout  & (\registerFile0|r[2][14]~q )))) # (!\ir0|ir [12] & (\ar0|register~7_combout ))

	.dataa(\ir0|ir [12]),
	.datab(\ar0|register~7_combout ),
	.datac(\registerFile0|r[2][14]~q ),
	.datad(\registerFile0|r[3][14]~q ),
	.cin(gnd),
	.combout(\ar0|register~8_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~8 .lut_mask = 16'hEC64;
defparam \ar0|register~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \ar0|register~9 (
// Equation(s):
// \ar0|register~9_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & (\ar0|register~6_combout )) # (!\ir0|ir [13] & ((\ar0|register~8_combout )))))

	.dataa(\ar0|register~6_combout ),
	.datab(\ir0|ir [13]),
	.datac(\ar0|register~8_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\ar0|register~9_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~9 .lut_mask = 16'h00B8;
defparam \ar0|register~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \ar0|register[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[14] .is_wysiwyg = "true";
defparam \ar0|register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cycloneive_lcell_comb \aluSourceAR_src[14]~2 (
// Equation(s):
// \aluSourceAR_src[14]~2_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & ((\dr0|register [14]))) # (!\FWD_A3|register [1] & (\ar0|register [14]))))

	.dataa(\ar0|register [14]),
	.datab(\FWD_A3|register [1]),
	.datac(\dr0|register [14]),
	.datad(\FWD_A3|register [0]),
	.cin(gnd),
	.combout(\aluSourceAR_src[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[14]~2 .lut_mask = 16'h00E2;
defparam \aluSourceAR_src[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N4
cycloneive_lcell_comb \AR4|register~1 (
// Equation(s):
// \AR4|register~1_combout  = (\reset1~q  & ((\aluSourceAR_src[14]~2_combout ) # ((\dr_mdr0|result[14]~1_combout  & \FWD_A3|register [0]))))

	.dataa(\dr_mdr0|result[14]~1_combout ),
	.datab(\aluSourceAR_src[14]~2_combout ),
	.datac(\reset1~q ),
	.datad(\FWD_A3|register [0]),
	.cin(gnd),
	.combout(\AR4|register~1_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~1 .lut_mask = 16'hE0C0;
defparam \AR4|register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N5
dffeas \AR4|register[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[14] .is_wysiwyg = "true";
defparam \AR4|register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneive_lcell_comb \mdr0|register~1 (
// Equation(s):
// \mdr0|register~1_combout  = (\control4|p4_data_input~q  & (\in[14]~input_o )) # (!\control4|p4_data_input~q  & ((\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [14])))

	.dataa(\control4|p4_data_input~q ),
	.datab(gnd),
	.datac(\in[14]~input_o ),
	.datad(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\mdr0|register~1_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~1 .lut_mask = 16'hF5A0;
defparam \mdr0|register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N27
dffeas \mdr0|register[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[14] .is_wysiwyg = "true";
defparam \mdr0|register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cycloneive_lcell_comb \dr_mdr0|result[14]~1 (
// Equation(s):
// \dr_mdr0|result[14]~1_combout  = (\control5|p5_dr_mdr~q  & (\mdr0|register [14])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [14])))

	.dataa(gnd),
	.datab(\mdr0|register [14]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\DR5|register [14]),
	.cin(gnd),
	.combout(\dr_mdr0|result[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[14]~1 .lut_mask = 16'hCFC0;
defparam \dr_mdr0|result[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneive_lcell_comb \br0|register~5 (
// Equation(s):
// \br0|register~5_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][14]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][14]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][14]~q ),
	.datad(\registerFile0|r[4][14]~q ),
	.cin(gnd),
	.combout(\br0|register~5_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~5 .lut_mask = 16'hB9A8;
defparam \br0|register~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneive_lcell_comb \br0|register~6 (
// Equation(s):
// \br0|register~6_combout  = (\ir0|ir [8] & ((\br0|register~5_combout  & ((\registerFile0|r[7][14]~q ))) # (!\br0|register~5_combout  & (\registerFile0|r[5][14]~q )))) # (!\ir0|ir [8] & (\br0|register~5_combout ))

	.dataa(\ir0|ir [8]),
	.datab(\br0|register~5_combout ),
	.datac(\registerFile0|r[5][14]~q ),
	.datad(\registerFile0|r[7][14]~q ),
	.cin(gnd),
	.combout(\br0|register~6_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~6 .lut_mask = 16'hEC64;
defparam \br0|register~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneive_lcell_comb \br0|register~7 (
// Equation(s):
// \br0|register~7_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][14]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][14]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][14]~q ),
	.datad(\registerFile0|r[0][14]~q ),
	.cin(gnd),
	.combout(\br0|register~7_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~7 .lut_mask = 16'hD9C8;
defparam \br0|register~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneive_lcell_comb \br0|register~8 (
// Equation(s):
// \br0|register~8_combout  = (\ir0|ir [9] & ((\br0|register~7_combout  & (\registerFile0|r[3][14]~q )) # (!\br0|register~7_combout  & ((\registerFile0|r[2][14]~q ))))) # (!\ir0|ir [9] & (((\br0|register~7_combout ))))

	.dataa(\registerFile0|r[3][14]~q ),
	.datab(\registerFile0|r[2][14]~q ),
	.datac(\ir0|ir [9]),
	.datad(\br0|register~7_combout ),
	.cin(gnd),
	.combout(\br0|register~8_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~8 .lut_mask = 16'hAFC0;
defparam \br0|register~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneive_lcell_comb \br0|register~9 (
// Equation(s):
// \br0|register~9_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & (\br0|register~6_combout )) # (!\ir0|ir [10] & ((\br0|register~8_combout )))))

	.dataa(\ir0|ir [10]),
	.datab(\br0|register~6_combout ),
	.datac(\br0|register~8_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\br0|register~9_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~9 .lut_mask = 16'h00D8;
defparam \br0|register~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N5
dffeas \br0|register[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[14] .is_wysiwyg = "true";
defparam \br0|register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneive_lcell_comb \aluSourceBR[14]~3 (
// Equation(s):
// \aluSourceBR[14]~3_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & (\dr0|register [14])) # (!\FWD_B3|register [1] & ((\br0|register [14])))))

	.dataa(\dr0|register [14]),
	.datab(\FWD_B3|register [0]),
	.datac(\FWD_B3|register [1]),
	.datad(\br0|register [14]),
	.cin(gnd),
	.combout(\aluSourceBR[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[14]~3 .lut_mask = 16'h2320;
defparam \aluSourceBR[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cycloneive_lcell_comb \aluSourceBR[14]~4 (
// Equation(s):
// \aluSourceBR[14]~4_combout  = (\aluSourceBR[14]~3_combout ) # ((\dr_mdr0|result[14]~1_combout  & \FWD_B3|register [0]))

	.dataa(gnd),
	.datab(\dr_mdr0|result[14]~1_combout ),
	.datac(\FWD_B3|register [0]),
	.datad(\aluSourceBR[14]~3_combout ),
	.cin(gnd),
	.combout(\aluSourceBR[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[14]~4 .lut_mask = 16'hFFC0;
defparam \aluSourceBR[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cycloneive_lcell_comb \shifter0|ShiftRight0~7 (
// Equation(s):
// \shifter0|ShiftRight0~7_combout  = (!\IR3|ir [1] & ((\IR3|ir [0] & ((\aluSourceBR[14]~4_combout ))) # (!\IR3|ir [0] & (\aluSourceBR[13]~6_combout ))))

	.dataa(\IR3|ir [1]),
	.datab(\aluSourceBR[13]~6_combout ),
	.datac(\aluSourceBR[14]~4_combout ),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~7 .lut_mask = 16'h5044;
defparam \shifter0|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cycloneive_lcell_comb \shifter0|ShiftRight0~39 (
// Equation(s):
// \shifter0|ShiftRight0~39_combout  = (\shifter0|ShiftRight0~7_combout ) # ((\IR3|ir [1] & ((\aluSourceBR[15]~0_combout ) # (\aluSourceBR[15]~1_combout ))))

	.dataa(\IR3|ir [1]),
	.datab(\shifter0|ShiftRight0~7_combout ),
	.datac(\aluSourceBR[15]~0_combout ),
	.datad(\aluSourceBR[15]~1_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~39 .lut_mask = 16'hEEEC;
defparam \shifter0|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cycloneive_lcell_comb \shifter0|ShiftRight0~17 (
// Equation(s):
// \shifter0|ShiftRight0~17_combout  = (!\IR3|ir [2] & ((\shifter0|ShiftRight0~7_combout ) # ((\shifter0|ShiftLeft0~10_combout  & \aluSourceBR[15]~2_combout ))))

	.dataa(\shifter0|ShiftLeft0~10_combout ),
	.datab(\shifter0|ShiftRight0~7_combout ),
	.datac(\aluSourceBR[15]~2_combout ),
	.datad(\IR3|ir [2]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~17 .lut_mask = 16'h00EC;
defparam \shifter0|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cycloneive_lcell_comb \shifter0|Mux16~0 (
// Equation(s):
// \shifter0|Mux16~0_combout  = (\shifter0|Mux18~4_combout  & (((\aluSourceBR[13]~6_combout ) # (\shifter0|Mux18~3_combout )))) # (!\shifter0|Mux18~4_combout  & (\shifter0|ShiftRight0~17_combout  & ((!\shifter0|Mux18~3_combout ))))

	.dataa(\shifter0|Mux18~4_combout ),
	.datab(\shifter0|ShiftRight0~17_combout ),
	.datac(\aluSourceBR[13]~6_combout ),
	.datad(\shifter0|Mux18~3_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux16~0 .lut_mask = 16'hAAE4;
defparam \shifter0|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cycloneive_lcell_comb \shifter0|Mux16~1 (
// Equation(s):
// \shifter0|Mux16~1_combout  = (\shifter0|Mux18~2_combout  & (((\shifter0|Mux16~0_combout )))) # (!\shifter0|Mux18~2_combout  & ((\shifter0|Mux16~0_combout  & ((\aluSourceBR[15]~2_combout ))) # (!\shifter0|Mux16~0_combout  & 
// (\shifter0|ShiftRight0~39_combout ))))

	.dataa(\shifter0|Mux18~2_combout ),
	.datab(\shifter0|ShiftRight0~39_combout ),
	.datac(\aluSourceBR[15]~2_combout ),
	.datad(\shifter0|Mux16~0_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux16~1 .lut_mask = 16'hFA44;
defparam \shifter0|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cycloneive_lcell_comb \shifter0|ShiftLeft1~14 (
// Equation(s):
// \shifter0|ShiftLeft1~14_combout  = (\aluSourceBR[3]~26_combout  & ((\shifter0|ShiftLeft0~10_combout ) # ((\shifter0|ShiftLeft1~7_combout  & \aluSourceBR[5]~22_combout )))) # (!\aluSourceBR[3]~26_combout  & (\shifter0|ShiftLeft1~7_combout  & 
// ((\aluSourceBR[5]~22_combout ))))

	.dataa(\aluSourceBR[3]~26_combout ),
	.datab(\shifter0|ShiftLeft1~7_combout ),
	.datac(\shifter0|ShiftLeft0~10_combout ),
	.datad(\aluSourceBR[5]~22_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~14_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~14 .lut_mask = 16'hECA0;
defparam \shifter0|ShiftLeft1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cycloneive_lcell_comb \shifter0|ShiftLeft1~13 (
// Equation(s):
// \shifter0|ShiftLeft1~13_combout  = (\IR3|ir [0] & ((\IR3|ir [1] & (\aluSourceBR[2]~28_combout )) # (!\IR3|ir [1] & ((\aluSourceBR[4]~24_combout )))))

	.dataa(\IR3|ir [0]),
	.datab(\aluSourceBR[2]~28_combout ),
	.datac(\IR3|ir [1]),
	.datad(\aluSourceBR[4]~24_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~13_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~13 .lut_mask = 16'h8A80;
defparam \shifter0|ShiftLeft1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cycloneive_lcell_comb \shifter0|ShiftLeft1~30 (
// Equation(s):
// \shifter0|ShiftLeft1~30_combout  = (\shifter0|ShiftLeft1~14_combout ) # (\shifter0|ShiftLeft1~13_combout )

	.dataa(\shifter0|ShiftLeft1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\shifter0|ShiftLeft1~13_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~30 .lut_mask = 16'hFFAA;
defparam \shifter0|ShiftLeft1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N24
cycloneive_lcell_comb \shifter0|ShiftLeft0~19 (
// Equation(s):
// \shifter0|ShiftLeft0~19_combout  = (\IR3|ir [1] & ((\IR3|ir [0] & (\aluSourceBR[14]~4_combout )) # (!\IR3|ir [0] & ((\aluSourceBR[15]~2_combout )))))

	.dataa(\aluSourceBR[14]~4_combout ),
	.datab(\aluSourceBR[15]~2_combout ),
	.datac(\IR3|ir [1]),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~19 .lut_mask = 16'hA0C0;
defparam \shifter0|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cycloneive_lcell_comb \shifter0|ShiftLeft1~18 (
// Equation(s):
// \shifter0|ShiftLeft1~18_combout  = (!\IR3|ir [1] & ((\IR3|ir [0] & (\aluSourceBR[0]~33_combout )) # (!\IR3|ir [0] & ((\aluSourceBR[1]~30_combout )))))

	.dataa(\IR3|ir [1]),
	.datab(\IR3|ir [0]),
	.datac(\aluSourceBR[0]~33_combout ),
	.datad(\aluSourceBR[1]~30_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~18_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~18 .lut_mask = 16'h5140;
defparam \shifter0|ShiftLeft1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneive_lcell_comb \shifter0|ShiftLeft0~25 (
// Equation(s):
// \shifter0|ShiftLeft0~25_combout  = (\IR3|ir [2] & (((\shifter0|ShiftLeft0~19_combout ) # (\shifter0|ShiftLeft1~18_combout )))) # (!\IR3|ir [2] & (\shifter0|ShiftLeft1~30_combout ))

	.dataa(\shifter0|ShiftLeft1~30_combout ),
	.datab(\shifter0|ShiftLeft0~19_combout ),
	.datac(\shifter0|ShiftLeft1~18_combout ),
	.datad(\IR3|ir [2]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~25 .lut_mask = 16'hFCAA;
defparam \shifter0|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneive_lcell_comb \shifter0|ShiftRight0~4 (
// Equation(s):
// \shifter0|ShiftRight0~4_combout  = (\shifter0|ShiftLeft0~10_combout  & ((\aluSourceBR[11]~9_combout ) # ((\dr_mdr0|result[11]~4_combout  & \FWD_B3|register [0]))))

	.dataa(\dr_mdr0|result[11]~4_combout ),
	.datab(\aluSourceBR[11]~9_combout ),
	.datac(\FWD_B3|register [0]),
	.datad(\shifter0|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~4 .lut_mask = 16'hEC00;
defparam \shifter0|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N4
cycloneive_lcell_comb \shifter0|ShiftLeft1~16 (
// Equation(s):
// \shifter0|ShiftLeft1~16_combout  = (\shifter0|ShiftLeft1~7_combout  & ((\aluSourceBR[13]~6_combout ) # ((\shifter0|ShiftLeft1~6_combout  & \aluSourceBR[10]~12_combout )))) # (!\shifter0|ShiftLeft1~7_combout  & (\shifter0|ShiftLeft1~6_combout  & 
// ((\aluSourceBR[10]~12_combout ))))

	.dataa(\shifter0|ShiftLeft1~7_combout ),
	.datab(\shifter0|ShiftLeft1~6_combout ),
	.datac(\aluSourceBR[13]~6_combout ),
	.datad(\aluSourceBR[10]~12_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~16_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~16 .lut_mask = 16'hECA0;
defparam \shifter0|ShiftLeft1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N30
cycloneive_lcell_comb \shifter0|ShiftLeft1~17 (
// Equation(s):
// \shifter0|ShiftLeft1~17_combout  = (\shifter0|ShiftRight0~4_combout ) # ((\shifter0|ShiftLeft1~16_combout ) # ((\aluSourceBR[12]~8_combout  & \shifter0|ShiftLeft0~12_combout )))

	.dataa(\shifter0|ShiftRight0~4_combout ),
	.datab(\aluSourceBR[12]~8_combout ),
	.datac(\shifter0|ShiftLeft1~16_combout ),
	.datad(\shifter0|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~17_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~17 .lut_mask = 16'hFEFA;
defparam \shifter0|ShiftLeft1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneive_lcell_comb \shifter0|ShiftLeft1~11 (
// Equation(s):
// \shifter0|ShiftLeft1~11_combout  = (\shifter0|ShiftLeft1~6_combout  & ((\aluSourceBR[6]~20_combout ) # ((\aluSourceBR[9]~14_combout  & \shifter0|ShiftLeft1~7_combout )))) # (!\shifter0|ShiftLeft1~6_combout  & (\aluSourceBR[9]~14_combout  & 
// ((\shifter0|ShiftLeft1~7_combout ))))

	.dataa(\shifter0|ShiftLeft1~6_combout ),
	.datab(\aluSourceBR[9]~14_combout ),
	.datac(\aluSourceBR[6]~20_combout ),
	.datad(\shifter0|ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~11_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~11 .lut_mask = 16'hECA0;
defparam \shifter0|ShiftLeft1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cycloneive_lcell_comb \shifter0|ShiftLeft1~10 (
// Equation(s):
// \shifter0|ShiftLeft1~10_combout  = (\IR3|ir [0] & (\aluSourceBR[8]~16_combout  & ((!\IR3|ir [1])))) # (!\IR3|ir [0] & (((\aluSourceBR[7]~18_combout  & \IR3|ir [1]))))

	.dataa(\aluSourceBR[8]~16_combout ),
	.datab(\aluSourceBR[7]~18_combout ),
	.datac(\IR3|ir [0]),
	.datad(\IR3|ir [1]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~10_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~10 .lut_mask = 16'h0CA0;
defparam \shifter0|ShiftLeft1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneive_lcell_comb \shifter0|ShiftLeft1~42 (
// Equation(s):
// \shifter0|ShiftLeft1~42_combout  = (\IR3|ir [2] & (((\shifter0|ShiftLeft1~11_combout ) # (\shifter0|ShiftLeft1~10_combout )))) # (!\IR3|ir [2] & (\shifter0|ShiftLeft1~17_combout ))

	.dataa(\shifter0|ShiftLeft1~17_combout ),
	.datab(\shifter0|ShiftLeft1~11_combout ),
	.datac(\shifter0|ShiftLeft1~10_combout ),
	.datad(\IR3|ir [2]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~42_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~42 .lut_mask = 16'hFCAA;
defparam \shifter0|ShiftLeft1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cycloneive_lcell_comb \shifter0|ShiftLeft1~29 (
// Equation(s):
// \shifter0|ShiftLeft1~29_combout  = (\IR3|ir [2] & (((\shifter0|ShiftLeft1~18_combout )))) # (!\IR3|ir [2] & ((\shifter0|ShiftLeft1~14_combout ) # ((\shifter0|ShiftLeft1~13_combout ))))

	.dataa(\shifter0|ShiftLeft1~14_combout ),
	.datab(\IR3|ir [2]),
	.datac(\shifter0|ShiftLeft1~18_combout ),
	.datad(\shifter0|ShiftLeft1~13_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~29 .lut_mask = 16'hF3E2;
defparam \shifter0|ShiftLeft1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneive_lcell_comb \shifter0|Mux16~2 (
// Equation(s):
// \shifter0|Mux16~2_combout  = (\shifter0|Mux18~1_combout  & (((\shifter0|Mux18~5_combout ) # (\shifter0|ShiftLeft1~29_combout )))) # (!\shifter0|Mux18~1_combout  & (\shifter0|ShiftLeft1~42_combout  & (!\shifter0|Mux18~5_combout )))

	.dataa(\shifter0|Mux18~1_combout ),
	.datab(\shifter0|ShiftLeft1~42_combout ),
	.datac(\shifter0|Mux18~5_combout ),
	.datad(\shifter0|ShiftLeft1~29_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux16~2 .lut_mask = 16'hAEA4;
defparam \shifter0|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneive_lcell_comb \shifter0|Mux16~3 (
// Equation(s):
// \shifter0|Mux16~3_combout  = (\shifter0|Mux18~5_combout  & ((\shifter0|Mux16~2_combout  & ((\shifter0|ShiftLeft0~25_combout ))) # (!\shifter0|Mux16~2_combout  & (\shifter0|Mux16~1_combout )))) # (!\shifter0|Mux18~5_combout  & (((\shifter0|Mux16~2_combout 
// ))))

	.dataa(\shifter0|Mux16~1_combout ),
	.datab(\shifter0|ShiftLeft0~25_combout ),
	.datac(\shifter0|Mux18~5_combout ),
	.datad(\shifter0|Mux16~2_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux16~3 .lut_mask = 16'hCFA0;
defparam \shifter0|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneive_lcell_comb \ar_ir0|result[13]~2 (
// Equation(s):
// \ar_ir0|result[13]~2_combout  = (\control3|p3_ar_ir~q  & ((\IR3|ir [7]))) # (!\control3|p3_ar_ir~q  & (\aluSourceAR_src[13]~5_combout ))

	.dataa(\control3|p3_ar_ir~q ),
	.datab(\aluSourceAR_src[13]~5_combout ),
	.datac(gnd),
	.datad(\IR3|ir [7]),
	.cin(gnd),
	.combout(\ar_ir0|result[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[13]~2 .lut_mask = 16'hEE44;
defparam \ar_ir0|result[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneive_lcell_comb \alu0|Mux3~0 (
// Equation(s):
// \alu0|Mux3~0_combout  = (\control3|p3_opcode [2] & (((!\alu0|Mux10~0_combout )))) # (!\control3|p3_opcode [2] & ((\aluSourceBR[13]~6_combout  & ((\alu0|Mux10~0_combout ) # (\ar_ir0|result[13]~2_combout ))) # (!\aluSourceBR[13]~6_combout  & 
// (\alu0|Mux10~0_combout  & \ar_ir0|result[13]~2_combout ))))

	.dataa(\control3|p3_opcode [2]),
	.datab(\aluSourceBR[13]~6_combout ),
	.datac(\alu0|Mux10~0_combout ),
	.datad(\ar_ir0|result[13]~2_combout ),
	.cin(gnd),
	.combout(\alu0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux3~0 .lut_mask = 16'h5E4A;
defparam \alu0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneive_lcell_comb \alu0|Mux3~1 (
// Equation(s):
// \alu0|Mux3~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[13]~2_combout  $ (((\alu0|Mux3~0_combout  & \aluSourceBR[13]~6_combout ))))) # (!\alu0|Mux10~1_combout  & (\alu0|Mux3~0_combout ))

	.dataa(\alu0|Mux3~0_combout ),
	.datab(\ar_ir0|result[13]~2_combout ),
	.datac(\aluSourceBR[13]~6_combout ),
	.datad(\alu0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux3~1 .lut_mask = 16'h6CAA;
defparam \alu0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cycloneive_lcell_comb \dr0|register~5 (
// Equation(s):
// \dr0|register~5_combout  = (!\control3|p3_alu_shif~q  & ((\alu0|Mux10~2_combout  & (\alu0|Add0~47_combout )) # (!\alu0|Mux10~2_combout  & ((\alu0|Mux3~1_combout )))))

	.dataa(\alu0|Mux10~2_combout ),
	.datab(\alu0|Add0~47_combout ),
	.datac(\control3|p3_alu_shif~q ),
	.datad(\alu0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\dr0|register~5_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~5 .lut_mask = 16'h0D08;
defparam \dr0|register~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneive_lcell_comb \dr0|register~6 (
// Equation(s):
// \dr0|register~6_combout  = (\dr0|register~4_combout  & ((\dr0|register~5_combout ) # ((\shifter0|Mux16~3_combout  & \control3|p3_alu_shif~q ))))

	.dataa(\shifter0|Mux16~3_combout ),
	.datab(\dr0|register~5_combout ),
	.datac(\dr0|register~4_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~6_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~6 .lut_mask = 16'hE0C0;
defparam \dr0|register~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N25
dffeas \dr0|register[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[13] .is_wysiwyg = "true";
defparam \dr0|register[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \br0|register~12 (
// Equation(s):
// \br0|register~12_combout  = (\ir0|ir [8] & (((\registerFile0|r[1][13]~q ) # (\ir0|ir [9])))) # (!\ir0|ir [8] & (\registerFile0|r[0][13]~q  & ((!\ir0|ir [9]))))

	.dataa(\registerFile0|r[0][13]~q ),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][13]~q ),
	.datad(\ir0|ir [9]),
	.cin(gnd),
	.combout(\br0|register~12_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~12 .lut_mask = 16'hCCE2;
defparam \br0|register~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \br0|register~13 (
// Equation(s):
// \br0|register~13_combout  = (\br0|register~12_combout  & (((\registerFile0|r[3][13]~q ) # (!\ir0|ir [9])))) # (!\br0|register~12_combout  & (\registerFile0|r[2][13]~q  & (\ir0|ir [9])))

	.dataa(\br0|register~12_combout ),
	.datab(\registerFile0|r[2][13]~q ),
	.datac(\ir0|ir [9]),
	.datad(\registerFile0|r[3][13]~q ),
	.cin(gnd),
	.combout(\br0|register~13_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~13 .lut_mask = 16'hEA4A;
defparam \br0|register~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_lcell_comb \br0|register~10 (
// Equation(s):
// \br0|register~10_combout  = (\ir0|ir [8] & (((\ir0|ir [9])))) # (!\ir0|ir [8] & ((\ir0|ir [9] & ((\registerFile0|r[6][13]~q ))) # (!\ir0|ir [9] & (\registerFile0|r[4][13]~q ))))

	.dataa(\registerFile0|r[4][13]~q ),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][13]~q ),
	.datad(\ir0|ir [9]),
	.cin(gnd),
	.combout(\br0|register~10_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~10 .lut_mask = 16'hFC22;
defparam \br0|register~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cycloneive_lcell_comb \br0|register~11 (
// Equation(s):
// \br0|register~11_combout  = (\ir0|ir [8] & ((\br0|register~10_combout  & ((\registerFile0|r[7][13]~q ))) # (!\br0|register~10_combout  & (\registerFile0|r[5][13]~q )))) # (!\ir0|ir [8] & (\br0|register~10_combout ))

	.dataa(\ir0|ir [8]),
	.datab(\br0|register~10_combout ),
	.datac(\registerFile0|r[5][13]~q ),
	.datad(\registerFile0|r[7][13]~q ),
	.cin(gnd),
	.combout(\br0|register~11_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~11 .lut_mask = 16'hEC64;
defparam \br0|register~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneive_lcell_comb \br0|register~14 (
// Equation(s):
// \br0|register~14_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & ((\br0|register~11_combout ))) # (!\ir0|ir [10] & (\br0|register~13_combout ))))

	.dataa(\ir0|ir [10]),
	.datab(\br0|register~13_combout ),
	.datac(\br0|register~11_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\br0|register~14_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~14 .lut_mask = 16'h00E4;
defparam \br0|register~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \br0|register[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[13] .is_wysiwyg = "true";
defparam \br0|register[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneive_lcell_comb \aluSourceBR[13]~5 (
// Equation(s):
// \aluSourceBR[13]~5_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & (\dr0|register [13])) # (!\FWD_B3|register [1] & ((\br0|register [13])))))

	.dataa(\dr0|register [13]),
	.datab(\FWD_B3|register [0]),
	.datac(\FWD_B3|register [1]),
	.datad(\br0|register [13]),
	.cin(gnd),
	.combout(\aluSourceBR[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[13]~5 .lut_mask = 16'h2320;
defparam \aluSourceBR[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneive_lcell_comb \aluSourceBR[13]~6 (
// Equation(s):
// \aluSourceBR[13]~6_combout  = (\aluSourceBR[13]~5_combout ) # ((\FWD_B3|register [0] & \dr_mdr0|result[13]~2_combout ))

	.dataa(\aluSourceBR[13]~5_combout ),
	.datab(gnd),
	.datac(\FWD_B3|register [0]),
	.datad(\dr_mdr0|result[13]~2_combout ),
	.cin(gnd),
	.combout(\aluSourceBR[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[13]~6 .lut_mask = 16'hFAAA;
defparam \aluSourceBR[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cycloneive_lcell_comb \shifter0|ShiftLeft0~9 (
// Equation(s):
// \shifter0|ShiftLeft0~9_combout  = (\IR3|ir [0] & ((\IR3|ir [1] & (\aluSourceBR[12]~8_combout )) # (!\IR3|ir [1] & ((\aluSourceBR[14]~4_combout )))))

	.dataa(\aluSourceBR[12]~8_combout ),
	.datab(\IR3|ir [1]),
	.datac(\aluSourceBR[14]~4_combout ),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~9 .lut_mask = 16'hB800;
defparam \shifter0|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cycloneive_lcell_comb \shifter0|ShiftRight0~38 (
// Equation(s):
// \shifter0|ShiftRight0~38_combout  = (!\IR3|ir [1] & (!\IR3|ir [0] & ((\aluSourceBR[15]~1_combout ) # (\aluSourceBR[15]~0_combout ))))

	.dataa(\aluSourceBR[15]~1_combout ),
	.datab(\aluSourceBR[15]~0_combout ),
	.datac(\IR3|ir [1]),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~38 .lut_mask = 16'h000E;
defparam \shifter0|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneive_lcell_comb \shifter0|ShiftLeft0~11 (
// Equation(s):
// \shifter0|ShiftLeft0~11_combout  = (\shifter0|ShiftLeft0~9_combout ) # ((\shifter0|ShiftRight0~38_combout ) # ((\aluSourceBR[13]~6_combout  & \shifter0|ShiftLeft0~10_combout )))

	.dataa(\aluSourceBR[13]~6_combout ),
	.datab(\shifter0|ShiftLeft0~9_combout ),
	.datac(\shifter0|ShiftLeft0~10_combout ),
	.datad(\shifter0|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~11 .lut_mask = 16'hFFEC;
defparam \shifter0|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneive_lcell_comb \shifter0|ShiftLeft0~42 (
// Equation(s):
// \shifter0|ShiftLeft0~42_combout  = (\IR3|ir [2] & (((\shifter0|ShiftLeft0~11_combout )))) # (!\IR3|ir [2] & ((\shifter0|ShiftLeft0~16_combout ) # ((\shifter0|ShiftLeft0~17_combout ))))

	.dataa(\shifter0|ShiftLeft0~16_combout ),
	.datab(\IR3|ir [2]),
	.datac(\shifter0|ShiftLeft0~11_combout ),
	.datad(\shifter0|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~42 .lut_mask = 16'hF3E2;
defparam \shifter0|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneive_lcell_comb \shifter0|ShiftRight0~30 (
// Equation(s):
// \shifter0|ShiftRight0~30_combout  = (\IR3|ir [1] & ((\IR3|ir [0] & ((\aluSourceBR[14]~4_combout ))) # (!\IR3|ir [0] & (\aluSourceBR[13]~6_combout ))))

	.dataa(\aluSourceBR[13]~6_combout ),
	.datab(\IR3|ir [1]),
	.datac(\aluSourceBR[14]~4_combout ),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~30 .lut_mask = 16'hC088;
defparam \shifter0|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneive_lcell_comb \shifter0|ShiftRight0~29 (
// Equation(s):
// \shifter0|ShiftRight0~29_combout  = (\aluSourceBR[12]~8_combout  & ((\shifter0|ShiftLeft0~12_combout ) # ((\shifter0|ShiftLeft1~7_combout  & \aluSourceBR[11]~10_combout )))) # (!\aluSourceBR[12]~8_combout  & (\shifter0|ShiftLeft1~7_combout  & 
// (\aluSourceBR[11]~10_combout )))

	.dataa(\aluSourceBR[12]~8_combout ),
	.datab(\shifter0|ShiftLeft1~7_combout ),
	.datac(\aluSourceBR[11]~10_combout ),
	.datad(\shifter0|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~29 .lut_mask = 16'hEAC0;
defparam \shifter0|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneive_lcell_comb \shifter0|ShiftRight0~31 (
// Equation(s):
// \shifter0|ShiftRight0~31_combout  = (\IR3|ir [2] & (((\shifter0|ShiftRight0~38_combout )))) # (!\IR3|ir [2] & ((\shifter0|ShiftRight0~30_combout ) # ((\shifter0|ShiftRight0~29_combout ))))

	.dataa(\shifter0|ShiftRight0~30_combout ),
	.datab(\shifter0|ShiftRight0~38_combout ),
	.datac(\shifter0|ShiftRight0~29_combout ),
	.datad(\IR3|ir [2]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~31 .lut_mask = 16'hCCFA;
defparam \shifter0|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneive_lcell_comb \shifter0|Mux18~6 (
// Equation(s):
// \shifter0|Mux18~6_combout  = (\shifter0|Mux18~4_combout  & (((\aluSourceBR[11]~10_combout ) # (\shifter0|Mux18~3_combout )))) # (!\shifter0|Mux18~4_combout  & (\shifter0|ShiftRight0~31_combout  & ((!\shifter0|Mux18~3_combout ))))

	.dataa(\shifter0|ShiftRight0~31_combout ),
	.datab(\shifter0|Mux18~4_combout ),
	.datac(\aluSourceBR[11]~10_combout ),
	.datad(\shifter0|Mux18~3_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux18~6 .lut_mask = 16'hCCE2;
defparam \shifter0|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneive_lcell_comb \shifter0|ShiftRight0~34 (
// Equation(s):
// \shifter0|ShiftRight0~34_combout  = (\shifter0|ShiftRight0~30_combout ) # (\shifter0|ShiftRight0~29_combout )

	.dataa(\shifter0|ShiftRight0~30_combout ),
	.datab(gnd),
	.datac(\shifter0|ShiftRight0~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~34 .lut_mask = 16'hFAFA;
defparam \shifter0|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneive_lcell_comb \shifter0|Mux18~7 (
// Equation(s):
// \shifter0|Mux18~7_combout  = (\shifter0|Mux18~6_combout  & ((\aluSourceBR[15]~2_combout ) # ((\shifter0|Mux18~2_combout )))) # (!\shifter0|Mux18~6_combout  & (((\shifter0|ShiftRight0~34_combout  & !\shifter0|Mux18~2_combout ))))

	.dataa(\aluSourceBR[15]~2_combout ),
	.datab(\shifter0|Mux18~6_combout ),
	.datac(\shifter0|ShiftRight0~34_combout ),
	.datad(\shifter0|Mux18~2_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux18~7 .lut_mask = 16'hCCB8;
defparam \shifter0|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneive_lcell_comb \shifter0|Mux18~9 (
// Equation(s):
// \shifter0|Mux18~9_combout  = (\shifter0|Mux18~8_combout  & (((\shifter0|ShiftLeft0~42_combout )) # (!\shifter0|Mux18~5_combout ))) # (!\shifter0|Mux18~8_combout  & (\shifter0|Mux18~5_combout  & ((\shifter0|Mux18~7_combout ))))

	.dataa(\shifter0|Mux18~8_combout ),
	.datab(\shifter0|Mux18~5_combout ),
	.datac(\shifter0|ShiftLeft0~42_combout ),
	.datad(\shifter0|Mux18~7_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux18~9 .lut_mask = 16'hE6A2;
defparam \shifter0|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneive_lcell_comb \ar_ir0|result[11]~4 (
// Equation(s):
// \ar_ir0|result[11]~4_combout  = (\control3|p3_ar_ir~q  & (\IR3|ir [7])) # (!\control3|p3_ar_ir~q  & ((\aluSourceAR_src[11]~9_combout )))

	.dataa(gnd),
	.datab(\IR3|ir [7]),
	.datac(\aluSourceAR_src[11]~9_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\ar_ir0|result[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[11]~4 .lut_mask = 16'hCCF0;
defparam \ar_ir0|result[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cycloneive_lcell_comb \alu0|Mux5~0 (
// Equation(s):
// \alu0|Mux5~0_combout  = (\alu0|Mux10~0_combout  & (!\control3|p3_opcode [2] & ((\ar_ir0|result[11]~4_combout ) # (\aluSourceBR[11]~10_combout )))) # (!\alu0|Mux10~0_combout  & ((\control3|p3_opcode [2]) # ((\ar_ir0|result[11]~4_combout  & 
// \aluSourceBR[11]~10_combout ))))

	.dataa(\ar_ir0|result[11]~4_combout ),
	.datab(\aluSourceBR[11]~10_combout ),
	.datac(\alu0|Mux10~0_combout ),
	.datad(\control3|p3_opcode [2]),
	.cin(gnd),
	.combout(\alu0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux5~0 .lut_mask = 16'h0FE8;
defparam \alu0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cycloneive_lcell_comb \alu0|Mux5~1 (
// Equation(s):
// \alu0|Mux5~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[11]~4_combout  $ (((\alu0|Mux5~0_combout  & \aluSourceBR[11]~10_combout ))))) # (!\alu0|Mux10~1_combout  & (\alu0|Mux5~0_combout ))

	.dataa(\alu0|Mux5~0_combout ),
	.datab(\aluSourceBR[11]~10_combout ),
	.datac(\ar_ir0|result[11]~4_combout ),
	.datad(\alu0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux5~1 .lut_mask = 16'h78AA;
defparam \alu0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cycloneive_lcell_comb \dr0|register~9 (
// Equation(s):
// \dr0|register~9_combout  = (!\control3|p3_alu_shif~q  & ((\alu0|Mux10~2_combout  & ((\alu0|Add0~43_combout ))) # (!\alu0|Mux10~2_combout  & (\alu0|Mux5~1_combout ))))

	.dataa(\alu0|Mux10~2_combout ),
	.datab(\alu0|Mux5~1_combout ),
	.datac(\control3|p3_alu_shif~q ),
	.datad(\alu0|Add0~43_combout ),
	.cin(gnd),
	.combout(\dr0|register~9_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~9 .lut_mask = 16'h0E04;
defparam \dr0|register~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneive_lcell_comb \dr0|register~10 (
// Equation(s):
// \dr0|register~10_combout  = (\dr0|register~4_combout  & ((\dr0|register~9_combout ) # ((\control3|p3_alu_shif~q  & \shifter0|Mux18~9_combout ))))

	.dataa(\control3|p3_alu_shif~q ),
	.datab(\shifter0|Mux18~9_combout ),
	.datac(\dr0|register~4_combout ),
	.datad(\dr0|register~9_combout ),
	.cin(gnd),
	.combout(\dr0|register~10_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~10 .lut_mask = 16'hF080;
defparam \dr0|register~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N21
dffeas \dr0|register[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[11] .is_wysiwyg = "true";
defparam \dr0|register[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y43_N1
cycloneive_io_ibuf \in[10]~input (
	.i(in[10]),
	.ibar(gnd),
	.o(\in[10]~input_o ));
// synopsys translate_off
defparam \in[10]~input .bus_hold = "false";
defparam \in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cycloneive_lcell_comb \mdr0|register~5 (
// Equation(s):
// \mdr0|register~5_combout  = (\control4|p4_data_input~q  & ((\in[10]~input_o ))) # (!\control4|p4_data_input~q  & (\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [10]))

	.dataa(\control4|p4_data_input~q ),
	.datab(gnd),
	.datac(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(\in[10]~input_o ),
	.cin(gnd),
	.combout(\mdr0|register~5_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~5 .lut_mask = 16'hFA50;
defparam \mdr0|register~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N5
dffeas \mdr0|register[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[10] .is_wysiwyg = "true";
defparam \mdr0|register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneive_lcell_comb \registerFile0|r~25 (
// Equation(s):
// \registerFile0|r~25_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & ((\mdr0|register [10]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [10]))))

	.dataa(\reset1~q ),
	.datab(\DR5|register [10]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\mdr0|register [10]),
	.cin(gnd),
	.combout(\registerFile0|r~25_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~25 .lut_mask = 16'hA808;
defparam \registerFile0|r~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N23
dffeas \registerFile0|r[7][10] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][10] .is_wysiwyg = "true";
defparam \registerFile0|r[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneive_lcell_comb \br0|register~25 (
// Equation(s):
// \br0|register~25_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][10]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][10]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][10]~q ),
	.datad(\registerFile0|r[4][10]~q ),
	.cin(gnd),
	.combout(\br0|register~25_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~25 .lut_mask = 16'hB9A8;
defparam \br0|register~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneive_lcell_comb \br0|register~26 (
// Equation(s):
// \br0|register~26_combout  = (\br0|register~25_combout  & ((\registerFile0|r[7][10]~q ) # ((!\ir0|ir [8])))) # (!\br0|register~25_combout  & (((\registerFile0|r[5][10]~q  & \ir0|ir [8]))))

	.dataa(\registerFile0|r[7][10]~q ),
	.datab(\br0|register~25_combout ),
	.datac(\registerFile0|r[5][10]~q ),
	.datad(\ir0|ir [8]),
	.cin(gnd),
	.combout(\br0|register~26_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~26 .lut_mask = 16'hB8CC;
defparam \br0|register~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneive_lcell_comb \br0|register~27 (
// Equation(s):
// \br0|register~27_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][10]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][10]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][10]~q ),
	.datad(\registerFile0|r[0][10]~q ),
	.cin(gnd),
	.combout(\br0|register~27_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~27 .lut_mask = 16'hD9C8;
defparam \br0|register~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneive_lcell_comb \br0|register~28 (
// Equation(s):
// \br0|register~28_combout  = (\br0|register~27_combout  & (((\registerFile0|r[3][10]~q )) # (!\ir0|ir [9]))) # (!\br0|register~27_combout  & (\ir0|ir [9] & ((\registerFile0|r[2][10]~q ))))

	.dataa(\br0|register~27_combout ),
	.datab(\ir0|ir [9]),
	.datac(\registerFile0|r[3][10]~q ),
	.datad(\registerFile0|r[2][10]~q ),
	.cin(gnd),
	.combout(\br0|register~28_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~28 .lut_mask = 16'hE6A2;
defparam \br0|register~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \br0|register~29 (
// Equation(s):
// \br0|register~29_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & (\br0|register~26_combout )) # (!\ir0|ir [10] & ((\br0|register~28_combout )))))

	.dataa(\ir0|ir [10]),
	.datab(\br0|register~26_combout ),
	.datac(\br0|register~28_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\br0|register~29_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~29 .lut_mask = 16'h00D8;
defparam \br0|register~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \br0|register[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[10] .is_wysiwyg = "true";
defparam \br0|register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneive_lcell_comb \aluSourceBR[10]~11 (
// Equation(s):
// \aluSourceBR[10]~11_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & (\dr0|register [10])) # (!\FWD_B3|register [1] & ((\br0|register [10])))))

	.dataa(\FWD_B3|register [0]),
	.datab(\dr0|register [10]),
	.datac(\br0|register [10]),
	.datad(\FWD_B3|register [1]),
	.cin(gnd),
	.combout(\aluSourceBR[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[10]~11 .lut_mask = 16'h4450;
defparam \aluSourceBR[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \aluSourceBR[10]~12 (
// Equation(s):
// \aluSourceBR[10]~12_combout  = (\aluSourceBR[10]~11_combout ) # ((\FWD_B3|register [0] & \dr_mdr0|result[10]~5_combout ))

	.dataa(\FWD_B3|register [0]),
	.datab(\aluSourceBR[10]~11_combout ),
	.datac(\dr_mdr0|result[10]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\aluSourceBR[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[10]~12 .lut_mask = 16'hECEC;
defparam \aluSourceBR[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneive_lcell_comb \shifter0|ShiftLeft0~26 (
// Equation(s):
// \shifter0|ShiftLeft0~26_combout  = (\shifter0|ShiftLeft0~12_combout  & ((\aluSourceBR[9]~14_combout ) # ((\aluSourceBR[10]~12_combout  & \shifter0|ShiftLeft1~7_combout )))) # (!\shifter0|ShiftLeft0~12_combout  & (((\aluSourceBR[10]~12_combout  & 
// \shifter0|ShiftLeft1~7_combout ))))

	.dataa(\shifter0|ShiftLeft0~12_combout ),
	.datab(\aluSourceBR[9]~14_combout ),
	.datac(\aluSourceBR[10]~12_combout ),
	.datad(\shifter0|ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~26 .lut_mask = 16'hF888;
defparam \shifter0|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneive_lcell_comb \shifter0|ShiftLeft0~28 (
// Equation(s):
// \shifter0|ShiftLeft0~28_combout  = (\shifter0|ShiftLeft0~27_combout ) # ((\shifter0|ShiftLeft0~26_combout ) # ((\shifter0|ShiftLeft1~6_combout  & \aluSourceBR[7]~18_combout )))

	.dataa(\shifter0|ShiftLeft1~6_combout ),
	.datab(\shifter0|ShiftLeft0~27_combout ),
	.datac(\shifter0|ShiftLeft0~26_combout ),
	.datad(\aluSourceBR[7]~18_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~28 .lut_mask = 16'hFEFC;
defparam \shifter0|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cycloneive_lcell_comb \shifter0|ShiftLeft1~32 (
// Equation(s):
// \shifter0|ShiftLeft1~32_combout  = (\IR3|ir [2] & (((\shifter0|ShiftLeft0~32_combout ) # (\shifter0|ShiftLeft0~31_combout )))) # (!\IR3|ir [2] & (\shifter0|ShiftLeft0~28_combout ))

	.dataa(\IR3|ir [2]),
	.datab(\shifter0|ShiftLeft0~28_combout ),
	.datac(\shifter0|ShiftLeft0~32_combout ),
	.datad(\shifter0|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~32 .lut_mask = 16'hEEE4;
defparam \shifter0|ShiftLeft1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cycloneive_lcell_comb \shifter0|Mux19~5 (
// Equation(s):
// \shifter0|Mux19~5_combout  = (\IR3|ir [3] & (\shifter0|Mux19~4_combout )) # (!\IR3|ir [3] & ((\control3|p3_opcode [1] & (\shifter0|Mux19~4_combout )) # (!\control3|p3_opcode [1] & ((\shifter0|ShiftLeft1~32_combout )))))

	.dataa(\IR3|ir [3]),
	.datab(\shifter0|Mux19~4_combout ),
	.datac(\shifter0|ShiftLeft1~32_combout ),
	.datad(\control3|p3_opcode [1]),
	.cin(gnd),
	.combout(\shifter0|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux19~5 .lut_mask = 16'hCCD8;
defparam \shifter0|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N8
cycloneive_lcell_comb \shifter0|ShiftRight0~20 (
// Equation(s):
// \shifter0|ShiftRight0~20_combout  = (\IR3|ir [1] & ((\IR3|ir [0] & (\aluSourceBR[13]~6_combout )) # (!\IR3|ir [0] & ((\aluSourceBR[12]~8_combout )))))

	.dataa(\IR3|ir [0]),
	.datab(\aluSourceBR[13]~6_combout ),
	.datac(\IR3|ir [1]),
	.datad(\aluSourceBR[12]~8_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~20 .lut_mask = 16'hD080;
defparam \shifter0|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N18
cycloneive_lcell_comb \shifter0|ShiftRight0~21 (
// Equation(s):
// \shifter0|ShiftRight0~21_combout  = (\shifter0|ShiftLeft1~24_combout ) # ((\shifter0|ShiftRight0~20_combout ) # ((\shifter0|ShiftLeft1~7_combout  & \aluSourceBR[10]~12_combout )))

	.dataa(\shifter0|ShiftLeft1~7_combout ),
	.datab(\aluSourceBR[10]~12_combout ),
	.datac(\shifter0|ShiftLeft1~24_combout ),
	.datad(\shifter0|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~21 .lut_mask = 16'hFFF8;
defparam \shifter0|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneive_lcell_comb \shifter0|Mux19~9 (
// Equation(s):
// \shifter0|Mux19~9_combout  = (\shifter0|ShiftLeft1~7_combout  & (\aluSourceBR[14]~4_combout )) # (!\shifter0|ShiftLeft1~7_combout  & (((\aluSourceBR[15]~0_combout ) # (\aluSourceBR[15]~1_combout ))))

	.dataa(\aluSourceBR[14]~4_combout ),
	.datab(\aluSourceBR[15]~0_combout ),
	.datac(\shifter0|ShiftLeft1~7_combout ),
	.datad(\aluSourceBR[15]~1_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux19~9 .lut_mask = 16'hAFAC;
defparam \shifter0|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cycloneive_lcell_comb \shifter0|Mux19~6 (
// Equation(s):
// \shifter0|Mux19~6_combout  = (\IR3|ir [2] & ((\shifter0|Mux19~9_combout ))) # (!\IR3|ir [2] & (\shifter0|ShiftRight0~21_combout ))

	.dataa(gnd),
	.datab(\shifter0|ShiftRight0~21_combout ),
	.datac(\shifter0|Mux19~9_combout ),
	.datad(\IR3|ir [2]),
	.cin(gnd),
	.combout(\shifter0|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux19~6 .lut_mask = 16'hF0CC;
defparam \shifter0|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneive_lcell_comb \shifter0|Mux19~7 (
// Equation(s):
// \shifter0|Mux19~7_combout  = (\shifter0|Mux19~5_combout  & ((\IR3|ir [3] & ((\aluSourceBR[10]~12_combout ))) # (!\IR3|ir [3] & (\shifter0|Mux19~6_combout )))) # (!\shifter0|Mux19~5_combout  & (((\IR3|ir [3]))))

	.dataa(\shifter0|Mux19~5_combout ),
	.datab(\shifter0|Mux19~6_combout ),
	.datac(\aluSourceBR[10]~12_combout ),
	.datad(\IR3|ir [3]),
	.cin(gnd),
	.combout(\shifter0|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux19~7 .lut_mask = 16'hF588;
defparam \shifter0|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cycloneive_lcell_comb \shifter0|ShiftRight0~22 (
// Equation(s):
// \shifter0|ShiftRight0~22_combout  = (\IR3|ir [2] & (\shifter0|Mux0~0_combout  & ((!\IR3|ir [1])))) # (!\IR3|ir [2] & (((\shifter0|ShiftRight0~21_combout ))))

	.dataa(\shifter0|Mux0~0_combout ),
	.datab(\IR3|ir [2]),
	.datac(\shifter0|ShiftRight0~21_combout ),
	.datad(\IR3|ir [1]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~22 .lut_mask = 16'h30B8;
defparam \shifter0|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneive_lcell_comb \shifter0|Mux19~8 (
// Equation(s):
// \shifter0|Mux19~8_combout  = (\shifter0|Mux19~5_combout  & (((\shifter0|Mux19~7_combout )) # (!\control3|p3_opcode [1]))) # (!\shifter0|Mux19~5_combout  & (\control3|p3_opcode [1] & (!\shifter0|Mux19~7_combout  & \shifter0|ShiftRight0~22_combout )))

	.dataa(\shifter0|Mux19~5_combout ),
	.datab(\control3|p3_opcode [1]),
	.datac(\shifter0|Mux19~7_combout ),
	.datad(\shifter0|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux19~8 .lut_mask = 16'hA6A2;
defparam \shifter0|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneive_lcell_comb \ar_ir0|result[10]~13 (
// Equation(s):
// \ar_ir0|result[10]~13_combout  = (\control3|p3_ar_ir~q  & (\IR3|ir [7])) # (!\control3|p3_ar_ir~q  & ((\aluSourceAR_src[10]~11_combout )))

	.dataa(gnd),
	.datab(\IR3|ir [7]),
	.datac(\aluSourceAR_src[10]~11_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\ar_ir0|result[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[10]~13 .lut_mask = 16'hCCF0;
defparam \ar_ir0|result[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cycloneive_lcell_comb \alu0|Mux6~0 (
// Equation(s):
// \alu0|Mux6~0_combout  = (\alu0|Mux10~0_combout  & (!\control3|p3_opcode [2] & ((\aluSourceBR[10]~12_combout ) # (\ar_ir0|result[10]~13_combout )))) # (!\alu0|Mux10~0_combout  & ((\control3|p3_opcode [2]) # ((\aluSourceBR[10]~12_combout  & 
// \ar_ir0|result[10]~13_combout ))))

	.dataa(\alu0|Mux10~0_combout ),
	.datab(\aluSourceBR[10]~12_combout ),
	.datac(\ar_ir0|result[10]~13_combout ),
	.datad(\control3|p3_opcode [2]),
	.cin(gnd),
	.combout(\alu0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux6~0 .lut_mask = 16'h55E8;
defparam \alu0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cycloneive_lcell_comb \alu0|Mux6~1 (
// Equation(s):
// \alu0|Mux6~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[10]~13_combout  $ (((\aluSourceBR[10]~12_combout  & \alu0|Mux6~0_combout ))))) # (!\alu0|Mux10~1_combout  & (((\alu0|Mux6~0_combout ))))

	.dataa(\alu0|Mux10~1_combout ),
	.datab(\aluSourceBR[10]~12_combout ),
	.datac(\ar_ir0|result[10]~13_combout ),
	.datad(\alu0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux6~1 .lut_mask = 16'h7DA0;
defparam \alu0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cycloneive_lcell_comb \alu0|Mux6~2 (
// Equation(s):
// \alu0|Mux6~2_combout  = (!\control3|p3_opcode [3] & ((\alu0|Mux10~2_combout  & (\alu0|Add0~41_combout )) # (!\alu0|Mux10~2_combout  & ((\alu0|Mux6~1_combout )))))

	.dataa(\alu0|Add0~41_combout ),
	.datab(\alu0|Mux10~2_combout ),
	.datac(\alu0|Mux6~1_combout ),
	.datad(\control3|p3_opcode [3]),
	.cin(gnd),
	.combout(\alu0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux6~2 .lut_mask = 16'h00B8;
defparam \alu0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cycloneive_lcell_comb \dr0|register~11 (
// Equation(s):
// \dr0|register~11_combout  = (\control3|p3_alu_shif~q  & (\shifter0|Mux19~8_combout  & ((\shifter0|Mux18~0_combout )))) # (!\control3|p3_alu_shif~q  & (((\alu0|Mux6~2_combout ))))

	.dataa(\shifter0|Mux19~8_combout ),
	.datab(\alu0|Mux6~2_combout ),
	.datac(\shifter0|Mux18~0_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~11_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~11 .lut_mask = 16'hA0CC;
defparam \dr0|register~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N21
dffeas \dr0|register[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[10] .is_wysiwyg = "true";
defparam \dr0|register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneive_lcell_comb \mdr0|register~6 (
// Equation(s):
// \mdr0|register~6_combout  = (\control4|p4_data_input~q  & (\in[9]~input_o )) # (!\control4|p4_data_input~q  & ((\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [9])))

	.dataa(\control4|p4_data_input~q ),
	.datab(\in[9]~input_o ),
	.datac(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mdr0|register~6_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~6 .lut_mask = 16'hD8D8;
defparam \mdr0|register~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N7
dffeas \mdr0|register[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[9] .is_wysiwyg = "true";
defparam \mdr0|register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneive_lcell_comb \dr_mdr0|result[9]~6 (
// Equation(s):
// \dr_mdr0|result[9]~6_combout  = (\control5|p5_dr_mdr~q  & (\mdr0|register [9])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [9])))

	.dataa(\mdr0|register [9]),
	.datab(\DR5|register [9]),
	.datac(gnd),
	.datad(\control5|p5_dr_mdr~q ),
	.cin(gnd),
	.combout(\dr_mdr0|result[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[9]~6 .lut_mask = 16'hAACC;
defparam \dr_mdr0|result[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \br0|register~30 (
// Equation(s):
// \br0|register~30_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][9]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][9]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][9]~q ),
	.datad(\registerFile0|r[4][9]~q ),
	.cin(gnd),
	.combout(\br0|register~30_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~30 .lut_mask = 16'hB9A8;
defparam \br0|register~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneive_lcell_comb \br0|register~31 (
// Equation(s):
// \br0|register~31_combout  = (\ir0|ir [8] & ((\br0|register~30_combout  & ((\registerFile0|r[7][9]~q ))) # (!\br0|register~30_combout  & (\registerFile0|r[5][9]~q )))) # (!\ir0|ir [8] & (\br0|register~30_combout ))

	.dataa(\ir0|ir [8]),
	.datab(\br0|register~30_combout ),
	.datac(\registerFile0|r[5][9]~q ),
	.datad(\registerFile0|r[7][9]~q ),
	.cin(gnd),
	.combout(\br0|register~31_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~31 .lut_mask = 16'hEC64;
defparam \br0|register~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \br0|register~32 (
// Equation(s):
// \br0|register~32_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][9]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][9]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][9]~q ),
	.datad(\registerFile0|r[0][9]~q ),
	.cin(gnd),
	.combout(\br0|register~32_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~32 .lut_mask = 16'hD9C8;
defparam \br0|register~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \br0|register~33 (
// Equation(s):
// \br0|register~33_combout  = (\br0|register~32_combout  & ((\registerFile0|r[3][9]~q ) # ((!\ir0|ir [9])))) # (!\br0|register~32_combout  & (((\ir0|ir [9] & \registerFile0|r[2][9]~q ))))

	.dataa(\registerFile0|r[3][9]~q ),
	.datab(\br0|register~32_combout ),
	.datac(\ir0|ir [9]),
	.datad(\registerFile0|r[2][9]~q ),
	.cin(gnd),
	.combout(\br0|register~33_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~33 .lut_mask = 16'hBC8C;
defparam \br0|register~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \br0|register~34 (
// Equation(s):
// \br0|register~34_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & (\br0|register~31_combout )) # (!\ir0|ir [10] & ((\br0|register~33_combout )))))

	.dataa(\br0|register~31_combout ),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\br0|register~33_combout ),
	.datad(\ir0|ir [10]),
	.cin(gnd),
	.combout(\br0|register~34_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~34 .lut_mask = 16'h2230;
defparam \br0|register~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N5
dffeas \br0|register[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[9] .is_wysiwyg = "true";
defparam \br0|register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneive_lcell_comb \aluSourceBR[9]~13 (
// Equation(s):
// \aluSourceBR[9]~13_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & (\dr0|register [9])) # (!\FWD_B3|register [1] & ((\br0|register [9])))))

	.dataa(\dr0|register [9]),
	.datab(\br0|register [9]),
	.datac(\FWD_B3|register [0]),
	.datad(\FWD_B3|register [1]),
	.cin(gnd),
	.combout(\aluSourceBR[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[9]~13 .lut_mask = 16'h0A0C;
defparam \aluSourceBR[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \aluSourceBR[9]~14 (
// Equation(s):
// \aluSourceBR[9]~14_combout  = (\aluSourceBR[9]~13_combout ) # ((\dr_mdr0|result[9]~6_combout  & \FWD_B3|register [0]))

	.dataa(gnd),
	.datab(\dr_mdr0|result[9]~6_combout ),
	.datac(\FWD_B3|register [0]),
	.datad(\aluSourceBR[9]~13_combout ),
	.cin(gnd),
	.combout(\aluSourceBR[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[9]~14 .lut_mask = 16'hFFC0;
defparam \aluSourceBR[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneive_lcell_comb \ar_ir0|result[9]~6 (
// Equation(s):
// \ar_ir0|result[9]~6_combout  = (\control3|p3_ar_ir~q  & (\IR3|ir [7])) # (!\control3|p3_ar_ir~q  & ((\aluSourceAR_src[9]~13_combout )))

	.dataa(gnd),
	.datab(\IR3|ir [7]),
	.datac(\aluSourceAR_src[9]~13_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\ar_ir0|result[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[9]~6 .lut_mask = 16'hCCF0;
defparam \ar_ir0|result[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneive_lcell_comb \alu0|Mux7~0 (
// Equation(s):
// \alu0|Mux7~0_combout  = (\alu0|Mux10~0_combout  & (!\control3|p3_opcode [2] & ((\aluSourceBR[9]~14_combout ) # (\ar_ir0|result[9]~6_combout )))) # (!\alu0|Mux10~0_combout  & ((\control3|p3_opcode [2]) # ((\aluSourceBR[9]~14_combout  & 
// \ar_ir0|result[9]~6_combout ))))

	.dataa(\alu0|Mux10~0_combout ),
	.datab(\aluSourceBR[9]~14_combout ),
	.datac(\control3|p3_opcode [2]),
	.datad(\ar_ir0|result[9]~6_combout ),
	.cin(gnd),
	.combout(\alu0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux7~0 .lut_mask = 16'h5E58;
defparam \alu0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneive_lcell_comb \alu0|Mux7~1 (
// Equation(s):
// \alu0|Mux7~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[9]~6_combout  $ (((\aluSourceBR[9]~14_combout  & \alu0|Mux7~0_combout ))))) # (!\alu0|Mux10~1_combout  & (((\alu0|Mux7~0_combout ))))

	.dataa(\alu0|Mux10~1_combout ),
	.datab(\aluSourceBR[9]~14_combout ),
	.datac(\alu0|Mux7~0_combout ),
	.datad(\ar_ir0|result[9]~6_combout ),
	.cin(gnd),
	.combout(\alu0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux7~1 .lut_mask = 16'h7AD0;
defparam \alu0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneive_lcell_comb \dr0|register~12 (
// Equation(s):
// \dr0|register~12_combout  = (!\control3|p3_alu_shif~q  & ((\alu0|Mux10~2_combout  & (\alu0|Add0~39_combout )) # (!\alu0|Mux10~2_combout  & ((\alu0|Mux7~1_combout )))))

	.dataa(\alu0|Add0~39_combout ),
	.datab(\control3|p3_alu_shif~q ),
	.datac(\alu0|Mux10~2_combout ),
	.datad(\alu0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\dr0|register~12_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~12 .lut_mask = 16'h2320;
defparam \dr0|register~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneive_lcell_comb \shifter0|ShiftRight0~5 (
// Equation(s):
// \shifter0|ShiftRight0~5_combout  = (!\IR3|ir [1] & ((\IR3|ir [0] & ((\aluSourceBR[10]~12_combout ))) # (!\IR3|ir [0] & (\aluSourceBR[9]~14_combout ))))

	.dataa(\IR3|ir [1]),
	.datab(\aluSourceBR[9]~14_combout ),
	.datac(\aluSourceBR[10]~12_combout ),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~5 .lut_mask = 16'h5044;
defparam \shifter0|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cycloneive_lcell_comb \shifter0|ShiftRight0~6 (
// Equation(s):
// \shifter0|ShiftRight0~6_combout  = (\shifter0|ShiftRight0~4_combout ) # ((\shifter0|ShiftRight0~5_combout ) # ((\shifter0|ShiftLeft1~6_combout  & \aluSourceBR[12]~8_combout )))

	.dataa(\shifter0|ShiftLeft1~6_combout ),
	.datab(\shifter0|ShiftRight0~4_combout ),
	.datac(\shifter0|ShiftRight0~5_combout ),
	.datad(\aluSourceBR[12]~8_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~6 .lut_mask = 16'hFEFC;
defparam \shifter0|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneive_lcell_comb \shifter0|ShiftRight0~9 (
// Equation(s):
// \shifter0|ShiftRight0~9_combout  = (\IR3|ir [1] & ((\IR3|ir [0] & ((\aluSourceBR[12]~8_combout ))) # (!\IR3|ir [0] & (\aluSourceBR[11]~10_combout ))))

	.dataa(\IR3|ir [1]),
	.datab(\aluSourceBR[11]~10_combout ),
	.datac(\aluSourceBR[12]~8_combout ),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~9 .lut_mask = 16'hA088;
defparam \shifter0|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cycloneive_lcell_comb \shifter0|ShiftRight0~8 (
// Equation(s):
// \shifter0|ShiftRight0~8_combout  = (\IR3|ir [2] & ((\shifter0|ShiftRight0~7_combout ) # ((\shifter0|ShiftLeft0~10_combout  & \aluSourceBR[15]~2_combout ))))

	.dataa(\shifter0|ShiftLeft0~10_combout ),
	.datab(\shifter0|ShiftRight0~7_combout ),
	.datac(\aluSourceBR[15]~2_combout ),
	.datad(\IR3|ir [2]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~8 .lut_mask = 16'hEC00;
defparam \shifter0|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cycloneive_lcell_comb \shifter0|ShiftRight0~10 (
// Equation(s):
// \shifter0|ShiftRight0~10_combout  = (\shifter0|ShiftRight0~8_combout ) # ((!\IR3|ir [2] & ((\shifter0|ShiftRight0~9_combout ) # (\shifter0|ShiftRight0~5_combout ))))

	.dataa(\shifter0|ShiftRight0~9_combout ),
	.datab(\shifter0|ShiftRight0~5_combout ),
	.datac(\shifter0|ShiftRight0~8_combout ),
	.datad(\IR3|ir [2]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~10 .lut_mask = 16'hF0FE;
defparam \shifter0|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneive_lcell_comb \shifter0|Mux20~0 (
// Equation(s):
// \shifter0|Mux20~0_combout  = (\shifter0|Mux18~4_combout  & (((\aluSourceBR[9]~14_combout ) # (\shifter0|Mux18~3_combout )))) # (!\shifter0|Mux18~4_combout  & (\shifter0|ShiftRight0~10_combout  & ((!\shifter0|Mux18~3_combout ))))

	.dataa(\shifter0|ShiftRight0~10_combout ),
	.datab(\shifter0|Mux18~4_combout ),
	.datac(\aluSourceBR[9]~14_combout ),
	.datad(\shifter0|Mux18~3_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux20~0 .lut_mask = 16'hCCE2;
defparam \shifter0|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneive_lcell_comb \shifter0|Mux20~1 (
// Equation(s):
// \shifter0|Mux20~1_combout  = (\shifter0|Mux20~0_combout  & ((\shifter0|ShiftRight0~39_combout ) # ((\shifter0|Mux18~2_combout )))) # (!\shifter0|Mux20~0_combout  & (((\shifter0|ShiftRight0~6_combout  & !\shifter0|Mux18~2_combout ))))

	.dataa(\shifter0|ShiftRight0~39_combout ),
	.datab(\shifter0|ShiftRight0~6_combout ),
	.datac(\shifter0|Mux20~0_combout ),
	.datad(\shifter0|Mux18~2_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux20~1 .lut_mask = 16'hF0AC;
defparam \shifter0|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cycloneive_lcell_comb \shifter0|ShiftLeft1~12 (
// Equation(s):
// \shifter0|ShiftLeft1~12_combout  = (\shifter0|ShiftLeft1~10_combout ) # (\shifter0|ShiftLeft1~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\shifter0|ShiftLeft1~10_combout ),
	.datad(\shifter0|ShiftLeft1~11_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~12_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~12 .lut_mask = 16'hFFF0;
defparam \shifter0|ShiftLeft1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cycloneive_lcell_comb \shifter0|ShiftLeft1~15 (
// Equation(s):
// \shifter0|ShiftLeft1~15_combout  = (\IR3|ir [2] & (((\shifter0|ShiftLeft1~14_combout ) # (\shifter0|ShiftLeft1~13_combout )))) # (!\IR3|ir [2] & (\shifter0|ShiftLeft1~12_combout ))

	.dataa(\shifter0|ShiftLeft1~12_combout ),
	.datab(\IR3|ir [2]),
	.datac(\shifter0|ShiftLeft1~14_combout ),
	.datad(\shifter0|ShiftLeft1~13_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~15_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~15 .lut_mask = 16'hEEE2;
defparam \shifter0|ShiftLeft1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cycloneive_lcell_comb \shifter0|Mux20~2 (
// Equation(s):
// \shifter0|Mux20~2_combout  = (\shifter0|Mux18~1_combout  & (((\shifter0|Mux18~5_combout )))) # (!\shifter0|Mux18~1_combout  & ((\shifter0|Mux18~5_combout  & (\shifter0|Mux20~1_combout )) # (!\shifter0|Mux18~5_combout  & ((\shifter0|ShiftLeft1~15_combout 
// )))))

	.dataa(\shifter0|Mux18~1_combout ),
	.datab(\shifter0|Mux20~1_combout ),
	.datac(\shifter0|Mux18~5_combout ),
	.datad(\shifter0|ShiftLeft1~15_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux20~2 .lut_mask = 16'hE5E0;
defparam \shifter0|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cycloneive_lcell_comb \shifter0|ShiftLeft0~20 (
// Equation(s):
// \shifter0|ShiftLeft0~20_combout  = (\IR3|ir [2] & (\shifter0|ShiftLeft1~17_combout )) # (!\IR3|ir [2] & (((\shifter0|ShiftLeft0~19_combout ) # (\shifter0|ShiftLeft1~18_combout ))))

	.dataa(\shifter0|ShiftLeft1~17_combout ),
	.datab(\shifter0|ShiftLeft0~19_combout ),
	.datac(\shifter0|ShiftLeft1~18_combout ),
	.datad(\IR3|ir [2]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~20 .lut_mask = 16'hAAFC;
defparam \shifter0|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cycloneive_lcell_comb \shifter0|Mux20~3 (
// Equation(s):
// \shifter0|Mux20~3_combout  = (\shifter0|Mux18~1_combout  & ((\shifter0|Mux20~2_combout  & ((\shifter0|ShiftLeft0~20_combout ))) # (!\shifter0|Mux20~2_combout  & (\shifter0|ShiftLeft1~9_combout )))) # (!\shifter0|Mux18~1_combout  & 
// (\shifter0|Mux20~2_combout ))

	.dataa(\shifter0|Mux18~1_combout ),
	.datab(\shifter0|Mux20~2_combout ),
	.datac(\shifter0|ShiftLeft1~9_combout ),
	.datad(\shifter0|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux20~3 .lut_mask = 16'hEC64;
defparam \shifter0|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneive_lcell_comb \dr0|register~13 (
// Equation(s):
// \dr0|register~13_combout  = (\dr0|register~4_combout  & ((\dr0|register~12_combout ) # ((\control3|p3_alu_shif~q  & \shifter0|Mux20~3_combout ))))

	.dataa(\control3|p3_alu_shif~q ),
	.datab(\dr0|register~12_combout ),
	.datac(\dr0|register~4_combout ),
	.datad(\shifter0|Mux20~3_combout ),
	.cin(gnd),
	.combout(\dr0|register~13_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~13 .lut_mask = 16'hE0C0;
defparam \dr0|register~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N17
dffeas \dr0|register[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[9] .is_wysiwyg = "true";
defparam \dr0|register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cycloneive_lcell_comb \mdr0|register~8 (
// Equation(s):
// \mdr0|register~8_combout  = (\control4|p4_data_input~q  & (\in[7]~input_o )) # (!\control4|p4_data_input~q  & ((\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [7])))

	.dataa(\in[7]~input_o ),
	.datab(\control4|p4_data_input~q ),
	.datac(gnd),
	.datad(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\mdr0|register~8_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~8 .lut_mask = 16'hBB88;
defparam \mdr0|register~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N29
dffeas \mdr0|register[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[7] .is_wysiwyg = "true";
defparam \mdr0|register[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneive_lcell_comb \registerFile0|r~28 (
// Equation(s):
// \registerFile0|r~28_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & ((\mdr0|register [7]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [7]))))

	.dataa(\reset1~q ),
	.datab(\DR5|register [7]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\mdr0|register [7]),
	.cin(gnd),
	.combout(\registerFile0|r~28_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~28 .lut_mask = 16'hA808;
defparam \registerFile0|r~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N3
dffeas \registerFile0|r[7][7] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][7] .is_wysiwyg = "true";
defparam \registerFile0|r[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \br0|register~40 (
// Equation(s):
// \br0|register~40_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][7]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][7]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][7]~q ),
	.datad(\registerFile0|r[4][7]~q ),
	.cin(gnd),
	.combout(\br0|register~40_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~40 .lut_mask = 16'hB9A8;
defparam \br0|register~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneive_lcell_comb \br0|register~41 (
// Equation(s):
// \br0|register~41_combout  = (\ir0|ir [8] & ((\br0|register~40_combout  & (\registerFile0|r[7][7]~q )) # (!\br0|register~40_combout  & ((\registerFile0|r[5][7]~q ))))) # (!\ir0|ir [8] & (((\br0|register~40_combout ))))

	.dataa(\registerFile0|r[7][7]~q ),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[5][7]~q ),
	.datad(\br0|register~40_combout ),
	.cin(gnd),
	.combout(\br0|register~41_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~41 .lut_mask = 16'hBBC0;
defparam \br0|register~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneive_lcell_comb \br0|register~42 (
// Equation(s):
// \br0|register~42_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][7]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][7]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][7]~q ),
	.datad(\registerFile0|r[0][7]~q ),
	.cin(gnd),
	.combout(\br0|register~42_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~42 .lut_mask = 16'hD9C8;
defparam \br0|register~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneive_lcell_comb \br0|register~43 (
// Equation(s):
// \br0|register~43_combout  = (\ir0|ir [9] & ((\br0|register~42_combout  & (\registerFile0|r[3][7]~q )) # (!\br0|register~42_combout  & ((\registerFile0|r[2][7]~q ))))) # (!\ir0|ir [9] & (((\br0|register~42_combout ))))

	.dataa(\registerFile0|r[3][7]~q ),
	.datab(\registerFile0|r[2][7]~q ),
	.datac(\ir0|ir [9]),
	.datad(\br0|register~42_combout ),
	.cin(gnd),
	.combout(\br0|register~43_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~43 .lut_mask = 16'hAFC0;
defparam \br0|register~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneive_lcell_comb \br0|register~44 (
// Equation(s):
// \br0|register~44_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & (\br0|register~41_combout )) # (!\ir0|ir [10] & ((\br0|register~43_combout )))))

	.dataa(\ir0|ir [10]),
	.datab(\br0|register~41_combout ),
	.datac(\br0|register~43_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\br0|register~44_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~44 .lut_mask = 16'h00D8;
defparam \br0|register~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \br0|register[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[7] .is_wysiwyg = "true";
defparam \br0|register[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneive_lcell_comb \aluSourceBR[7]~17 (
// Equation(s):
// \aluSourceBR[7]~17_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & ((\dr0|register [7]))) # (!\FWD_B3|register [1] & (\br0|register [7]))))

	.dataa(\FWD_B3|register [1]),
	.datab(\FWD_B3|register [0]),
	.datac(\br0|register [7]),
	.datad(\dr0|register [7]),
	.cin(gnd),
	.combout(\aluSourceBR[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[7]~17 .lut_mask = 16'h3210;
defparam \aluSourceBR[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneive_lcell_comb \aluSourceBR[7]~18 (
// Equation(s):
// \aluSourceBR[7]~18_combout  = (\aluSourceBR[7]~17_combout ) # ((\dr_mdr0|result[7]~8_combout  & \FWD_B3|register [0]))

	.dataa(\aluSourceBR[7]~17_combout ),
	.datab(gnd),
	.datac(\dr_mdr0|result[7]~8_combout ),
	.datad(\FWD_B3|register [0]),
	.cin(gnd),
	.combout(\aluSourceBR[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[7]~18 .lut_mask = 16'hFAAA;
defparam \aluSourceBR[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneive_lcell_comb \ar_ir0|result[7]~15 (
// Equation(s):
// \ar_ir0|result[7]~15_combout  = (\control3|p3_ar_ir~q  & (\IR3|ir [7])) # (!\control3|p3_ar_ir~q  & ((\aluSourceAR_src[7]~17_combout )))

	.dataa(gnd),
	.datab(\IR3|ir [7]),
	.datac(\aluSourceAR_src[7]~17_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\ar_ir0|result[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[7]~15 .lut_mask = 16'hCCF0;
defparam \ar_ir0|result[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cycloneive_lcell_comb \alu0|Mux9~0 (
// Equation(s):
// \alu0|Mux9~0_combout  = (\alu0|Mux10~0_combout  & (!\control3|p3_opcode [2] & ((\ar_ir0|result[7]~15_combout ) # (\aluSourceBR[7]~18_combout )))) # (!\alu0|Mux10~0_combout  & ((\control3|p3_opcode [2]) # ((\ar_ir0|result[7]~15_combout  & 
// \aluSourceBR[7]~18_combout ))))

	.dataa(\ar_ir0|result[7]~15_combout ),
	.datab(\alu0|Mux10~0_combout ),
	.datac(\aluSourceBR[7]~18_combout ),
	.datad(\control3|p3_opcode [2]),
	.cin(gnd),
	.combout(\alu0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux9~0 .lut_mask = 16'h33E8;
defparam \alu0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cycloneive_lcell_comb \alu0|Mux9~1 (
// Equation(s):
// \alu0|Mux9~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[7]~15_combout  $ (((\aluSourceBR[7]~18_combout  & \alu0|Mux9~0_combout ))))) # (!\alu0|Mux10~1_combout  & (((\alu0|Mux9~0_combout ))))

	.dataa(\ar_ir0|result[7]~15_combout ),
	.datab(\alu0|Mux10~1_combout ),
	.datac(\aluSourceBR[7]~18_combout ),
	.datad(\alu0|Mux9~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux9~1 .lut_mask = 16'h7B88;
defparam \alu0|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneive_lcell_comb \alu0|Mux9~2 (
// Equation(s):
// \alu0|Mux9~2_combout  = (!\control3|p3_opcode [3] & ((\alu0|Mux10~2_combout  & (\alu0|Add0~35_combout )) # (!\alu0|Mux10~2_combout  & ((\alu0|Mux9~1_combout )))))

	.dataa(\alu0|Add0~35_combout ),
	.datab(\alu0|Mux10~2_combout ),
	.datac(\control3|p3_opcode [3]),
	.datad(\alu0|Mux9~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux9~2 .lut_mask = 16'h0B08;
defparam \alu0|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
cycloneive_lcell_comb \shifter0|ShiftLeft0~39 (
// Equation(s):
// \shifter0|ShiftLeft0~39_combout  = (\IR3|ir [3] & ((\IR3|ir [2] & (\shifter0|ShiftLeft0~15_combout )) # (!\IR3|ir [2] & ((\shifter0|ShiftLeft0~11_combout )))))

	.dataa(\shifter0|ShiftLeft0~15_combout ),
	.datab(\IR3|ir [2]),
	.datac(\IR3|ir [3]),
	.datad(\shifter0|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~39 .lut_mask = 16'hB080;
defparam \shifter0|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneive_lcell_comb \shifter0|ShiftLeft0~8 (
// Equation(s):
// \shifter0|ShiftLeft0~8_combout  = (\shifter0|ShiftLeft0~6_combout ) # (\shifter0|ShiftLeft0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\shifter0|ShiftLeft0~6_combout ),
	.datad(\shifter0|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~8 .lut_mask = 16'hFFF0;
defparam \shifter0|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cycloneive_lcell_comb \shifter0|ShiftLeft0~18 (
// Equation(s):
// \shifter0|ShiftLeft0~18_combout  = (\shifter0|ShiftLeft0~16_combout ) # (\shifter0|ShiftLeft0~17_combout )

	.dataa(\shifter0|ShiftLeft0~16_combout ),
	.datab(gnd),
	.datac(\shifter0|ShiftLeft0~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~18 .lut_mask = 16'hFAFA;
defparam \shifter0|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N0
cycloneive_lcell_comb \shifter0|ShiftLeft1~40 (
// Equation(s):
// \shifter0|ShiftLeft1~40_combout  = (!\IR3|ir [3] & ((\IR3|ir [2] & ((\shifter0|ShiftLeft0~18_combout ))) # (!\IR3|ir [2] & (\shifter0|ShiftLeft0~8_combout ))))

	.dataa(\shifter0|ShiftLeft0~8_combout ),
	.datab(\IR3|ir [3]),
	.datac(\IR3|ir [2]),
	.datad(\shifter0|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~40_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~40 .lut_mask = 16'h3202;
defparam \shifter0|ShiftLeft1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N26
cycloneive_lcell_comb \shifter0|Mux22~0 (
// Equation(s):
// \shifter0|Mux22~0_combout  = (\control3|p3_opcode [1] & (((\control3|p3_opcode [0])))) # (!\control3|p3_opcode [1] & ((\shifter0|ShiftLeft1~40_combout ) # ((\shifter0|ShiftLeft0~39_combout  & \control3|p3_opcode [0]))))

	.dataa(\shifter0|ShiftLeft0~39_combout ),
	.datab(\control3|p3_opcode [1]),
	.datac(\control3|p3_opcode [0]),
	.datad(\shifter0|ShiftLeft1~40_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux22~0 .lut_mask = 16'hF3E0;
defparam \shifter0|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \shifter0|ShiftLeft0~14 (
// Equation(s):
// \shifter0|ShiftLeft0~14_combout  = (\shifter0|ShiftLeft0~10_combout  & ((\aluSourceBR[9]~13_combout ) # ((\FWD_B3|register [0] & \dr_mdr0|result[9]~6_combout ))))

	.dataa(\FWD_B3|register [0]),
	.datab(\dr_mdr0|result[9]~6_combout ),
	.datac(\shifter0|ShiftLeft0~10_combout ),
	.datad(\aluSourceBR[9]~13_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~14 .lut_mask = 16'hF080;
defparam \shifter0|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N28
cycloneive_lcell_comb \shifter0|ShiftRight0~32 (
// Equation(s):
// \shifter0|ShiftRight0~32_combout  = (\IR3|ir [0] & ((\IR3|ir [1] & ((\aluSourceBR[10]~12_combout ))) # (!\IR3|ir [1] & (\aluSourceBR[8]~16_combout ))))

	.dataa(\aluSourceBR[8]~16_combout ),
	.datab(\aluSourceBR[10]~12_combout ),
	.datac(\IR3|ir [1]),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~32 .lut_mask = 16'hCA00;
defparam \shifter0|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N14
cycloneive_lcell_comb \shifter0|ShiftRight0~33 (
// Equation(s):
// \shifter0|ShiftRight0~33_combout  = (\shifter0|ShiftLeft0~14_combout ) # ((\shifter0|ShiftRight0~32_combout ) # ((\shifter0|ShiftLeft1~7_combout  & \aluSourceBR[7]~18_combout )))

	.dataa(\shifter0|ShiftLeft1~7_combout ),
	.datab(\shifter0|ShiftLeft0~14_combout ),
	.datac(\aluSourceBR[7]~18_combout ),
	.datad(\shifter0|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~33 .lut_mask = 16'hFFEC;
defparam \shifter0|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cycloneive_lcell_comb \shifter0|ShiftRight0~36 (
// Equation(s):
// \shifter0|ShiftRight0~36_combout  = (\IR3|ir [3]) # ((\IR3|ir [2] & ((!\shifter0|ShiftRight0~34_combout ))) # (!\IR3|ir [2] & (!\shifter0|ShiftRight0~33_combout )))

	.dataa(\shifter0|ShiftRight0~33_combout ),
	.datab(\IR3|ir [2]),
	.datac(\shifter0|ShiftRight0~34_combout ),
	.datad(\IR3|ir [3]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~36 .lut_mask = 16'hFF1D;
defparam \shifter0|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
cycloneive_lcell_comb \shifter0|Mux6~0 (
// Equation(s):
// \shifter0|Mux6~0_combout  = ((\IR3|ir [3] & \aluSourceBR[7]~18_combout )) # (!\shifter0|ShiftRight0~36_combout )

	.dataa(\shifter0|ShiftRight0~36_combout ),
	.datab(\IR3|ir [3]),
	.datac(\aluSourceBR[7]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux6~0 .lut_mask = 16'hD5D5;
defparam \shifter0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N12
cycloneive_lcell_comb \shifter0|ShiftRight0~37 (
// Equation(s):
// \shifter0|ShiftRight0~37_combout  = ((!\IR3|ir [2] & (\IR3|ir [3] & \shifter0|ShiftRight0~38_combout ))) # (!\shifter0|ShiftRight0~36_combout )

	.dataa(\shifter0|ShiftRight0~36_combout ),
	.datab(\IR3|ir [2]),
	.datac(\IR3|ir [3]),
	.datad(\shifter0|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~37 .lut_mask = 16'h7555;
defparam \shifter0|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N30
cycloneive_lcell_comb \shifter0|Mux22~1 (
// Equation(s):
// \shifter0|Mux22~1_combout  = (\shifter0|Mux22~0_combout  & ((\shifter0|Mux6~0_combout ) # ((!\control3|p3_opcode [1])))) # (!\shifter0|Mux22~0_combout  & (((\control3|p3_opcode [1] & \shifter0|ShiftRight0~37_combout ))))

	.dataa(\shifter0|Mux22~0_combout ),
	.datab(\shifter0|Mux6~0_combout ),
	.datac(\control3|p3_opcode [1]),
	.datad(\shifter0|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux22~1 .lut_mask = 16'hDA8A;
defparam \shifter0|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N18
cycloneive_lcell_comb \dr0|register~15 (
// Equation(s):
// \dr0|register~15_combout  = (\control3|p3_alu_shif~q  & (((\shifter0|Mux22~1_combout  & \shifter0|Mux18~0_combout )))) # (!\control3|p3_alu_shif~q  & (\alu0|Mux9~2_combout ))

	.dataa(\control3|p3_alu_shif~q ),
	.datab(\alu0|Mux9~2_combout ),
	.datac(\shifter0|Mux22~1_combout ),
	.datad(\shifter0|Mux18~0_combout ),
	.cin(gnd),
	.combout(\dr0|register~15_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~15 .lut_mask = 16'hE444;
defparam \dr0|register~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N19
dffeas \dr0|register[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[7] .is_wysiwyg = "true";
defparam \dr0|register[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N22
cycloneive_io_ibuf \in[6]~input (
	.i(in[6]),
	.ibar(gnd),
	.o(\in[6]~input_o ));
// synopsys translate_off
defparam \in[6]~input .bus_hold = "false";
defparam \in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N2
cycloneive_lcell_comb \mdr0|register~9 (
// Equation(s):
// \mdr0|register~9_combout  = (\control4|p4_data_input~q  & ((\in[6]~input_o ))) # (!\control4|p4_data_input~q  & (\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [6]))

	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\control4|p4_data_input~q ),
	.datad(\in[6]~input_o ),
	.cin(gnd),
	.combout(\mdr0|register~9_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~9 .lut_mask = 16'hFC0C;
defparam \mdr0|register~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N3
dffeas \mdr0|register[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[6] .is_wysiwyg = "true";
defparam \mdr0|register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneive_lcell_comb \dr_mdr0|result[6]~9 (
// Equation(s):
// \dr_mdr0|result[6]~9_combout  = (\control5|p5_dr_mdr~q  & (\mdr0|register [6])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [6])))

	.dataa(\control5|p5_dr_mdr~q ),
	.datab(gnd),
	.datac(\mdr0|register [6]),
	.datad(\DR5|register [6]),
	.cin(gnd),
	.combout(\dr_mdr0|result[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[6]~9 .lut_mask = 16'hF5A0;
defparam \dr_mdr0|result[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneive_lcell_comb \aluSourceAR_src[6]~19 (
// Equation(s):
// \aluSourceAR_src[6]~19_combout  = (\aluSourceAR_src[6]~18_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[6]~9_combout ))

	.dataa(\FWD_A3|register [0]),
	.datab(gnd),
	.datac(\dr_mdr0|result[6]~9_combout ),
	.datad(\aluSourceAR_src[6]~18_combout ),
	.cin(gnd),
	.combout(\aluSourceAR_src[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[6]~19 .lut_mask = 16'hFFA0;
defparam \aluSourceAR_src[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneive_lcell_comb \alu0|Add0~11 (
// Equation(s):
// \alu0|Add0~11_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & (!\IR3|ir [6])) # (!\control3|p3_ar_ir~q  & ((!\aluSourceAR_src[6]~19_combout )))))

	.dataa(\control3|p3_ar_ir~q ),
	.datab(\IR3|ir [6]),
	.datac(\aluSourceAR_src[6]~19_combout ),
	.datad(\control0|always1~0_combout ),
	.cin(gnd),
	.combout(\alu0|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~11 .lut_mask = 16'hD827;
defparam \alu0|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneive_lcell_comb \ar_ir0|result[6]~5 (
// Equation(s):
// \ar_ir0|result[6]~5_combout  = (\control3|p3_ar_ir~q  & (\IR3|ir [6])) # (!\control3|p3_ar_ir~q  & ((\aluSourceAR_src[6]~19_combout )))

	.dataa(\control3|p3_ar_ir~q ),
	.datab(\IR3|ir [6]),
	.datac(\aluSourceAR_src[6]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ar_ir0|result[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[6]~5 .lut_mask = 16'hD8D8;
defparam \ar_ir0|result[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneive_lcell_comb \alu0|Mux10~3 (
// Equation(s):
// \alu0|Mux10~3_combout  = (\alu0|Mux10~0_combout  & (!\control3|p3_opcode [2] & ((\aluSourceBR[6]~20_combout ) # (\ar_ir0|result[6]~5_combout )))) # (!\alu0|Mux10~0_combout  & ((\control3|p3_opcode [2]) # ((\aluSourceBR[6]~20_combout  & 
// \ar_ir0|result[6]~5_combout ))))

	.dataa(\alu0|Mux10~0_combout ),
	.datab(\control3|p3_opcode [2]),
	.datac(\aluSourceBR[6]~20_combout ),
	.datad(\ar_ir0|result[6]~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux10~3 .lut_mask = 16'h7664;
defparam \alu0|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneive_lcell_comb \alu0|Mux10~4 (
// Equation(s):
// \alu0|Mux10~4_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[6]~5_combout  $ (((\alu0|Mux10~3_combout  & \aluSourceBR[6]~20_combout ))))) # (!\alu0|Mux10~1_combout  & (\alu0|Mux10~3_combout ))

	.dataa(\alu0|Mux10~1_combout ),
	.datab(\alu0|Mux10~3_combout ),
	.datac(\aluSourceBR[6]~20_combout ),
	.datad(\ar_ir0|result[6]~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux10~4 .lut_mask = 16'h6EC4;
defparam \alu0|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneive_lcell_comb \dr0|register~16 (
// Equation(s):
// \dr0|register~16_combout  = (!\control3|p3_alu_shif~q  & ((\alu0|Mux10~2_combout  & (\alu0|Add0~33_combout )) # (!\alu0|Mux10~2_combout  & ((\alu0|Mux10~4_combout )))))

	.dataa(\control3|p3_alu_shif~q ),
	.datab(\alu0|Mux10~2_combout ),
	.datac(\alu0|Add0~33_combout ),
	.datad(\alu0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\dr0|register~16_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~16 .lut_mask = 16'h5140;
defparam \dr0|register~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneive_lcell_comb \alu0|Mux10~5 (
// Equation(s):
// \alu0|Mux10~5_combout  = (\control3|p3_opcode [0] & !\control3|p3_opcode [1])

	.dataa(gnd),
	.datab(\control3|p3_opcode [0]),
	.datac(gnd),
	.datad(\control3|p3_opcode [1]),
	.cin(gnd),
	.combout(\alu0|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux10~5 .lut_mask = 16'h00CC;
defparam \alu0|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneive_lcell_comb \shifter0|Mux24~1 (
// Equation(s):
// \shifter0|Mux24~1_combout  = (\control3|p3_opcode [1]) # ((!\control3|p3_opcode [0] & !\IR3|ir [3]))

	.dataa(gnd),
	.datab(\control3|p3_opcode [0]),
	.datac(\IR3|ir [3]),
	.datad(\control3|p3_opcode [1]),
	.cin(gnd),
	.combout(\shifter0|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux24~1 .lut_mask = 16'hFF03;
defparam \shifter0|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneive_lcell_comb \shifter0|ShiftRight0~25 (
// Equation(s):
// \shifter0|ShiftRight0~25_combout  = (\shifter0|ShiftLeft1~6_combout  & ((\aluSourceBR[9]~14_combout ) # ((\aluSourceBR[7]~18_combout  & \shifter0|ShiftLeft0~12_combout )))) # (!\shifter0|ShiftLeft1~6_combout  & (((\aluSourceBR[7]~18_combout  & 
// \shifter0|ShiftLeft0~12_combout ))))

	.dataa(\shifter0|ShiftLeft1~6_combout ),
	.datab(\aluSourceBR[9]~14_combout ),
	.datac(\aluSourceBR[7]~18_combout ),
	.datad(\shifter0|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~25 .lut_mask = 16'hF888;
defparam \shifter0|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \shifter0|ShiftRight0~26 (
// Equation(s):
// \shifter0|ShiftRight0~26_combout  = (\shifter0|ShiftRight0~25_combout ) # ((\shifter0|ShiftLeft0~27_combout ) # ((\aluSourceBR[6]~20_combout  & \shifter0|ShiftLeft1~7_combout )))

	.dataa(\shifter0|ShiftRight0~25_combout ),
	.datab(\aluSourceBR[6]~20_combout ),
	.datac(\shifter0|ShiftLeft1~7_combout ),
	.datad(\shifter0|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~26 .lut_mask = 16'hFFEA;
defparam \shifter0|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneive_lcell_comb \shifter0|Mux24~0 (
// Equation(s):
// \shifter0|Mux24~0_combout  = (\IR3|ir [3] & ((\control3|p3_opcode [0]))) # (!\IR3|ir [3] & (\IR3|ir [2]))

	.dataa(gnd),
	.datab(\IR3|ir [2]),
	.datac(\control3|p3_opcode [0]),
	.datad(\IR3|ir [3]),
	.cin(gnd),
	.combout(\shifter0|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux24~0 .lut_mask = 16'hF0CC;
defparam \shifter0|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cycloneive_lcell_comb \shifter0|Mux23~0 (
// Equation(s):
// \shifter0|Mux23~0_combout  = (\IR3|ir [3] & (((\shifter0|Mux24~0_combout ) # (\shifter0|ShiftRight0~18_combout )))) # (!\IR3|ir [3] & (\shifter0|ShiftRight0~26_combout  & (!\shifter0|Mux24~0_combout )))

	.dataa(\shifter0|ShiftRight0~26_combout ),
	.datab(\IR3|ir [3]),
	.datac(\shifter0|Mux24~0_combout ),
	.datad(\shifter0|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux23~0 .lut_mask = 16'hCEC2;
defparam \shifter0|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneive_lcell_comb \shifter0|Mux23~1 (
// Equation(s):
// \shifter0|Mux23~1_combout  = (\shifter0|Mux23~0_combout  & ((\aluSourceBR[6]~20_combout ) # ((!\shifter0|Mux24~0_combout )))) # (!\shifter0|Mux23~0_combout  & (((\shifter0|Mux24~0_combout  & \shifter0|ShiftRight0~21_combout ))))

	.dataa(\aluSourceBR[6]~20_combout ),
	.datab(\shifter0|Mux23~0_combout ),
	.datac(\shifter0|Mux24~0_combout ),
	.datad(\shifter0|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux23~1 .lut_mask = 16'hBC8C;
defparam \shifter0|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cycloneive_lcell_comb \shifter0|Mux23~2 (
// Equation(s):
// \shifter0|Mux23~2_combout  = (\shifter0|Mux24~1_combout  & ((\shifter0|Mux18~5_combout  & ((\shifter0|Mux23~1_combout ))) # (!\shifter0|Mux18~5_combout  & (\shifter0|ShiftLeft1~43_combout )))) # (!\shifter0|Mux24~1_combout  & (((\shifter0|Mux18~5_combout 
// ))))

	.dataa(\shifter0|ShiftLeft1~43_combout ),
	.datab(\shifter0|Mux24~1_combout ),
	.datac(\shifter0|Mux23~1_combout ),
	.datad(\shifter0|Mux18~5_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux23~2 .lut_mask = 16'hF388;
defparam \shifter0|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N14
cycloneive_lcell_comb \shifter0|Mux23~3 (
// Equation(s):
// \shifter0|Mux23~3_combout  = (\alu0|Mux10~5_combout  & ((\shifter0|Mux23~2_combout  & (\shifter0|ShiftLeft1~31_combout )) # (!\shifter0|Mux23~2_combout  & ((\shifter0|ShiftLeft0~35_combout ))))) # (!\alu0|Mux10~5_combout  & (((\shifter0|Mux23~2_combout 
// ))))

	.dataa(\alu0|Mux10~5_combout ),
	.datab(\shifter0|ShiftLeft1~31_combout ),
	.datac(\shifter0|Mux23~2_combout ),
	.datad(\shifter0|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux23~3 .lut_mask = 16'hDAD0;
defparam \shifter0|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneive_lcell_comb \dr0|register~17 (
// Equation(s):
// \dr0|register~17_combout  = (\dr0|register~4_combout  & ((\dr0|register~16_combout ) # ((\control3|p3_alu_shif~q  & \shifter0|Mux23~3_combout ))))

	.dataa(\control3|p3_alu_shif~q ),
	.datab(\dr0|register~16_combout ),
	.datac(\dr0|register~4_combout ),
	.datad(\shifter0|Mux23~3_combout ),
	.cin(gnd),
	.combout(\dr0|register~17_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~17 .lut_mask = 16'hE0C0;
defparam \dr0|register~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N31
dffeas \dr0|register[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[6] .is_wysiwyg = "true";
defparam \dr0|register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cycloneive_lcell_comb \mdr0|register~10 (
// Equation(s):
// \mdr0|register~10_combout  = (\control4|p4_data_input~q  & (\in[5]~input_o )) # (!\control4|p4_data_input~q  & ((\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [5])))

	.dataa(gnd),
	.datab(\control4|p4_data_input~q ),
	.datac(\in[5]~input_o ),
	.datad(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\mdr0|register~10_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~10 .lut_mask = 16'hF3C0;
defparam \mdr0|register~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N9
dffeas \mdr0|register[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[5] .is_wysiwyg = "true";
defparam \mdr0|register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneive_lcell_comb \registerFile0|r~30 (
// Equation(s):
// \registerFile0|r~30_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & ((\mdr0|register [5]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [5]))))

	.dataa(\DR5|register [5]),
	.datab(\mdr0|register [5]),
	.datac(\reset1~q ),
	.datad(\control5|p5_dr_mdr~q ),
	.cin(gnd),
	.combout(\registerFile0|r~30_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~30 .lut_mask = 16'hC0A0;
defparam \registerFile0|r~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N17
dffeas \registerFile0|r[5][5] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][5] .is_wysiwyg = "true";
defparam \registerFile0|r[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cycloneive_lcell_comb \ar0|register~50 (
// Equation(s):
// \ar0|register~50_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][5]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][5]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][5]~q ),
	.datad(\registerFile0|r[6][5]~q ),
	.cin(gnd),
	.combout(\ar0|register~50_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~50 .lut_mask = 16'hBA98;
defparam \ar0|register~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneive_lcell_comb \ar0|register~51 (
// Equation(s):
// \ar0|register~51_combout  = (\ir0|ir [11] & ((\ar0|register~50_combout  & ((\registerFile0|r[7][5]~q ))) # (!\ar0|register~50_combout  & (\registerFile0|r[5][5]~q )))) # (!\ir0|ir [11] & (((\ar0|register~50_combout ))))

	.dataa(\ir0|ir [11]),
	.datab(\registerFile0|r[5][5]~q ),
	.datac(\registerFile0|r[7][5]~q ),
	.datad(\ar0|register~50_combout ),
	.cin(gnd),
	.combout(\ar0|register~51_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~51 .lut_mask = 16'hF588;
defparam \ar0|register~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N14
cycloneive_lcell_comb \ar0|register~52 (
// Equation(s):
// \ar0|register~52_combout  = (\ir0|ir [12] & (((\ir0|ir [11])))) # (!\ir0|ir [12] & ((\ir0|ir [11] & (\registerFile0|r[1][5]~q )) # (!\ir0|ir [11] & ((\registerFile0|r[0][5]~q )))))

	.dataa(\ir0|ir [12]),
	.datab(\registerFile0|r[1][5]~q ),
	.datac(\registerFile0|r[0][5]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~52_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~52 .lut_mask = 16'hEE50;
defparam \ar0|register~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cycloneive_lcell_comb \ar0|register~53 (
// Equation(s):
// \ar0|register~53_combout  = (\ir0|ir [12] & ((\ar0|register~52_combout  & ((\registerFile0|r[3][5]~q ))) # (!\ar0|register~52_combout  & (\registerFile0|r[2][5]~q )))) # (!\ir0|ir [12] & (\ar0|register~52_combout ))

	.dataa(\ir0|ir [12]),
	.datab(\ar0|register~52_combout ),
	.datac(\registerFile0|r[2][5]~q ),
	.datad(\registerFile0|r[3][5]~q ),
	.cin(gnd),
	.combout(\ar0|register~53_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~53 .lut_mask = 16'hEC64;
defparam \ar0|register~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \ar0|register~54 (
// Equation(s):
// \ar0|register~54_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & (\ar0|register~51_combout )) # (!\ir0|ir [13] & ((\ar0|register~53_combout )))))

	.dataa(\ar0|register~51_combout ),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ar0|register~53_combout ),
	.datad(\ir0|ir [13]),
	.cin(gnd),
	.combout(\ar0|register~54_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~54 .lut_mask = 16'h2230;
defparam \ar0|register~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \ar0|register[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[5] .is_wysiwyg = "true";
defparam \ar0|register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneive_lcell_comb \aluSourceAR_src[5]~20 (
// Equation(s):
// \aluSourceAR_src[5]~20_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & (\dr0|register [5])) # (!\FWD_A3|register [1] & ((\ar0|register [5])))))

	.dataa(\FWD_A3|register [0]),
	.datab(\dr0|register [5]),
	.datac(\FWD_A3|register [1]),
	.datad(\ar0|register [5]),
	.cin(gnd),
	.combout(\aluSourceAR_src[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[5]~20 .lut_mask = 16'h4540;
defparam \aluSourceAR_src[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneive_lcell_comb \aluSourceAR_src[5]~21 (
// Equation(s):
// \aluSourceAR_src[5]~21_combout  = (\aluSourceAR_src[5]~20_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[5]~10_combout ))

	.dataa(\FWD_A3|register [0]),
	.datab(gnd),
	.datac(\aluSourceAR_src[5]~20_combout ),
	.datad(\dr_mdr0|result[5]~10_combout ),
	.cin(gnd),
	.combout(\aluSourceAR_src[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[5]~21 .lut_mask = 16'hFAF0;
defparam \aluSourceAR_src[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneive_lcell_comb \IR3|ir~8 (
// Equation(s):
// \IR3|ir~8_combout  = (\HazardDetectionUnit0|pcWren~8_combout ) # ((\ir0|ir [5]) # (!\reset1~q ))

	.dataa(gnd),
	.datab(\HazardDetectionUnit0|pcWren~8_combout ),
	.datac(\ir0|ir [5]),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\IR3|ir~8_combout ),
	.cout());
// synopsys translate_off
defparam \IR3|ir~8 .lut_mask = 16'hFCFF;
defparam \IR3|ir~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N25
dffeas \IR3|ir[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\IR3|ir~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR3|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR3|ir[5] .is_wysiwyg = "true";
defparam \IR3|ir[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneive_lcell_comb \alu0|Add0~12 (
// Equation(s):
// \alu0|Add0~12_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & ((!\IR3|ir [5]))) # (!\control3|p3_ar_ir~q  & (!\aluSourceAR_src[5]~21_combout ))))

	.dataa(\control0|always1~0_combout ),
	.datab(\aluSourceAR_src[5]~21_combout ),
	.datac(\control3|p3_ar_ir~q ),
	.datad(\IR3|ir [5]),
	.cin(gnd),
	.combout(\alu0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~12 .lut_mask = 16'hA959;
defparam \alu0|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneive_lcell_comb \ar_ir0|result[5]~1 (
// Equation(s):
// \ar_ir0|result[5]~1_combout  = (\control3|p3_ar_ir~q  & ((\IR3|ir [5]))) # (!\control3|p3_ar_ir~q  & (\aluSourceAR_src[5]~21_combout ))

	.dataa(gnd),
	.datab(\aluSourceAR_src[5]~21_combout ),
	.datac(\control3|p3_ar_ir~q ),
	.datad(\IR3|ir [5]),
	.cin(gnd),
	.combout(\ar_ir0|result[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[5]~1 .lut_mask = 16'hFC0C;
defparam \ar_ir0|result[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
cycloneive_lcell_comb \alu0|Mux11~0 (
// Equation(s):
// \alu0|Mux11~0_combout  = (\alu0|Mux10~0_combout  & (!\control3|p3_opcode [2] & ((\aluSourceBR[5]~22_combout ) # (\ar_ir0|result[5]~1_combout )))) # (!\alu0|Mux10~0_combout  & ((\control3|p3_opcode [2]) # ((\aluSourceBR[5]~22_combout  & 
// \ar_ir0|result[5]~1_combout ))))

	.dataa(\alu0|Mux10~0_combout ),
	.datab(\control3|p3_opcode [2]),
	.datac(\aluSourceBR[5]~22_combout ),
	.datad(\ar_ir0|result[5]~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux11~0 .lut_mask = 16'h7664;
defparam \alu0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
cycloneive_lcell_comb \alu0|Mux11~1 (
// Equation(s):
// \alu0|Mux11~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[5]~1_combout  $ (((\alu0|Mux11~0_combout  & \aluSourceBR[5]~22_combout ))))) # (!\alu0|Mux10~1_combout  & (\alu0|Mux11~0_combout ))

	.dataa(\alu0|Mux11~0_combout ),
	.datab(\alu0|Mux10~1_combout ),
	.datac(\aluSourceBR[5]~22_combout ),
	.datad(\ar_ir0|result[5]~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux11~1 .lut_mask = 16'h6EA2;
defparam \alu0|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneive_lcell_comb \dr0|register~18 (
// Equation(s):
// \dr0|register~18_combout  = (!\control3|p3_alu_shif~q  & ((\alu0|Mux10~2_combout  & (\alu0|Add0~31_combout )) # (!\alu0|Mux10~2_combout  & ((\alu0|Mux11~1_combout )))))

	.dataa(\control3|p3_alu_shif~q ),
	.datab(\alu0|Add0~31_combout ),
	.datac(\alu0|Mux10~2_combout ),
	.datad(\alu0|Mux11~1_combout ),
	.cin(gnd),
	.combout(\dr0|register~18_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~18 .lut_mask = 16'h4540;
defparam \dr0|register~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cycloneive_lcell_comb \shifter0|ShiftRight0~23 (
// Equation(s):
// \shifter0|ShiftRight0~23_combout  = (\IR3|ir [1] & ((\IR3|ir [0] & (\aluSourceBR[8]~16_combout )) # (!\IR3|ir [0] & ((\aluSourceBR[7]~18_combout )))))

	.dataa(\aluSourceBR[8]~16_combout ),
	.datab(\aluSourceBR[7]~18_combout ),
	.datac(\IR3|ir [0]),
	.datad(\IR3|ir [1]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~23 .lut_mask = 16'hAC00;
defparam \shifter0|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneive_lcell_comb \shifter0|Mux0~2 (
// Equation(s):
// \shifter0|Mux0~2_combout  = (\IR3|ir [0] & ((\aluSourceBR[6]~20_combout ))) # (!\IR3|ir [0] & (\aluSourceBR[5]~22_combout ))

	.dataa(\aluSourceBR[5]~22_combout ),
	.datab(gnd),
	.datac(\IR3|ir [0]),
	.datad(\aluSourceBR[6]~20_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux0~2 .lut_mask = 16'hFA0A;
defparam \shifter0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneive_lcell_comb \shifter0|ShiftRight0~24 (
// Equation(s):
// \shifter0|ShiftRight0~24_combout  = (\shifter0|ShiftRight0~23_combout ) # ((\shifter0|Mux0~2_combout  & !\IR3|ir [1]))

	.dataa(gnd),
	.datab(\shifter0|ShiftRight0~23_combout ),
	.datac(\shifter0|Mux0~2_combout ),
	.datad(\IR3|ir [1]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~24 .lut_mask = 16'hCCFC;
defparam \shifter0|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cycloneive_lcell_comb \shifter0|Mux24~2 (
// Equation(s):
// \shifter0|Mux24~2_combout  = (\IR3|ir [3] & ((\shifter0|ShiftRight0~17_combout ) # ((\shifter0|Mux24~0_combout )))) # (!\IR3|ir [3] & (((\shifter0|ShiftRight0~24_combout  & !\shifter0|Mux24~0_combout ))))

	.dataa(\shifter0|ShiftRight0~17_combout ),
	.datab(\IR3|ir [3]),
	.datac(\shifter0|ShiftRight0~24_combout ),
	.datad(\shifter0|Mux24~0_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux24~2 .lut_mask = 16'hCCB8;
defparam \shifter0|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cycloneive_lcell_comb \shifter0|Mux24~3 (
// Equation(s):
// \shifter0|Mux24~3_combout  = (\shifter0|Mux24~2_combout  & (((\aluSourceBR[5]~22_combout )) # (!\shifter0|Mux24~0_combout ))) # (!\shifter0|Mux24~2_combout  & (\shifter0|Mux24~0_combout  & ((\shifter0|ShiftRight0~6_combout ))))

	.dataa(\shifter0|Mux24~2_combout ),
	.datab(\shifter0|Mux24~0_combout ),
	.datac(\aluSourceBR[5]~22_combout ),
	.datad(\shifter0|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux24~3 .lut_mask = 16'hE6A2;
defparam \shifter0|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cycloneive_lcell_comb \shifter0|Mux24~4 (
// Equation(s):
// \shifter0|Mux24~4_combout  = (\shifter0|Mux18~5_combout  & ((\shifter0|Mux24~3_combout ) # ((!\shifter0|Mux24~1_combout )))) # (!\shifter0|Mux18~5_combout  & (((\shifter0|ShiftLeft1~29_combout  & \shifter0|Mux24~1_combout ))))

	.dataa(\shifter0|Mux24~3_combout ),
	.datab(\shifter0|ShiftLeft1~29_combout ),
	.datac(\shifter0|Mux18~5_combout ),
	.datad(\shifter0|Mux24~1_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux24~4 .lut_mask = 16'hACF0;
defparam \shifter0|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneive_lcell_comb \shifter0|Mux24~5 (
// Equation(s):
// \shifter0|Mux24~5_combout  = (\alu0|Mux10~5_combout  & ((\shifter0|Mux24~4_combout  & (\shifter0|ShiftLeft1~42_combout )) # (!\shifter0|Mux24~4_combout  & ((\shifter0|ShiftLeft0~25_combout ))))) # (!\alu0|Mux10~5_combout  & (((\shifter0|Mux24~4_combout 
// ))))

	.dataa(\alu0|Mux10~5_combout ),
	.datab(\shifter0|ShiftLeft1~42_combout ),
	.datac(\shifter0|ShiftLeft0~25_combout ),
	.datad(\shifter0|Mux24~4_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux24~5 .lut_mask = 16'hDDA0;
defparam \shifter0|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneive_lcell_comb \dr0|register~19 (
// Equation(s):
// \dr0|register~19_combout  = (\dr0|register~4_combout  & ((\dr0|register~18_combout ) # ((\shifter0|Mux24~5_combout  & \control3|p3_alu_shif~q ))))

	.dataa(\dr0|register~18_combout ),
	.datab(\shifter0|Mux24~5_combout ),
	.datac(\dr0|register~4_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~19_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~19 .lut_mask = 16'hE0A0;
defparam \dr0|register~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N9
dffeas \dr0|register[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[5] .is_wysiwyg = "true";
defparam \dr0|register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cycloneive_lcell_comb \mdr0|register~11 (
// Equation(s):
// \mdr0|register~11_combout  = (\control4|p4_data_input~q  & (\in[4]~input_o )) # (!\control4|p4_data_input~q  & ((\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [4])))

	.dataa(\in[4]~input_o ),
	.datab(\control4|p4_data_input~q ),
	.datac(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mdr0|register~11_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~11 .lut_mask = 16'hB8B8;
defparam \mdr0|register~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N23
dffeas \mdr0|register[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[4] .is_wysiwyg = "true";
defparam \mdr0|register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cycloneive_lcell_comb \registerFile0|r~31 (
// Equation(s):
// \registerFile0|r~31_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & (\mdr0|register [4])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [4])))))

	.dataa(\mdr0|register [4]),
	.datab(\DR5|register [4]),
	.datac(\reset1~q ),
	.datad(\control5|p5_dr_mdr~q ),
	.cin(gnd),
	.combout(\registerFile0|r~31_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~31 .lut_mask = 16'hA0C0;
defparam \registerFile0|r~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N15
dffeas \registerFile0|r[6][4] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][4] .is_wysiwyg = "true";
defparam \registerFile0|r[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneive_lcell_comb \br0|register~55 (
// Equation(s):
// \br0|register~55_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][4]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][4]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][4]~q ),
	.datad(\registerFile0|r[4][4]~q ),
	.cin(gnd),
	.combout(\br0|register~55_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~55 .lut_mask = 16'hB9A8;
defparam \br0|register~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneive_lcell_comb \br0|register~56 (
// Equation(s):
// \br0|register~56_combout  = (\br0|register~55_combout  & ((\registerFile0|r[7][4]~q ) # ((!\ir0|ir [8])))) # (!\br0|register~55_combout  & (((\registerFile0|r[5][4]~q  & \ir0|ir [8]))))

	.dataa(\br0|register~55_combout ),
	.datab(\registerFile0|r[7][4]~q ),
	.datac(\registerFile0|r[5][4]~q ),
	.datad(\ir0|ir [8]),
	.cin(gnd),
	.combout(\br0|register~56_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~56 .lut_mask = 16'hD8AA;
defparam \br0|register~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneive_lcell_comb \br0|register~57 (
// Equation(s):
// \br0|register~57_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][4]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][4]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][4]~q ),
	.datad(\registerFile0|r[0][4]~q ),
	.cin(gnd),
	.combout(\br0|register~57_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~57 .lut_mask = 16'hD9C8;
defparam \br0|register~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cycloneive_lcell_comb \br0|register~58 (
// Equation(s):
// \br0|register~58_combout  = (\br0|register~57_combout  & (((\registerFile0|r[3][4]~q )) # (!\ir0|ir [9]))) # (!\br0|register~57_combout  & (\ir0|ir [9] & ((\registerFile0|r[2][4]~q ))))

	.dataa(\br0|register~57_combout ),
	.datab(\ir0|ir [9]),
	.datac(\registerFile0|r[3][4]~q ),
	.datad(\registerFile0|r[2][4]~q ),
	.cin(gnd),
	.combout(\br0|register~58_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~58 .lut_mask = 16'hE6A2;
defparam \br0|register~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneive_lcell_comb \br0|register~59 (
// Equation(s):
// \br0|register~59_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & (\br0|register~56_combout )) # (!\ir0|ir [10] & ((\br0|register~58_combout )))))

	.dataa(\control3|p3_memRead~0_combout ),
	.datab(\br0|register~56_combout ),
	.datac(\ir0|ir [10]),
	.datad(\br0|register~58_combout ),
	.cin(gnd),
	.combout(\br0|register~59_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~59 .lut_mask = 16'h4540;
defparam \br0|register~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N29
dffeas \br0|register[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[4] .is_wysiwyg = "true";
defparam \br0|register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneive_lcell_comb \aluSourceBR[4]~23 (
// Equation(s):
// \aluSourceBR[4]~23_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & (\dr0|register [4])) # (!\FWD_B3|register [1] & ((\br0|register [4])))))

	.dataa(\FWD_B3|register [1]),
	.datab(\dr0|register [4]),
	.datac(\FWD_B3|register [0]),
	.datad(\br0|register [4]),
	.cin(gnd),
	.combout(\aluSourceBR[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[4]~23 .lut_mask = 16'h0D08;
defparam \aluSourceBR[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cycloneive_lcell_comb \aluSourceBR[4]~24 (
// Equation(s):
// \aluSourceBR[4]~24_combout  = (\aluSourceBR[4]~23_combout ) # ((\FWD_B3|register [0] & \dr_mdr0|result[4]~11_combout ))

	.dataa(\aluSourceBR[4]~23_combout ),
	.datab(\FWD_B3|register [0]),
	.datac(gnd),
	.datad(\dr_mdr0|result[4]~11_combout ),
	.cin(gnd),
	.combout(\aluSourceBR[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[4]~24 .lut_mask = 16'hEEAA;
defparam \aluSourceBR[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneive_lcell_comb \ar_ir0|result[4]~7 (
// Equation(s):
// \ar_ir0|result[4]~7_combout  = (\control3|p3_ar_ir~q  & ((\IR3|ir [4]))) # (!\control3|p3_ar_ir~q  & (\aluSourceAR_src[4]~23_combout ))

	.dataa(\control3|p3_ar_ir~q ),
	.datab(gnd),
	.datac(\aluSourceAR_src[4]~23_combout ),
	.datad(\IR3|ir [4]),
	.cin(gnd),
	.combout(\ar_ir0|result[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[4]~7 .lut_mask = 16'hFA50;
defparam \ar_ir0|result[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneive_lcell_comb \alu0|Mux12~0 (
// Equation(s):
// \alu0|Mux12~0_combout  = (\alu0|Mux10~0_combout  & (!\control3|p3_opcode [2] & ((\aluSourceBR[4]~24_combout ) # (\ar_ir0|result[4]~7_combout )))) # (!\alu0|Mux10~0_combout  & ((\control3|p3_opcode [2]) # ((\aluSourceBR[4]~24_combout  & 
// \ar_ir0|result[4]~7_combout ))))

	.dataa(\aluSourceBR[4]~24_combout ),
	.datab(\alu0|Mux10~0_combout ),
	.datac(\ar_ir0|result[4]~7_combout ),
	.datad(\control3|p3_opcode [2]),
	.cin(gnd),
	.combout(\alu0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux12~0 .lut_mask = 16'h33E8;
defparam \alu0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneive_lcell_comb \alu0|Mux12~1 (
// Equation(s):
// \alu0|Mux12~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[4]~7_combout  $ (((\aluSourceBR[4]~24_combout  & \alu0|Mux12~0_combout ))))) # (!\alu0|Mux10~1_combout  & (((\alu0|Mux12~0_combout ))))

	.dataa(\aluSourceBR[4]~24_combout ),
	.datab(\ar_ir0|result[4]~7_combout ),
	.datac(\alu0|Mux12~0_combout ),
	.datad(\alu0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux12~1 .lut_mask = 16'h6CF0;
defparam \alu0|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneive_lcell_comb \dr0|register~20 (
// Equation(s):
// \dr0|register~20_combout  = (!\control3|p3_alu_shif~q  & ((\alu0|Mux10~2_combout  & (\alu0|Add0~29_combout )) # (!\alu0|Mux10~2_combout  & ((\alu0|Mux12~1_combout )))))

	.dataa(\alu0|Add0~29_combout ),
	.datab(\alu0|Mux12~1_combout ),
	.datac(\alu0|Mux10~2_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~20_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~20 .lut_mask = 16'h00AC;
defparam \dr0|register~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N22
cycloneive_lcell_comb \shifter0|ShiftRight0~11 (
// Equation(s):
// \shifter0|ShiftRight0~11_combout  = (\aluSourceBR[8]~16_combout  & ((\shifter0|ShiftLeft1~7_combout ) # ((\shifter0|ShiftLeft0~10_combout  & \aluSourceBR[10]~12_combout )))) # (!\aluSourceBR[8]~16_combout  & (\shifter0|ShiftLeft0~10_combout  & 
// ((\aluSourceBR[10]~12_combout ))))

	.dataa(\aluSourceBR[8]~16_combout ),
	.datab(\shifter0|ShiftLeft0~10_combout ),
	.datac(\shifter0|ShiftLeft1~7_combout ),
	.datad(\aluSourceBR[10]~12_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~11 .lut_mask = 16'hECA0;
defparam \shifter0|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneive_lcell_comb \shifter0|ShiftRight0~12 (
// Equation(s):
// \shifter0|ShiftRight0~12_combout  = (\shifter0|ShiftLeft0~24_combout ) # ((\shifter0|ShiftRight0~11_combout ) # ((\aluSourceBR[9]~14_combout  & \shifter0|ShiftLeft0~12_combout )))

	.dataa(\shifter0|ShiftLeft0~24_combout ),
	.datab(\aluSourceBR[9]~14_combout ),
	.datac(\shifter0|ShiftRight0~11_combout ),
	.datad(\shifter0|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~12 .lut_mask = 16'hFEFA;
defparam \shifter0|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cycloneive_lcell_comb \shifter0|Mux0~1 (
// Equation(s):
// \shifter0|Mux0~1_combout  = (\IR3|ir [0] & (\aluSourceBR[5]~22_combout )) # (!\IR3|ir [0] & ((\aluSourceBR[4]~24_combout )))

	.dataa(\IR3|ir [0]),
	.datab(gnd),
	.datac(\aluSourceBR[5]~22_combout ),
	.datad(\aluSourceBR[4]~24_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux0~1 .lut_mask = 16'hF5A0;
defparam \shifter0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneive_lcell_comb \shifter0|ShiftRight0~15 (
// Equation(s):
// \shifter0|ShiftRight0~15_combout  = (\IR3|ir [1] & ((\IR3|ir [0] & (\aluSourceBR[7]~18_combout )) # (!\IR3|ir [0] & ((\aluSourceBR[6]~20_combout )))))

	.dataa(\aluSourceBR[7]~18_combout ),
	.datab(\aluSourceBR[6]~20_combout ),
	.datac(\IR3|ir [0]),
	.datad(\IR3|ir [1]),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~15 .lut_mask = 16'hAC00;
defparam \shifter0|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneive_lcell_comb \shifter0|ShiftRight0~16 (
// Equation(s):
// \shifter0|ShiftRight0~16_combout  = (\shifter0|ShiftRight0~15_combout ) # ((\shifter0|Mux0~1_combout  & !\IR3|ir [1]))

	.dataa(\shifter0|Mux0~1_combout ),
	.datab(\IR3|ir [1]),
	.datac(\shifter0|ShiftRight0~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~16 .lut_mask = 16'hF2F2;
defparam \shifter0|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneive_lcell_comb \shifter0|Mux25~0 (
// Equation(s):
// \shifter0|Mux25~0_combout  = (\IR3|ir [3] & (((\shifter0|Mux24~0_combout ) # (\shifter0|ShiftRight0~14_combout )))) # (!\IR3|ir [3] & (\shifter0|ShiftRight0~16_combout  & (!\shifter0|Mux24~0_combout )))

	.dataa(\shifter0|ShiftRight0~16_combout ),
	.datab(\IR3|ir [3]),
	.datac(\shifter0|Mux24~0_combout ),
	.datad(\shifter0|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux25~0 .lut_mask = 16'hCEC2;
defparam \shifter0|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneive_lcell_comb \shifter0|Mux25~1 (
// Equation(s):
// \shifter0|Mux25~1_combout  = (\shifter0|Mux24~0_combout  & ((\shifter0|Mux25~0_combout  & ((\aluSourceBR[4]~24_combout ))) # (!\shifter0|Mux25~0_combout  & (\shifter0|ShiftRight0~12_combout )))) # (!\shifter0|Mux24~0_combout  & 
// (((\shifter0|Mux25~0_combout ))))

	.dataa(\shifter0|ShiftRight0~12_combout ),
	.datab(\aluSourceBR[4]~24_combout ),
	.datac(\shifter0|Mux24~0_combout ),
	.datad(\shifter0|Mux25~0_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux25~1 .lut_mask = 16'hCFA0;
defparam \shifter0|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cycloneive_lcell_comb \shifter0|Mux25~2 (
// Equation(s):
// \shifter0|Mux25~2_combout  = (\shifter0|Mux24~1_combout  & ((\shifter0|Mux18~5_combout  & (\shifter0|Mux25~1_combout )) # (!\shifter0|Mux18~5_combout  & ((\shifter0|ShiftLeft1~28_combout ))))) # (!\shifter0|Mux24~1_combout  & (((\shifter0|Mux18~5_combout 
// ))))

	.dataa(\shifter0|Mux24~1_combout ),
	.datab(\shifter0|Mux25~1_combout ),
	.datac(\shifter0|Mux18~5_combout ),
	.datad(\shifter0|ShiftLeft1~28_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux25~2 .lut_mask = 16'hDAD0;
defparam \shifter0|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N6
cycloneive_lcell_comb \shifter0|Mux25~3 (
// Equation(s):
// \shifter0|Mux25~3_combout  = (\shifter0|Mux25~2_combout  & (((\shifter0|ShiftLeft1~27_combout ) # (!\alu0|Mux10~5_combout )))) # (!\shifter0|Mux25~2_combout  & (\shifter0|ShiftLeft0~23_combout  & ((\alu0|Mux10~5_combout ))))

	.dataa(\shifter0|ShiftLeft0~23_combout ),
	.datab(\shifter0|Mux25~2_combout ),
	.datac(\shifter0|ShiftLeft1~27_combout ),
	.datad(\alu0|Mux10~5_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux25~3 .lut_mask = 16'hE2CC;
defparam \shifter0|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N2
cycloneive_lcell_comb \dr0|register~21 (
// Equation(s):
// \dr0|register~21_combout  = (\dr0|register~4_combout  & ((\dr0|register~20_combout ) # ((\shifter0|Mux25~3_combout  & \control3|p3_alu_shif~q ))))

	.dataa(\dr0|register~20_combout ),
	.datab(\dr0|register~4_combout ),
	.datac(\shifter0|Mux25~3_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~21_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~21 .lut_mask = 16'hC888;
defparam \dr0|register~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N3
dffeas \dr0|register[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[4] .is_wysiwyg = "true";
defparam \dr0|register[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N1
cycloneive_io_ibuf \in[8]~input (
	.i(in[8]),
	.ibar(gnd),
	.o(\in[8]~input_o ));
// synopsys translate_off
defparam \in[8]~input .bus_hold = "false";
defparam \in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cycloneive_lcell_comb \mdr0|register~7 (
// Equation(s):
// \mdr0|register~7_combout  = (\control4|p4_data_input~q  & ((\in[8]~input_o ))) # (!\control4|p4_data_input~q  & (\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [8]))

	.dataa(\control4|p4_data_input~q ),
	.datab(gnd),
	.datac(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\mdr0|register~7_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~7 .lut_mask = 16'hFA50;
defparam \mdr0|register~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N17
dffeas \mdr0|register[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[8] .is_wysiwyg = "true";
defparam \mdr0|register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N18
cycloneive_lcell_comb \registerFile0|r~27 (
// Equation(s):
// \registerFile0|r~27_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & (\mdr0|register [8])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [8])))))

	.dataa(\reset1~q ),
	.datab(\mdr0|register [8]),
	.datac(\control5|p5_dr_mdr~q ),
	.datad(\DR5|register [8]),
	.cin(gnd),
	.combout(\registerFile0|r~27_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~27 .lut_mask = 16'h8A80;
defparam \registerFile0|r~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N5
dffeas \registerFile0|r[5][8] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][8] .is_wysiwyg = "true";
defparam \registerFile0|r[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cycloneive_lcell_comb \ar0|register~35 (
// Equation(s):
// \ar0|register~35_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][8]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][8]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][8]~q ),
	.datad(\registerFile0|r[6][8]~q ),
	.cin(gnd),
	.combout(\ar0|register~35_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~35 .lut_mask = 16'hBA98;
defparam \ar0|register~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N30
cycloneive_lcell_comb \ar0|register~36 (
// Equation(s):
// \ar0|register~36_combout  = (\ir0|ir [11] & ((\ar0|register~35_combout  & ((\registerFile0|r[7][8]~q ))) # (!\ar0|register~35_combout  & (\registerFile0|r[5][8]~q )))) # (!\ir0|ir [11] & (((\ar0|register~35_combout ))))

	.dataa(\ir0|ir [11]),
	.datab(\registerFile0|r[5][8]~q ),
	.datac(\registerFile0|r[7][8]~q ),
	.datad(\ar0|register~35_combout ),
	.cin(gnd),
	.combout(\ar0|register~36_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~36 .lut_mask = 16'hF588;
defparam \ar0|register~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \ar0|register~37 (
// Equation(s):
// \ar0|register~37_combout  = (\ir0|ir [11] & ((\registerFile0|r[1][8]~q ) # ((\ir0|ir [12])))) # (!\ir0|ir [11] & (((\registerFile0|r[0][8]~q  & !\ir0|ir [12]))))

	.dataa(\ir0|ir [11]),
	.datab(\registerFile0|r[1][8]~q ),
	.datac(\registerFile0|r[0][8]~q ),
	.datad(\ir0|ir [12]),
	.cin(gnd),
	.combout(\ar0|register~37_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~37 .lut_mask = 16'hAAD8;
defparam \ar0|register~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \ar0|register~38 (
// Equation(s):
// \ar0|register~38_combout  = (\ar0|register~37_combout  & ((\registerFile0|r[3][8]~q ) # ((!\ir0|ir [12])))) # (!\ar0|register~37_combout  & (((\registerFile0|r[2][8]~q  & \ir0|ir [12]))))

	.dataa(\registerFile0|r[3][8]~q ),
	.datab(\ar0|register~37_combout ),
	.datac(\registerFile0|r[2][8]~q ),
	.datad(\ir0|ir [12]),
	.cin(gnd),
	.combout(\ar0|register~38_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~38 .lut_mask = 16'hB8CC;
defparam \ar0|register~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cycloneive_lcell_comb \ar0|register~39 (
// Equation(s):
// \ar0|register~39_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & (\ar0|register~36_combout )) # (!\ir0|ir [13] & ((\ar0|register~38_combout )))))

	.dataa(\ir0|ir [13]),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ar0|register~36_combout ),
	.datad(\ar0|register~38_combout ),
	.cin(gnd),
	.combout(\ar0|register~39_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~39 .lut_mask = 16'h3120;
defparam \ar0|register~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N7
dffeas \ar0|register[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[8] .is_wysiwyg = "true";
defparam \ar0|register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N6
cycloneive_lcell_comb \aluSourceAR_src[8]~14 (
// Equation(s):
// \aluSourceAR_src[8]~14_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & ((\dr0|register [8]))) # (!\FWD_A3|register [1] & (\ar0|register [8]))))

	.dataa(\ar0|register [8]),
	.datab(\dr0|register [8]),
	.datac(\FWD_A3|register [0]),
	.datad(\FWD_A3|register [1]),
	.cin(gnd),
	.combout(\aluSourceAR_src[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[8]~14 .lut_mask = 16'h0C0A;
defparam \aluSourceAR_src[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cycloneive_lcell_comb \aluSourceAR_src[8]~15 (
// Equation(s):
// \aluSourceAR_src[8]~15_combout  = (\aluSourceAR_src[8]~14_combout ) # ((\dr_mdr0|result[8]~7_combout  & \FWD_A3|register [0]))

	.dataa(\aluSourceAR_src[8]~14_combout ),
	.datab(gnd),
	.datac(\dr_mdr0|result[8]~7_combout ),
	.datad(\FWD_A3|register [0]),
	.cin(gnd),
	.combout(\aluSourceAR_src[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[8]~15 .lut_mask = 16'hFAAA;
defparam \aluSourceAR_src[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneive_lcell_comb \alu0|Add0~9 (
// Equation(s):
// \alu0|Add0~9_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & ((!\IR3|ir [7]))) # (!\control3|p3_ar_ir~q  & (!\aluSourceAR_src[8]~15_combout ))))

	.dataa(\aluSourceAR_src[8]~15_combout ),
	.datab(\IR3|ir [7]),
	.datac(\control0|always1~0_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\alu0|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~9 .lut_mask = 16'hC3A5;
defparam \alu0|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneive_lcell_comb \ar_ir0|result[8]~14 (
// Equation(s):
// \ar_ir0|result[8]~14_combout  = (\control3|p3_ar_ir~q  & (\IR3|ir [7])) # (!\control3|p3_ar_ir~q  & ((\aluSourceAR_src[8]~15_combout )))

	.dataa(gnd),
	.datab(\IR3|ir [7]),
	.datac(\aluSourceAR_src[8]~15_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\ar_ir0|result[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[8]~14 .lut_mask = 16'hCCF0;
defparam \ar_ir0|result[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
cycloneive_lcell_comb \alu0|Mux8~0 (
// Equation(s):
// \alu0|Mux8~0_combout  = (\alu0|Mux10~0_combout  & (!\control3|p3_opcode [2] & ((\ar_ir0|result[8]~14_combout ) # (\aluSourceBR[8]~16_combout )))) # (!\alu0|Mux10~0_combout  & ((\control3|p3_opcode [2]) # ((\ar_ir0|result[8]~14_combout  & 
// \aluSourceBR[8]~16_combout ))))

	.dataa(\ar_ir0|result[8]~14_combout ),
	.datab(\alu0|Mux10~0_combout ),
	.datac(\aluSourceBR[8]~16_combout ),
	.datad(\control3|p3_opcode [2]),
	.cin(gnd),
	.combout(\alu0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux8~0 .lut_mask = 16'h33E8;
defparam \alu0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneive_lcell_comb \alu0|Mux8~1 (
// Equation(s):
// \alu0|Mux8~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[8]~14_combout  $ (((\aluSourceBR[8]~16_combout  & \alu0|Mux8~0_combout ))))) # (!\alu0|Mux10~1_combout  & (((\alu0|Mux8~0_combout ))))

	.dataa(\ar_ir0|result[8]~14_combout ),
	.datab(\alu0|Mux10~1_combout ),
	.datac(\aluSourceBR[8]~16_combout ),
	.datad(\alu0|Mux8~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux8~1 .lut_mask = 16'h7B88;
defparam \alu0|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneive_lcell_comb \alu0|Mux8~2 (
// Equation(s):
// \alu0|Mux8~2_combout  = (!\control3|p3_opcode [3] & ((\alu0|Mux10~2_combout  & (\alu0|Add0~37_combout )) # (!\alu0|Mux10~2_combout  & ((\alu0|Mux8~1_combout )))))

	.dataa(\alu0|Add0~37_combout ),
	.datab(\control3|p3_opcode [3]),
	.datac(\alu0|Mux8~1_combout ),
	.datad(\alu0|Mux10~2_combout ),
	.cin(gnd),
	.combout(\alu0|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux8~2 .lut_mask = 16'h2230;
defparam \alu0|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
cycloneive_lcell_comb \shifter0|ShiftLeft1~35 (
// Equation(s):
// \shifter0|ShiftLeft1~35_combout  = (\IR3|ir [3] & (!\IR3|ir [2] & (\shifter0|ShiftLeft1~41_combout ))) # (!\IR3|ir [3] & (((\shifter0|ShiftLeft1~34_combout ))))

	.dataa(\IR3|ir [2]),
	.datab(\shifter0|ShiftLeft1~41_combout ),
	.datac(\shifter0|ShiftLeft1~34_combout ),
	.datad(\IR3|ir [3]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~35_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~35 .lut_mask = 16'h44F0;
defparam \shifter0|ShiftLeft1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cycloneive_lcell_comb \shifter0|ShiftLeft0~37 (
// Equation(s):
// \shifter0|ShiftLeft0~37_combout  = (\IR3|ir [2] & (\shifter0|ShiftLeft1~26_combout )) # (!\IR3|ir [2] & ((\shifter0|ShiftLeft0~22_combout )))

	.dataa(\IR3|ir [2]),
	.datab(gnd),
	.datac(\shifter0|ShiftLeft1~26_combout ),
	.datad(\shifter0|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~37 .lut_mask = 16'hF5A0;
defparam \shifter0|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
cycloneive_lcell_comb \shifter0|ShiftLeft0~38 (
// Equation(s):
// \shifter0|ShiftLeft0~38_combout  = (\IR3|ir [3] & ((\shifter0|ShiftLeft0~37_combout ))) # (!\IR3|ir [3] & (\shifter0|ShiftLeft1~34_combout ))

	.dataa(\IR3|ir [3]),
	.datab(gnd),
	.datac(\shifter0|ShiftLeft1~34_combout ),
	.datad(\shifter0|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~38 .lut_mask = 16'hFA50;
defparam \shifter0|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cycloneive_lcell_comb \shifter0|Mux21~0 (
// Equation(s):
// \shifter0|Mux21~0_combout  = (\control3|p3_opcode [1] & (((\control3|p3_opcode [0])))) # (!\control3|p3_opcode [1] & ((\control3|p3_opcode [0] & ((\shifter0|ShiftLeft0~38_combout ))) # (!\control3|p3_opcode [0] & (\shifter0|ShiftLeft1~35_combout ))))

	.dataa(\control3|p3_opcode [1]),
	.datab(\shifter0|ShiftLeft1~35_combout ),
	.datac(\control3|p3_opcode [0]),
	.datad(\shifter0|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux21~0 .lut_mask = 16'hF4A4;
defparam \shifter0|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N20
cycloneive_lcell_comb \shifter0|Mux5~0 (
// Equation(s):
// \shifter0|Mux5~0_combout  = (\IR3|ir [3] & ((\aluSourceBR[8]~15_combout ) # ((\FWD_B3|register [0] & \dr_mdr0|result[8]~7_combout ))))

	.dataa(\FWD_B3|register [0]),
	.datab(\IR3|ir [3]),
	.datac(\dr_mdr0|result[8]~7_combout ),
	.datad(\aluSourceBR[8]~15_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux5~0 .lut_mask = 16'hCC80;
defparam \shifter0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneive_lcell_comb \shifter0|ShiftRight0~28 (
// Equation(s):
// \shifter0|ShiftRight0~28_combout  = (!\IR3|ir [3] & ((\IR3|ir [2] & ((\shifter0|ShiftRight0~27_combout ))) # (!\IR3|ir [2] & (\shifter0|ShiftRight0~12_combout ))))

	.dataa(\shifter0|ShiftRight0~12_combout ),
	.datab(\IR3|ir [2]),
	.datac(\IR3|ir [3]),
	.datad(\shifter0|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~28 .lut_mask = 16'h0E02;
defparam \shifter0|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N30
cycloneive_lcell_comb \shifter0|Mux21~1 (
// Equation(s):
// \shifter0|Mux21~1_combout  = (\control3|p3_opcode [1] & ((\shifter0|ShiftRight0~28_combout ) # ((\shifter0|Mux21~0_combout  & \shifter0|Mux5~0_combout )))) # (!\control3|p3_opcode [1] & (\shifter0|Mux21~0_combout ))

	.dataa(\shifter0|Mux21~0_combout ),
	.datab(\shifter0|Mux5~0_combout ),
	.datac(\shifter0|ShiftRight0~28_combout ),
	.datad(\control3|p3_opcode [1]),
	.cin(gnd),
	.combout(\shifter0|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux21~1 .lut_mask = 16'hF8AA;
defparam \shifter0|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
cycloneive_lcell_comb \dr0|register~14 (
// Equation(s):
// \dr0|register~14_combout  = (\control3|p3_alu_shif~q  & (((\shifter0|Mux18~0_combout  & \shifter0|Mux21~1_combout )))) # (!\control3|p3_alu_shif~q  & (\alu0|Mux8~2_combout ))

	.dataa(\alu0|Mux8~2_combout ),
	.datab(\control3|p3_alu_shif~q ),
	.datac(\shifter0|Mux18~0_combout ),
	.datad(\shifter0|Mux21~1_combout ),
	.cin(gnd),
	.combout(\dr0|register~14_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~14 .lut_mask = 16'hE222;
defparam \dr0|register~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N31
dffeas \dr0|register[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[8] .is_wysiwyg = "true";
defparam \dr0|register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cycloneive_lcell_comb \DR5|register~7 (
// Equation(s):
// \DR5|register~7_combout  = (\dr0|register [8] & \reset1~q )

	.dataa(gnd),
	.datab(\dr0|register [8]),
	.datac(\reset1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR5|register~7_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~7 .lut_mask = 16'hC0C0;
defparam \DR5|register~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N3
dffeas \DR5|register[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DR5|register~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[8] .is_wysiwyg = "true";
defparam \DR5|register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cycloneive_lcell_comb \dr_mdr0|result[8]~7 (
// Equation(s):
// \dr_mdr0|result[8]~7_combout  = (\control5|p5_dr_mdr~q  & ((\mdr0|register [8]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [8]))

	.dataa(gnd),
	.datab(\control5|p5_dr_mdr~q ),
	.datac(\DR5|register [8]),
	.datad(\mdr0|register [8]),
	.cin(gnd),
	.combout(\dr_mdr0|result[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[8]~7 .lut_mask = 16'hFC30;
defparam \dr_mdr0|result[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N28
cycloneive_lcell_comb \aluSourceBR[8]~16 (
// Equation(s):
// \aluSourceBR[8]~16_combout  = (\aluSourceBR[8]~15_combout ) # ((\FWD_B3|register [0] & \dr_mdr0|result[8]~7_combout ))

	.dataa(\FWD_B3|register [0]),
	.datab(gnd),
	.datac(\dr_mdr0|result[8]~7_combout ),
	.datad(\aluSourceBR[8]~15_combout ),
	.cin(gnd),
	.combout(\aluSourceBR[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[8]~16 .lut_mask = 16'hFFA0;
defparam \aluSourceBR[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneive_lcell_comb \shifter0|ShiftLeft0~13 (
// Equation(s):
// \shifter0|ShiftLeft0~13_combout  = (\shifter0|ShiftLeft0~12_combout  & ((\aluSourceBR[10]~12_combout ) # ((\aluSourceBR[11]~10_combout  & \shifter0|ShiftLeft1~7_combout )))) # (!\shifter0|ShiftLeft0~12_combout  & (\aluSourceBR[11]~10_combout  & 
// ((\shifter0|ShiftLeft1~7_combout ))))

	.dataa(\shifter0|ShiftLeft0~12_combout ),
	.datab(\aluSourceBR[11]~10_combout ),
	.datac(\aluSourceBR[10]~12_combout ),
	.datad(\shifter0|ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~13 .lut_mask = 16'hECA0;
defparam \shifter0|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N10
cycloneive_lcell_comb \shifter0|ShiftLeft0~15 (
// Equation(s):
// \shifter0|ShiftLeft0~15_combout  = (\shifter0|ShiftLeft0~14_combout ) # ((\shifter0|ShiftLeft0~13_combout ) # ((\aluSourceBR[8]~16_combout  & \shifter0|ShiftLeft1~6_combout )))

	.dataa(\aluSourceBR[8]~16_combout ),
	.datab(\shifter0|ShiftLeft1~6_combout ),
	.datac(\shifter0|ShiftLeft0~14_combout ),
	.datad(\shifter0|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~15 .lut_mask = 16'hFFF8;
defparam \shifter0|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N20
cycloneive_lcell_comb \shifter0|Mux14~2 (
// Equation(s):
// \shifter0|Mux14~2_combout  = (!\IR3|ir [3] & (\IR3|ir [2] & (!\control3|p3_opcode [1] & \shifter0|ShiftLeft0~15_combout )))

	.dataa(\IR3|ir [3]),
	.datab(\IR3|ir [2]),
	.datac(\control3|p3_opcode [1]),
	.datad(\shifter0|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux14~2 .lut_mask = 16'h0400;
defparam \shifter0|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N22
cycloneive_lcell_comb \shifter0|Mux28~0 (
// Equation(s):
// \shifter0|Mux28~0_combout  = (!\IR3|ir [1] & (!\IR3|ir [3] & (!\IR3|ir [2] & !\IR3|ir [0])))

	.dataa(\IR3|ir [1]),
	.datab(\IR3|ir [3]),
	.datac(\IR3|ir [2]),
	.datad(\IR3|ir [0]),
	.cin(gnd),
	.combout(\shifter0|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux28~0 .lut_mask = 16'h0001;
defparam \shifter0|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cycloneive_lcell_comb \shifter0|Mux14~3 (
// Equation(s):
// \shifter0|Mux14~3_combout  = (\control3|p3_opcode [1] & (\aluSourceBR[15]~2_combout  & ((\control3|p3_opcode [0]) # (\shifter0|Mux28~0_combout ))))

	.dataa(\control3|p3_opcode [0]),
	.datab(\control3|p3_opcode [1]),
	.datac(\shifter0|Mux28~0_combout ),
	.datad(\aluSourceBR[15]~2_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux14~3 .lut_mask = 16'hC800;
defparam \shifter0|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
cycloneive_lcell_comb \shifter0|Mux14~4 (
// Equation(s):
// \shifter0|Mux14~4_combout  = (\shifter0|Mux14~3_combout ) # ((\shifter0|ShiftLeft0~18_combout  & (\IR3|ir [2] & \shifter0|Mux18~1_combout )))

	.dataa(\shifter0|ShiftLeft0~18_combout ),
	.datab(\IR3|ir [2]),
	.datac(\shifter0|Mux18~1_combout ),
	.datad(\shifter0|Mux14~3_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux14~4 .lut_mask = 16'hFF80;
defparam \shifter0|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
cycloneive_lcell_comb \shifter0|Mux14~0 (
// Equation(s):
// \shifter0|Mux14~0_combout  = (!\control3|p3_opcode [1] & !\IR3|ir [2])

	.dataa(gnd),
	.datab(\control3|p3_opcode [1]),
	.datac(\IR3|ir [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux14~0 .lut_mask = 16'h0303;
defparam \shifter0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
cycloneive_lcell_comb \shifter0|Mux14~1 (
// Equation(s):
// \shifter0|Mux14~1_combout  = (\shifter0|Mux14~0_combout  & ((\IR3|ir [3] & (\shifter0|ShiftLeft0~8_combout )) # (!\IR3|ir [3] & ((\shifter0|ShiftLeft0~11_combout )))))

	.dataa(\shifter0|ShiftLeft0~8_combout ),
	.datab(\IR3|ir [3]),
	.datac(\shifter0|Mux14~0_combout ),
	.datad(\shifter0|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux14~1 .lut_mask = 16'hB080;
defparam \shifter0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N14
cycloneive_lcell_comb \shifter0|Mux14~5 (
// Equation(s):
// \shifter0|Mux14~5_combout  = (\shifter0|Mux18~0_combout  & ((\shifter0|Mux14~2_combout ) # ((\shifter0|Mux14~4_combout ) # (\shifter0|Mux14~1_combout ))))

	.dataa(\shifter0|Mux18~0_combout ),
	.datab(\shifter0|Mux14~2_combout ),
	.datac(\shifter0|Mux14~4_combout ),
	.datad(\shifter0|Mux14~1_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux14~5 .lut_mask = 16'hAAA8;
defparam \shifter0|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneive_lcell_comb \dr0|register~0 (
// Equation(s):
// \dr0|register~0_combout  = (\control3|p3_alu_shif~q  & \shifter0|Mux14~5_combout )

	.dataa(gnd),
	.datab(\control3|p3_alu_shif~q ),
	.datac(\shifter0|Mux14~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dr0|register~0_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~0 .lut_mask = 16'hC0C0;
defparam \dr0|register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneive_lcell_comb \aluSourceAR_src[15]~1 (
// Equation(s):
// \aluSourceAR_src[15]~1_combout  = (\aluSourceAR_src[15]~0_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[15]~0_combout ))

	.dataa(\FWD_A3|register [0]),
	.datab(gnd),
	.datac(\dr_mdr0|result[15]~0_combout ),
	.datad(\aluSourceAR_src[15]~0_combout ),
	.cin(gnd),
	.combout(\aluSourceAR_src[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[15]~1 .lut_mask = 16'hFFA0;
defparam \aluSourceAR_src[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneive_lcell_comb \alu0|Add0~2 (
// Equation(s):
// \alu0|Add0~2_combout  = \control0|always1~0_combout  $ (((\control3|p3_ar_ir~q  & ((!\IR3|ir [7]))) # (!\control3|p3_ar_ir~q  & (!\aluSourceAR_src[15]~1_combout ))))

	.dataa(\aluSourceAR_src[15]~1_combout ),
	.datab(\IR3|ir [7]),
	.datac(\control0|always1~0_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\alu0|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~2 .lut_mask = 16'hC3A5;
defparam \alu0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cycloneive_lcell_comb \alu0|Add0~0 (
// Equation(s):
// \alu0|Add0~0_combout  = (\control3|p3_opcode [0]) # (!\control3|p3_opcode [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control3|p3_opcode [0]),
	.datad(\control3|p3_opcode [2]),
	.cin(gnd),
	.combout(\alu0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~0 .lut_mask = 16'hF0FF;
defparam \alu0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cycloneive_lcell_comb \alu0|Add0~1 (
// Equation(s):
// \alu0|Add0~1_combout  = (\aluSourceBR[15]~2_combout  & (!\control3|p3_opcode [1] & (\alu0|Add0~0_combout  & !\control3|p3_opcode [3])))

	.dataa(\aluSourceBR[15]~2_combout ),
	.datab(\control3|p3_opcode [1]),
	.datac(\alu0|Add0~0_combout ),
	.datad(\control3|p3_opcode [3]),
	.cin(gnd),
	.combout(\alu0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~1 .lut_mask = 16'h0020;
defparam \alu0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneive_lcell_comb \alu0|Add0~51 (
// Equation(s):
// \alu0|Add0~51_combout  = ((\alu0|Add0~2_combout  $ (\alu0|Add0~1_combout  $ (!\alu0|Add0~50 )))) # (GND)
// \alu0|Add0~52  = CARRY((\alu0|Add0~2_combout  & ((\alu0|Add0~1_combout ) # (!\alu0|Add0~50 ))) # (!\alu0|Add0~2_combout  & (\alu0|Add0~1_combout  & !\alu0|Add0~50 )))

	.dataa(\alu0|Add0~2_combout ),
	.datab(\alu0|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~50 ),
	.combout(\alu0|Add0~51_combout ),
	.cout(\alu0|Add0~52 ));
// synopsys translate_off
defparam \alu0|Add0~51 .lut_mask = 16'h698E;
defparam \alu0|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneive_lcell_comb \ar_ir0|result[15]~0 (
// Equation(s):
// \ar_ir0|result[15]~0_combout  = (\control3|p3_ar_ir~q  & (\IR3|ir [7])) # (!\control3|p3_ar_ir~q  & ((\aluSourceAR_src[15]~1_combout )))

	.dataa(\IR3|ir [7]),
	.datab(gnd),
	.datac(\aluSourceAR_src[15]~1_combout ),
	.datad(\control3|p3_ar_ir~q ),
	.cin(gnd),
	.combout(\ar_ir0|result[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[15]~0 .lut_mask = 16'hAAF0;
defparam \ar_ir0|result[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneive_lcell_comb \alu0|Mux1~0 (
// Equation(s):
// \alu0|Mux1~0_combout  = (\control3|p3_opcode [2] & (!\alu0|Mux10~0_combout )) # (!\control3|p3_opcode [2] & ((\alu0|Mux10~0_combout  & ((\aluSourceBR[15]~2_combout ) # (\ar_ir0|result[15]~0_combout ))) # (!\alu0|Mux10~0_combout  & 
// (\aluSourceBR[15]~2_combout  & \ar_ir0|result[15]~0_combout ))))

	.dataa(\control3|p3_opcode [2]),
	.datab(\alu0|Mux10~0_combout ),
	.datac(\aluSourceBR[15]~2_combout ),
	.datad(\ar_ir0|result[15]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux1~0 .lut_mask = 16'h7662;
defparam \alu0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneive_lcell_comb \alu0|Mux1~1 (
// Equation(s):
// \alu0|Mux1~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[15]~0_combout  $ (((\alu0|Mux1~0_combout  & \aluSourceBR[15]~2_combout ))))) # (!\alu0|Mux10~1_combout  & (\alu0|Mux1~0_combout ))

	.dataa(\alu0|Mux10~1_combout ),
	.datab(\alu0|Mux1~0_combout ),
	.datac(\aluSourceBR[15]~2_combout ),
	.datad(\ar_ir0|result[15]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux1~1 .lut_mask = 16'h6EC4;
defparam \alu0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneive_lcell_comb \alu0|Mux1~2 (
// Equation(s):
// \alu0|Mux1~2_combout  = (!\control3|p3_opcode [3] & ((\alu0|Mux10~2_combout  & (\alu0|Add0~51_combout )) # (!\alu0|Mux10~2_combout  & ((\alu0|Mux1~1_combout )))))

	.dataa(\alu0|Mux10~2_combout ),
	.datab(\control3|p3_opcode [3]),
	.datac(\alu0|Add0~51_combout ),
	.datad(\alu0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux1~2 .lut_mask = 16'h3120;
defparam \alu0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneive_lcell_comb \dr0|register~1 (
// Equation(s):
// \dr0|register~1_combout  = (!\control3|p3_alu_shif~q  & \alu0|Mux1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control3|p3_alu_shif~q ),
	.datad(\alu0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\dr0|register~1_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~1 .lut_mask = 16'h0F00;
defparam \dr0|register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneive_lcell_comb \dr0|register~2 (
// Equation(s):
// \dr0|register~2_combout  = (\control0|systemStopped~q  & (((\dr0|register [15])))) # (!\control0|systemStopped~q  & ((\dr0|register~0_combout ) # ((\dr0|register~1_combout ))))

	.dataa(\control0|systemStopped~q ),
	.datab(\dr0|register~0_combout ),
	.datac(\dr0|register [15]),
	.datad(\dr0|register~1_combout ),
	.cin(gnd),
	.combout(\dr0|register~2_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~2 .lut_mask = 16'hF5E4;
defparam \dr0|register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N1
dffeas \dr0|register[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[15] .is_wysiwyg = "true";
defparam \dr0|register[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneive_lcell_comb \registerFile0|r~12 (
// Equation(s):
// \registerFile0|r~12_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & ((\mdr0|register [15]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [15]))))

	.dataa(\DR5|register [15]),
	.datab(\control5|p5_dr_mdr~q ),
	.datac(\reset1~q ),
	.datad(\mdr0|register [15]),
	.cin(gnd),
	.combout(\registerFile0|r~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~12 .lut_mask = 16'hE020;
defparam \registerFile0|r~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N27
dffeas \registerFile0|r[7][15] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][15] .is_wysiwyg = "true";
defparam \registerFile0|r[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \registerFile0|r[6][15] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][15] .is_wysiwyg = "true";
defparam \registerFile0|r[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N17
dffeas \registerFile0|r[4][15] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][15] .is_wysiwyg = "true";
defparam \registerFile0|r[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneive_lcell_comb \br0|register~0 (
// Equation(s):
// \br0|register~0_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][15]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][15]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][15]~q ),
	.datad(\registerFile0|r[4][15]~q ),
	.cin(gnd),
	.combout(\br0|register~0_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~0 .lut_mask = 16'hB9A8;
defparam \br0|register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N25
dffeas \registerFile0|r[5][15] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][15] .is_wysiwyg = "true";
defparam \registerFile0|r[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cycloneive_lcell_comb \br0|register~1 (
// Equation(s):
// \br0|register~1_combout  = (\br0|register~0_combout  & ((\registerFile0|r[7][15]~q ) # ((!\ir0|ir [8])))) # (!\br0|register~0_combout  & (((\registerFile0|r[5][15]~q  & \ir0|ir [8]))))

	.dataa(\registerFile0|r[7][15]~q ),
	.datab(\br0|register~0_combout ),
	.datac(\registerFile0|r[5][15]~q ),
	.datad(\ir0|ir [8]),
	.cin(gnd),
	.combout(\br0|register~1_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~1 .lut_mask = 16'hB8CC;
defparam \br0|register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N15
dffeas \registerFile0|r[3][15] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile0|r~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][15] .is_wysiwyg = "true";
defparam \registerFile0|r[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \registerFile0|r[2][15] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][15] .is_wysiwyg = "true";
defparam \registerFile0|r[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N27
dffeas \registerFile0|r[0][15] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][15] .is_wysiwyg = "true";
defparam \registerFile0|r[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \registerFile0|r[1][15] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][15] .is_wysiwyg = "true";
defparam \registerFile0|r[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneive_lcell_comb \br0|register~2 (
// Equation(s):
// \br0|register~2_combout  = (\ir0|ir [9] & (((\ir0|ir [8])))) # (!\ir0|ir [9] & ((\ir0|ir [8] & ((\registerFile0|r[1][15]~q ))) # (!\ir0|ir [8] & (\registerFile0|r[0][15]~q ))))

	.dataa(\registerFile0|r[0][15]~q ),
	.datab(\ir0|ir [9]),
	.datac(\registerFile0|r[1][15]~q ),
	.datad(\ir0|ir [8]),
	.cin(gnd),
	.combout(\br0|register~2_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~2 .lut_mask = 16'hFC22;
defparam \br0|register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \br0|register~3 (
// Equation(s):
// \br0|register~3_combout  = (\ir0|ir [9] & ((\br0|register~2_combout  & (\registerFile0|r[3][15]~q )) # (!\br0|register~2_combout  & ((\registerFile0|r[2][15]~q ))))) # (!\ir0|ir [9] & (((\br0|register~2_combout ))))

	.dataa(\registerFile0|r[3][15]~q ),
	.datab(\ir0|ir [9]),
	.datac(\registerFile0|r[2][15]~q ),
	.datad(\br0|register~2_combout ),
	.cin(gnd),
	.combout(\br0|register~3_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~3 .lut_mask = 16'hBBC0;
defparam \br0|register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneive_lcell_comb \br0|register~4 (
// Equation(s):
// \br0|register~4_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & (\br0|register~1_combout )) # (!\ir0|ir [10] & ((\br0|register~3_combout )))))

	.dataa(\control3|p3_memRead~0_combout ),
	.datab(\br0|register~1_combout ),
	.datac(\br0|register~3_combout ),
	.datad(\ir0|ir [10]),
	.cin(gnd),
	.combout(\br0|register~4_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~4 .lut_mask = 16'h4450;
defparam \br0|register~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \br0|register[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[15] .is_wysiwyg = "true";
defparam \br0|register[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneive_lcell_comb \aluSourceBR[15]~1 (
// Equation(s):
// \aluSourceBR[15]~1_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & (\dr0|register [15])) # (!\FWD_B3|register [1] & ((\br0|register [15])))))

	.dataa(\FWD_B3|register [1]),
	.datab(\FWD_B3|register [0]),
	.datac(\dr0|register [15]),
	.datad(\br0|register [15]),
	.cin(gnd),
	.combout(\aluSourceBR[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[15]~1 .lut_mask = 16'h3120;
defparam \aluSourceBR[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneive_lcell_comb \shifter0|ShiftLeft0~40 (
// Equation(s):
// \shifter0|ShiftLeft0~40_combout  = (\IR3|ir [0] & (\IR3|ir [1] & ((\aluSourceBR[15]~1_combout ) # (\aluSourceBR[15]~0_combout ))))

	.dataa(\aluSourceBR[15]~1_combout ),
	.datab(\aluSourceBR[15]~0_combout ),
	.datac(\IR3|ir [0]),
	.datad(\IR3|ir [1]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~40 .lut_mask = 16'hE000;
defparam \shifter0|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cycloneive_lcell_comb \shifter0|ShiftLeft0~36 (
// Equation(s):
// \shifter0|ShiftLeft0~36_combout  = (\IR3|ir [2] & (((\shifter0|ShiftLeft0~30_combout )))) # (!\IR3|ir [2] & ((\shifter0|ShiftLeft0~40_combout ) # ((!\shifter0|ShiftLeft0~41_combout ))))

	.dataa(\shifter0|ShiftLeft0~40_combout ),
	.datab(\shifter0|ShiftLeft0~41_combout ),
	.datac(\shifter0|ShiftLeft0~30_combout ),
	.datad(\IR3|ir [2]),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~36 .lut_mask = 16'hF0BB;
defparam \shifter0|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N30
cycloneive_lcell_comb \shifter0|Mux0~3 (
// Equation(s):
// \shifter0|Mux0~3_combout  = (\IR3|ir [0] & (\aluSourceBR[3]~26_combout )) # (!\IR3|ir [0] & ((\aluSourceBR[2]~28_combout )))

	.dataa(\aluSourceBR[3]~26_combout ),
	.datab(gnd),
	.datac(\IR3|ir [0]),
	.datad(\aluSourceBR[2]~28_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux0~3 .lut_mask = 16'hAFA0;
defparam \shifter0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneive_lcell_comb \shifter0|Mux26~2 (
// Equation(s):
// \shifter0|Mux26~2_combout  = (!\IR3|ir [3] & ((\IR3|ir [2]) # (\IR3|ir [1])))

	.dataa(gnd),
	.datab(\IR3|ir [2]),
	.datac(\IR3|ir [3]),
	.datad(\IR3|ir [1]),
	.cin(gnd),
	.combout(\shifter0|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux26~2 .lut_mask = 16'h0F0C;
defparam \shifter0|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneive_lcell_comb \shifter0|ShiftLeft1~36 (
// Equation(s):
// \shifter0|ShiftLeft1~36_combout  = (!\IR3|ir [2] & !\IR3|ir [3])

	.dataa(gnd),
	.datab(\IR3|ir [2]),
	.datac(\IR3|ir [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~36_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~36 .lut_mask = 16'h0303;
defparam \shifter0|ShiftLeft1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneive_lcell_comb \shifter0|Mux27~0 (
// Equation(s):
// \shifter0|Mux27~0_combout  = (\shifter0|Mux26~2_combout  & (((\shifter0|Mux0~1_combout ) # (!\shifter0|ShiftLeft1~36_combout )))) # (!\shifter0|Mux26~2_combout  & (\shifter0|Mux0~3_combout  & ((\shifter0|ShiftLeft1~36_combout ))))

	.dataa(\shifter0|Mux0~3_combout ),
	.datab(\shifter0|Mux26~2_combout ),
	.datac(\shifter0|Mux0~1_combout ),
	.datad(\shifter0|ShiftLeft1~36_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux27~0 .lut_mask = 16'hE2CC;
defparam \shifter0|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneive_lcell_comb \shifter0|Mux27~1 (
// Equation(s):
// \shifter0|Mux27~1_combout  = (\shifter0|Mux27~0_combout  & (((\shifter0|ShiftRight0~26_combout ) # (\shifter0|ShiftLeft1~36_combout )))) # (!\shifter0|Mux27~0_combout  & (\shifter0|ShiftRight0~22_combout  & ((!\shifter0|ShiftLeft1~36_combout ))))

	.dataa(\shifter0|Mux27~0_combout ),
	.datab(\shifter0|ShiftRight0~22_combout ),
	.datac(\shifter0|ShiftRight0~26_combout ),
	.datad(\shifter0|ShiftLeft1~36_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux27~1 .lut_mask = 16'hAAE4;
defparam \shifter0|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cycloneive_lcell_comb \shifter0|Mux27~2 (
// Equation(s):
// \shifter0|Mux27~2_combout  = (\shifter0|Mux24~1_combout  & ((\shifter0|Mux18~5_combout  & ((\shifter0|Mux27~1_combout ))) # (!\shifter0|Mux18~5_combout  & (\shifter0|ShiftLeft1~33_combout )))) # (!\shifter0|Mux24~1_combout  & (((\shifter0|Mux18~5_combout 
// ))))

	.dataa(\shifter0|ShiftLeft1~33_combout ),
	.datab(\shifter0|Mux24~1_combout ),
	.datac(\shifter0|Mux27~1_combout ),
	.datad(\shifter0|Mux18~5_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux27~2 .lut_mask = 16'hF388;
defparam \shifter0|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cycloneive_lcell_comb \shifter0|Mux27~3 (
// Equation(s):
// \shifter0|Mux27~3_combout  = (\shifter0|Mux27~2_combout  & (((\shifter0|ShiftLeft1~32_combout ) # (!\alu0|Mux10~5_combout )))) # (!\shifter0|Mux27~2_combout  & (\shifter0|ShiftLeft0~36_combout  & ((\alu0|Mux10~5_combout ))))

	.dataa(\shifter0|ShiftLeft0~36_combout ),
	.datab(\shifter0|Mux27~2_combout ),
	.datac(\shifter0|ShiftLeft1~32_combout ),
	.datad(\alu0|Mux10~5_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux27~3 .lut_mask = 16'hE2CC;
defparam \shifter0|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneive_lcell_comb \dr0|register~26 (
// Equation(s):
// \dr0|register~26_combout  = (\control3|p3_alu_shif~q  & ((\shifter0|Mux26~0_combout  & (\aluSourceBR[2]~28_combout )) # (!\shifter0|Mux26~0_combout  & ((\shifter0|Mux27~3_combout )))))

	.dataa(\aluSourceBR[2]~28_combout ),
	.datab(\shifter0|Mux27~3_combout ),
	.datac(\shifter0|Mux26~0_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~26_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~26 .lut_mask = 16'hAC00;
defparam \dr0|register~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneive_lcell_comb \ar_ir0|result[2]~9 (
// Equation(s):
// \ar_ir0|result[2]~9_combout  = (\control3|p3_ar_ir~q  & (\IR3|ir [2])) # (!\control3|p3_ar_ir~q  & ((\aluSourceAR_src[2]~27_combout )))

	.dataa(\IR3|ir [2]),
	.datab(gnd),
	.datac(\control3|p3_ar_ir~q ),
	.datad(\aluSourceAR_src[2]~27_combout ),
	.cin(gnd),
	.combout(\ar_ir0|result[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[2]~9 .lut_mask = 16'hAFA0;
defparam \ar_ir0|result[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cycloneive_lcell_comb \alu0|Mux14~0 (
// Equation(s):
// \alu0|Mux14~0_combout  = (\alu0|Mux10~0_combout  & (!\control3|p3_opcode [2] & ((\aluSourceBR[2]~28_combout ) # (\ar_ir0|result[2]~9_combout )))) # (!\alu0|Mux10~0_combout  & ((\control3|p3_opcode [2]) # ((\aluSourceBR[2]~28_combout  & 
// \ar_ir0|result[2]~9_combout ))))

	.dataa(\aluSourceBR[2]~28_combout ),
	.datab(\alu0|Mux10~0_combout ),
	.datac(\control3|p3_opcode [2]),
	.datad(\ar_ir0|result[2]~9_combout ),
	.cin(gnd),
	.combout(\alu0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux14~0 .lut_mask = 16'h3E38;
defparam \alu0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cycloneive_lcell_comb \alu0|Mux14~1 (
// Equation(s):
// \alu0|Mux14~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[2]~9_combout  $ (((\aluSourceBR[2]~28_combout  & \alu0|Mux14~0_combout ))))) # (!\alu0|Mux10~1_combout  & (((\alu0|Mux14~0_combout ))))

	.dataa(\aluSourceBR[2]~28_combout ),
	.datab(\alu0|Mux14~0_combout ),
	.datac(\alu0|Mux10~1_combout ),
	.datad(\ar_ir0|result[2]~9_combout ),
	.cin(gnd),
	.combout(\alu0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux14~1 .lut_mask = 16'h7C8C;
defparam \alu0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneive_lcell_comb \dr0|register~25 (
// Equation(s):
// \dr0|register~25_combout  = (!\control3|p3_alu_shif~q  & ((\alu0|Mux10~2_combout  & ((\alu0|Add0~25_combout ))) # (!\alu0|Mux10~2_combout  & (\alu0|Mux14~1_combout ))))

	.dataa(\alu0|Mux14~1_combout ),
	.datab(\alu0|Add0~25_combout ),
	.datac(\alu0|Mux10~2_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~25_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~25 .lut_mask = 16'h00CA;
defparam \dr0|register~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneive_lcell_comb \dr0|register~27 (
// Equation(s):
// \dr0|register~27_combout  = (\dr0|register~4_combout  & ((\dr0|register~26_combout ) # (\dr0|register~25_combout )))

	.dataa(gnd),
	.datab(\dr0|register~26_combout ),
	.datac(\dr0|register~4_combout ),
	.datad(\dr0|register~25_combout ),
	.cin(gnd),
	.combout(\dr0|register~27_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~27 .lut_mask = 16'hF0C0;
defparam \dr0|register~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N23
dffeas \dr0|register[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[2] .is_wysiwyg = "true";
defparam \dr0|register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cycloneive_lcell_comb \DR5|register~13 (
// Equation(s):
// \DR5|register~13_combout  = (\reset1~q  & \dr0|register [2])

	.dataa(gnd),
	.datab(\reset1~q ),
	.datac(gnd),
	.datad(\dr0|register [2]),
	.cin(gnd),
	.combout(\DR5|register~13_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~13 .lut_mask = 16'hCC00;
defparam \DR5|register~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N11
dffeas \DR5|register[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[2] .is_wysiwyg = "true";
defparam \DR5|register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cycloneive_lcell_comb \registerFile0|r~33 (
// Equation(s):
// \registerFile0|r~33_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & ((\mdr0|register [2]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [2]))))

	.dataa(\DR5|register [2]),
	.datab(\control5|p5_dr_mdr~q ),
	.datac(\mdr0|register [2]),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\registerFile0|r~33_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~33 .lut_mask = 16'hE200;
defparam \registerFile0|r~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \registerFile0|r[1][2] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[1][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[1][2] .is_wysiwyg = "true";
defparam \registerFile0|r[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \registerFile0|r[0][2] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[0][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[0][2] .is_wysiwyg = "true";
defparam \registerFile0|r[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \ar0|register~67 (
// Equation(s):
// \ar0|register~67_combout  = (\ir0|ir [12] & (((\ir0|ir [11])))) # (!\ir0|ir [12] & ((\ir0|ir [11] & (\registerFile0|r[1][2]~q )) # (!\ir0|ir [11] & ((\registerFile0|r[0][2]~q )))))

	.dataa(\registerFile0|r[1][2]~q ),
	.datab(\ir0|ir [12]),
	.datac(\registerFile0|r[0][2]~q ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~67_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~67 .lut_mask = 16'hEE30;
defparam \ar0|register~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N21
dffeas \registerFile0|r[3][2] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\registerFile0|r~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFile0|r[3][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[3][2] .is_wysiwyg = "true";
defparam \registerFile0|r[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N11
dffeas \registerFile0|r[2][2] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[2][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[2][2] .is_wysiwyg = "true";
defparam \registerFile0|r[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \ar0|register~68 (
// Equation(s):
// \ar0|register~68_combout  = (\ar0|register~67_combout  & ((\registerFile0|r[3][2]~q ) # ((!\ir0|ir [12])))) # (!\ar0|register~67_combout  & (((\registerFile0|r[2][2]~q  & \ir0|ir [12]))))

	.dataa(\ar0|register~67_combout ),
	.datab(\registerFile0|r[3][2]~q ),
	.datac(\registerFile0|r[2][2]~q ),
	.datad(\ir0|ir [12]),
	.cin(gnd),
	.combout(\ar0|register~68_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~68 .lut_mask = 16'hD8AA;
defparam \ar0|register~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N5
dffeas \registerFile0|r[5][2] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[5][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[5][2] .is_wysiwyg = "true";
defparam \registerFile0|r[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \registerFile0|r[7][2] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[7][15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[7][2] .is_wysiwyg = "true";
defparam \registerFile0|r[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N11
dffeas \registerFile0|r[4][2] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][2] .is_wysiwyg = "true";
defparam \registerFile0|r[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \registerFile0|r[6][2] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[6][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[6][2] .is_wysiwyg = "true";
defparam \registerFile0|r[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneive_lcell_comb \ar0|register~65 (
// Equation(s):
// \ar0|register~65_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][2]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][2]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][2]~q ),
	.datad(\registerFile0|r[6][2]~q ),
	.cin(gnd),
	.combout(\ar0|register~65_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~65 .lut_mask = 16'hBA98;
defparam \ar0|register~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneive_lcell_comb \ar0|register~66 (
// Equation(s):
// \ar0|register~66_combout  = (\ir0|ir [11] & ((\ar0|register~65_combout  & ((\registerFile0|r[7][2]~q ))) # (!\ar0|register~65_combout  & (\registerFile0|r[5][2]~q )))) # (!\ir0|ir [11] & (((\ar0|register~65_combout ))))

	.dataa(\ir0|ir [11]),
	.datab(\registerFile0|r[5][2]~q ),
	.datac(\registerFile0|r[7][2]~q ),
	.datad(\ar0|register~65_combout ),
	.cin(gnd),
	.combout(\ar0|register~66_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~66 .lut_mask = 16'hF588;
defparam \ar0|register~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \ar0|register~69 (
// Equation(s):
// \ar0|register~69_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & ((\ar0|register~66_combout ))) # (!\ir0|ir [13] & (\ar0|register~68_combout ))))

	.dataa(\ar0|register~68_combout ),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ar0|register~66_combout ),
	.datad(\ir0|ir [13]),
	.cin(gnd),
	.combout(\ar0|register~69_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~69 .lut_mask = 16'h3022;
defparam \ar0|register~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \ar0|register[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[2] .is_wysiwyg = "true";
defparam \ar0|register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cycloneive_lcell_comb \aluSourceAR_src[2]~26 (
// Equation(s):
// \aluSourceAR_src[2]~26_combout  = (!\FWD_A3|register [0] & ((\FWD_A3|register [1] & ((\dr0|register [2]))) # (!\FWD_A3|register [1] & (\ar0|register [2]))))

	.dataa(\FWD_A3|register [1]),
	.datab(\FWD_A3|register [0]),
	.datac(\ar0|register [2]),
	.datad(\dr0|register [2]),
	.cin(gnd),
	.combout(\aluSourceAR_src[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[2]~26 .lut_mask = 16'h3210;
defparam \aluSourceAR_src[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cycloneive_lcell_comb \AR4|register~13 (
// Equation(s):
// \AR4|register~13_combout  = (\reset1~q  & ((\aluSourceAR_src[2]~26_combout ) # ((\FWD_A3|register [0] & \dr_mdr0|result[2]~13_combout ))))

	.dataa(\FWD_A3|register [0]),
	.datab(\reset1~q ),
	.datac(\aluSourceAR_src[2]~26_combout ),
	.datad(\dr_mdr0|result[2]~13_combout ),
	.cin(gnd),
	.combout(\AR4|register~13_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~13 .lut_mask = 16'hC8C0;
defparam \AR4|register~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N15
dffeas \AR4|register[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[2] .is_wysiwyg = "true";
defparam \AR4|register[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N29
cycloneive_io_ibuf \in[2]~input (
	.i(in[2]),
	.ibar(gnd),
	.o(\in[2]~input_o ));
// synopsys translate_off
defparam \in[2]~input .bus_hold = "false";
defparam \in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
cycloneive_lcell_comb \mdr0|register~13 (
// Equation(s):
// \mdr0|register~13_combout  = (\control4|p4_data_input~q  & ((\in[2]~input_o ))) # (!\control4|p4_data_input~q  & (\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [2]))

	.dataa(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(gnd),
	.datac(\control4|p4_data_input~q ),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\mdr0|register~13_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~13 .lut_mask = 16'hFA0A;
defparam \mdr0|register~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N13
dffeas \mdr0|register[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[2] .is_wysiwyg = "true";
defparam \mdr0|register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cycloneive_lcell_comb \dr_mdr0|result[2]~13 (
// Equation(s):
// \dr_mdr0|result[2]~13_combout  = (\control5|p5_dr_mdr~q  & (\mdr0|register [2])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [2])))

	.dataa(\mdr0|register [2]),
	.datab(\control5|p5_dr_mdr~q ),
	.datac(gnd),
	.datad(\DR5|register [2]),
	.cin(gnd),
	.combout(\dr_mdr0|result[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[2]~13 .lut_mask = 16'hBB88;
defparam \dr_mdr0|result[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \br0|register~67 (
// Equation(s):
// \br0|register~67_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][2]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][2]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][2]~q ),
	.datad(\registerFile0|r[0][2]~q ),
	.cin(gnd),
	.combout(\br0|register~67_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~67 .lut_mask = 16'hD9C8;
defparam \br0|register~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \br0|register~68 (
// Equation(s):
// \br0|register~68_combout  = (\ir0|ir [9] & ((\br0|register~67_combout  & ((\registerFile0|r[3][2]~q ))) # (!\br0|register~67_combout  & (\registerFile0|r[2][2]~q )))) # (!\ir0|ir [9] & (((\br0|register~67_combout ))))

	.dataa(\registerFile0|r[2][2]~q ),
	.datab(\registerFile0|r[3][2]~q ),
	.datac(\ir0|ir [9]),
	.datad(\br0|register~67_combout ),
	.cin(gnd),
	.combout(\br0|register~68_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~68 .lut_mask = 16'hCFA0;
defparam \br0|register~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneive_lcell_comb \br0|register~65 (
// Equation(s):
// \br0|register~65_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][2]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][2]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][2]~q ),
	.datad(\registerFile0|r[4][2]~q ),
	.cin(gnd),
	.combout(\br0|register~65_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~65 .lut_mask = 16'hB9A8;
defparam \br0|register~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneive_lcell_comb \br0|register~66 (
// Equation(s):
// \br0|register~66_combout  = (\ir0|ir [8] & ((\br0|register~65_combout  & (\registerFile0|r[7][2]~q )) # (!\br0|register~65_combout  & ((\registerFile0|r[5][2]~q ))))) # (!\ir0|ir [8] & (((\br0|register~65_combout ))))

	.dataa(\registerFile0|r[7][2]~q ),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[5][2]~q ),
	.datad(\br0|register~65_combout ),
	.cin(gnd),
	.combout(\br0|register~66_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~66 .lut_mask = 16'hBBC0;
defparam \br0|register~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneive_lcell_comb \br0|register~69 (
// Equation(s):
// \br0|register~69_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & ((\br0|register~66_combout ))) # (!\ir0|ir [10] & (\br0|register~68_combout ))))

	.dataa(\ir0|ir [10]),
	.datab(\br0|register~68_combout ),
	.datac(\br0|register~66_combout ),
	.datad(\control3|p3_memRead~0_combout ),
	.cin(gnd),
	.combout(\br0|register~69_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~69 .lut_mask = 16'h00E4;
defparam \br0|register~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N19
dffeas \br0|register[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[2] .is_wysiwyg = "true";
defparam \br0|register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cycloneive_lcell_comb \aluSourceBR[2]~27 (
// Equation(s):
// \aluSourceBR[2]~27_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & ((\dr0|register [2]))) # (!\FWD_B3|register [1] & (\br0|register [2]))))

	.dataa(\FWD_B3|register [1]),
	.datab(\FWD_B3|register [0]),
	.datac(\br0|register [2]),
	.datad(\dr0|register [2]),
	.cin(gnd),
	.combout(\aluSourceBR[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[2]~27 .lut_mask = 16'h3210;
defparam \aluSourceBR[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cycloneive_lcell_comb \aluSourceBR[2]~28 (
// Equation(s):
// \aluSourceBR[2]~28_combout  = (\aluSourceBR[2]~27_combout ) # ((\dr_mdr0|result[2]~13_combout  & \FWD_B3|register [0]))

	.dataa(gnd),
	.datab(\dr_mdr0|result[2]~13_combout ),
	.datac(\FWD_B3|register [0]),
	.datad(\aluSourceBR[2]~27_combout ),
	.cin(gnd),
	.combout(\aluSourceBR[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[2]~28 .lut_mask = 16'hFFC0;
defparam \aluSourceBR[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cycloneive_lcell_comb \shifter0|ShiftLeft0~17 (
// Equation(s):
// \shifter0|ShiftLeft0~17_combout  = (!\IR3|ir [1] & ((\IR3|ir [0] & (\aluSourceBR[2]~28_combout )) # (!\IR3|ir [0] & ((\aluSourceBR[3]~26_combout )))))

	.dataa(\IR3|ir [1]),
	.datab(\aluSourceBR[2]~28_combout ),
	.datac(\IR3|ir [0]),
	.datad(\aluSourceBR[3]~26_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft0~17 .lut_mask = 16'h4540;
defparam \shifter0|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cycloneive_lcell_comb \shifter0|ShiftLeft1~37 (
// Equation(s):
// \shifter0|ShiftLeft1~37_combout  = (!\IR3|ir [2] & ((\shifter0|ShiftLeft0~16_combout ) # (\shifter0|ShiftLeft0~17_combout )))

	.dataa(gnd),
	.datab(\IR3|ir [2]),
	.datac(\shifter0|ShiftLeft0~16_combout ),
	.datad(\shifter0|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~37_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~37 .lut_mask = 16'h3330;
defparam \shifter0|ShiftLeft1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cycloneive_lcell_comb \shifter0|Mux0~4 (
// Equation(s):
// \shifter0|Mux0~4_combout  = (\IR3|ir [0] & ((\aluSourceBR[4]~24_combout ))) # (!\IR3|ir [0] & (\aluSourceBR[3]~26_combout ))

	.dataa(\aluSourceBR[3]~26_combout ),
	.datab(gnd),
	.datac(\IR3|ir [0]),
	.datad(\aluSourceBR[4]~24_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux0~4 .lut_mask = 16'hFA0A;
defparam \shifter0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cycloneive_lcell_comb \shifter0|Mux26~3 (
// Equation(s):
// \shifter0|Mux26~3_combout  = (\shifter0|ShiftLeft1~36_combout  & (!\shifter0|Mux26~2_combout  & ((\shifter0|Mux0~4_combout )))) # (!\shifter0|ShiftLeft1~36_combout  & ((\shifter0|Mux26~2_combout ) # ((\shifter0|ShiftRight0~31_combout ))))

	.dataa(\shifter0|ShiftLeft1~36_combout ),
	.datab(\shifter0|Mux26~2_combout ),
	.datac(\shifter0|ShiftRight0~31_combout ),
	.datad(\shifter0|Mux0~4_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux26~3 .lut_mask = 16'h7654;
defparam \shifter0|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneive_lcell_comb \shifter0|Mux26~4 (
// Equation(s):
// \shifter0|Mux26~4_combout  = (\shifter0|Mux26~2_combout  & ((\shifter0|Mux26~3_combout  & (\shifter0|ShiftRight0~33_combout )) # (!\shifter0|Mux26~3_combout  & ((\shifter0|Mux0~2_combout ))))) # (!\shifter0|Mux26~2_combout  & (((\shifter0|Mux26~3_combout 
// ))))

	.dataa(\shifter0|ShiftRight0~33_combout ),
	.datab(\shifter0|Mux26~2_combout ),
	.datac(\shifter0|Mux0~2_combout ),
	.datad(\shifter0|Mux26~3_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux26~4 .lut_mask = 16'hBBC0;
defparam \shifter0|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cycloneive_lcell_comb \shifter0|Mux26~5 (
// Equation(s):
// \shifter0|Mux26~5_combout  = (\shifter0|Mux24~1_combout  & ((\shifter0|Mux18~5_combout  & ((\shifter0|Mux26~4_combout ))) # (!\shifter0|Mux18~5_combout  & (\shifter0|ShiftLeft1~37_combout )))) # (!\shifter0|Mux24~1_combout  & (((\shifter0|Mux18~5_combout 
// ))))

	.dataa(\shifter0|ShiftLeft1~37_combout ),
	.datab(\shifter0|Mux24~1_combout ),
	.datac(\shifter0|Mux18~5_combout ),
	.datad(\shifter0|Mux26~4_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux26~5 .lut_mask = 16'hF838;
defparam \shifter0|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneive_lcell_comb \shifter0|Mux26~6 (
// Equation(s):
// \shifter0|Mux26~6_combout  = (\shifter0|Mux26~5_combout  & ((\shifter0|ShiftLeft1~38_combout ) # ((!\alu0|Mux10~5_combout )))) # (!\shifter0|Mux26~5_combout  & (((\shifter0|ShiftLeft0~42_combout  & \alu0|Mux10~5_combout ))))

	.dataa(\shifter0|Mux26~5_combout ),
	.datab(\shifter0|ShiftLeft1~38_combout ),
	.datac(\shifter0|ShiftLeft0~42_combout ),
	.datad(\alu0|Mux10~5_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux26~6 .lut_mask = 16'hD8AA;
defparam \shifter0|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneive_lcell_comb \dr0|register~23 (
// Equation(s):
// \dr0|register~23_combout  = (\control3|p3_alu_shif~q  & ((\shifter0|Mux26~0_combout  & ((\aluSourceBR[3]~26_combout ))) # (!\shifter0|Mux26~0_combout  & (\shifter0|Mux26~6_combout ))))

	.dataa(\shifter0|Mux26~0_combout ),
	.datab(\shifter0|Mux26~6_combout ),
	.datac(\aluSourceBR[3]~26_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~23_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~23 .lut_mask = 16'hE400;
defparam \dr0|register~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneive_lcell_comb \ar_ir0|result[3]~8 (
// Equation(s):
// \ar_ir0|result[3]~8_combout  = (\control3|p3_ar_ir~q  & ((\IR3|ir [3]))) # (!\control3|p3_ar_ir~q  & (\aluSourceAR_src[3]~25_combout ))

	.dataa(\aluSourceAR_src[3]~25_combout ),
	.datab(gnd),
	.datac(\control3|p3_ar_ir~q ),
	.datad(\IR3|ir [3]),
	.cin(gnd),
	.combout(\ar_ir0|result[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[3]~8 .lut_mask = 16'hFA0A;
defparam \ar_ir0|result[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneive_lcell_comb \alu0|Mux13~0 (
// Equation(s):
// \alu0|Mux13~0_combout  = (\control3|p3_opcode [2] & (((!\alu0|Mux10~0_combout )))) # (!\control3|p3_opcode [2] & ((\ar_ir0|result[3]~8_combout  & ((\aluSourceBR[3]~26_combout ) # (\alu0|Mux10~0_combout ))) # (!\ar_ir0|result[3]~8_combout  & 
// (\aluSourceBR[3]~26_combout  & \alu0|Mux10~0_combout ))))

	.dataa(\control3|p3_opcode [2]),
	.datab(\ar_ir0|result[3]~8_combout ),
	.datac(\aluSourceBR[3]~26_combout ),
	.datad(\alu0|Mux10~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux13~0 .lut_mask = 16'h54EA;
defparam \alu0|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneive_lcell_comb \alu0|Mux13~1 (
// Equation(s):
// \alu0|Mux13~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[3]~8_combout  $ (((\alu0|Mux13~0_combout  & \aluSourceBR[3]~26_combout ))))) # (!\alu0|Mux10~1_combout  & (\alu0|Mux13~0_combout ))

	.dataa(\alu0|Mux13~0_combout ),
	.datab(\aluSourceBR[3]~26_combout ),
	.datac(\alu0|Mux10~1_combout ),
	.datad(\ar_ir0|result[3]~8_combout ),
	.cin(gnd),
	.combout(\alu0|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux13~1 .lut_mask = 16'h7A8A;
defparam \alu0|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneive_lcell_comb \dr0|register~22 (
// Equation(s):
// \dr0|register~22_combout  = (!\control3|p3_alu_shif~q  & ((\alu0|Mux10~2_combout  & ((\alu0|Add0~27_combout ))) # (!\alu0|Mux10~2_combout  & (\alu0|Mux13~1_combout ))))

	.dataa(\alu0|Mux13~1_combout ),
	.datab(\alu0|Mux10~2_combout ),
	.datac(\alu0|Add0~27_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~22_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~22 .lut_mask = 16'h00E2;
defparam \dr0|register~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cycloneive_lcell_comb \dr0|register~24 (
// Equation(s):
// \dr0|register~24_combout  = (\dr0|register~4_combout  & ((\dr0|register~23_combout ) # (\dr0|register~22_combout )))

	.dataa(\dr0|register~23_combout ),
	.datab(\dr0|register~22_combout ),
	.datac(\dr0|register~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dr0|register~24_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~24 .lut_mask = 16'hE0E0;
defparam \dr0|register~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N5
dffeas \dr0|register[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[3] .is_wysiwyg = "true";
defparam \dr0|register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneive_lcell_comb \DR5|register~12 (
// Equation(s):
// \DR5|register~12_combout  = (\dr0|register [3] & \reset1~q )

	.dataa(\dr0|register [3]),
	.datab(gnd),
	.datac(\reset1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR5|register~12_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~12 .lut_mask = 16'hA0A0;
defparam \DR5|register~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N1
dffeas \DR5|register[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[3] .is_wysiwyg = "true";
defparam \DR5|register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cycloneive_lcell_comb \dr_mdr0|result[3]~12 (
// Equation(s):
// \dr_mdr0|result[3]~12_combout  = (\control5|p5_dr_mdr~q  & ((\mdr0|register [3]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [3]))

	.dataa(\control5|p5_dr_mdr~q ),
	.datab(\DR5|register [3]),
	.datac(\mdr0|register [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dr_mdr0|result[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dr_mdr0|result[3]~12 .lut_mask = 16'hE4E4;
defparam \dr_mdr0|result[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneive_lcell_comb \br0|register~60 (
// Equation(s):
// \br0|register~60_combout  = (\ir0|ir [9] & ((\ir0|ir [8]) # ((\registerFile0|r[6][3]~q )))) # (!\ir0|ir [9] & (!\ir0|ir [8] & ((\registerFile0|r[4][3]~q ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[6][3]~q ),
	.datad(\registerFile0|r[4][3]~q ),
	.cin(gnd),
	.combout(\br0|register~60_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~60 .lut_mask = 16'hB9A8;
defparam \br0|register~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneive_lcell_comb \br0|register~61 (
// Equation(s):
// \br0|register~61_combout  = (\ir0|ir [8] & ((\br0|register~60_combout  & (\registerFile0|r[7][3]~q )) # (!\br0|register~60_combout  & ((\registerFile0|r[5][3]~q ))))) # (!\ir0|ir [8] & (((\br0|register~60_combout ))))

	.dataa(\registerFile0|r[7][3]~q ),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[5][3]~q ),
	.datad(\br0|register~60_combout ),
	.cin(gnd),
	.combout(\br0|register~61_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~61 .lut_mask = 16'hBBC0;
defparam \br0|register~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneive_lcell_comb \br0|register~62 (
// Equation(s):
// \br0|register~62_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][3]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][3]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][3]~q ),
	.datad(\registerFile0|r[0][3]~q ),
	.cin(gnd),
	.combout(\br0|register~62_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~62 .lut_mask = 16'hD9C8;
defparam \br0|register~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneive_lcell_comb \br0|register~63 (
// Equation(s):
// \br0|register~63_combout  = (\ir0|ir [9] & ((\br0|register~62_combout  & (\registerFile0|r[3][3]~q )) # (!\br0|register~62_combout  & ((\registerFile0|r[2][3]~q ))))) # (!\ir0|ir [9] & (((\br0|register~62_combout ))))

	.dataa(\registerFile0|r[3][3]~q ),
	.datab(\registerFile0|r[2][3]~q ),
	.datac(\ir0|ir [9]),
	.datad(\br0|register~62_combout ),
	.cin(gnd),
	.combout(\br0|register~63_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~63 .lut_mask = 16'hAFC0;
defparam \br0|register~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneive_lcell_comb \br0|register~64 (
// Equation(s):
// \br0|register~64_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & (\br0|register~61_combout )) # (!\ir0|ir [10] & ((\br0|register~63_combout )))))

	.dataa(\control3|p3_memRead~0_combout ),
	.datab(\br0|register~61_combout ),
	.datac(\ir0|ir [10]),
	.datad(\br0|register~63_combout ),
	.cin(gnd),
	.combout(\br0|register~64_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~64 .lut_mask = 16'h4540;
defparam \br0|register~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N1
dffeas \br0|register[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[3] .is_wysiwyg = "true";
defparam \br0|register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneive_lcell_comb \aluSourceBR[3]~25 (
// Equation(s):
// \aluSourceBR[3]~25_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & (\dr0|register [3])) # (!\FWD_B3|register [1] & ((\br0|register [3])))))

	.dataa(\FWD_B3|register [1]),
	.datab(\dr0|register [3]),
	.datac(\FWD_B3|register [0]),
	.datad(\br0|register [3]),
	.cin(gnd),
	.combout(\aluSourceBR[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[3]~25 .lut_mask = 16'h0D08;
defparam \aluSourceBR[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneive_lcell_comb \aluSourceBR[3]~26 (
// Equation(s):
// \aluSourceBR[3]~26_combout  = (\aluSourceBR[3]~25_combout ) # ((\FWD_B3|register [0] & \dr_mdr0|result[3]~12_combout ))

	.dataa(\FWD_B3|register [0]),
	.datab(gnd),
	.datac(\dr_mdr0|result[3]~12_combout ),
	.datad(\aluSourceBR[3]~25_combout ),
	.cin(gnd),
	.combout(\aluSourceBR[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[3]~26 .lut_mask = 16'hFFA0;
defparam \aluSourceBR[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cycloneive_lcell_comb \shifter0|ShiftLeft1~19 (
// Equation(s):
// \shifter0|ShiftLeft1~19_combout  = (\IR3|ir [0] & (\aluSourceBR[3]~26_combout  & (!\IR3|ir [1]))) # (!\IR3|ir [0] & (((\IR3|ir [1] & \aluSourceBR[2]~28_combout ))))

	.dataa(\aluSourceBR[3]~26_combout ),
	.datab(\IR3|ir [0]),
	.datac(\IR3|ir [1]),
	.datad(\aluSourceBR[2]~28_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~19_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~19 .lut_mask = 16'h3808;
defparam \shifter0|ShiftLeft1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cycloneive_lcell_comb \shifter0|ShiftLeft1~34 (
// Equation(s):
// \shifter0|ShiftLeft1~34_combout  = (\IR3|ir [2] & ((\shifter0|ShiftLeft1~19_combout ) # ((\shifter0|ShiftLeft1~20_combout )))) # (!\IR3|ir [2] & (((\shifter0|ShiftLeft1~23_combout ))))

	.dataa(\IR3|ir [2]),
	.datab(\shifter0|ShiftLeft1~19_combout ),
	.datac(\shifter0|ShiftLeft1~23_combout ),
	.datad(\shifter0|ShiftLeft1~20_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~34 .lut_mask = 16'hFAD8;
defparam \shifter0|ShiftLeft1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneive_lcell_comb \shifter0|ShiftLeft1~39 (
// Equation(s):
// \shifter0|ShiftLeft1~39_combout  = (\shifter0|ShiftLeft1~7_combout  & (!\IR3|ir [2] & ((\aluSourceBR[0]~31_combout ) # (\aluSourceBR[0]~32_combout ))))

	.dataa(\aluSourceBR[0]~31_combout ),
	.datab(\shifter0|ShiftLeft1~7_combout ),
	.datac(\IR3|ir [2]),
	.datad(\aluSourceBR[0]~32_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~39_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~39 .lut_mask = 16'h0C08;
defparam \shifter0|ShiftLeft1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneive_lcell_comb \shifter0|ShiftRight0~35 (
// Equation(s):
// \shifter0|ShiftRight0~35_combout  = (\IR3|ir [2] & ((\shifter0|ShiftRight0~27_combout ))) # (!\IR3|ir [2] & (\shifter0|ShiftRight0~12_combout ))

	.dataa(\shifter0|ShiftRight0~12_combout ),
	.datab(gnd),
	.datac(\IR3|ir [2]),
	.datad(\shifter0|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftRight0~35 .lut_mask = 16'hFA0A;
defparam \shifter0|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneive_lcell_comb \shifter0|Mux29~0 (
// Equation(s):
// \shifter0|Mux29~0_combout  = (\shifter0|ShiftLeft1~36_combout  & ((\shifter0|Mux26~2_combout  & (\shifter0|Mux0~3_combout )) # (!\shifter0|Mux26~2_combout  & ((\aluSourceBR[1]~30_combout ))))) # (!\shifter0|ShiftLeft1~36_combout  & 
// (((\shifter0|Mux26~2_combout ))))

	.dataa(\shifter0|Mux0~3_combout ),
	.datab(\shifter0|ShiftLeft1~36_combout ),
	.datac(\aluSourceBR[1]~30_combout ),
	.datad(\shifter0|Mux26~2_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux29~0 .lut_mask = 16'hBBC0;
defparam \shifter0|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneive_lcell_comb \shifter0|Mux29~1 (
// Equation(s):
// \shifter0|Mux29~1_combout  = (\shifter0|Mux29~0_combout  & (((\shifter0|ShiftRight0~16_combout ) # (\shifter0|ShiftLeft1~36_combout )))) # (!\shifter0|Mux29~0_combout  & (\shifter0|ShiftRight0~35_combout  & ((!\shifter0|ShiftLeft1~36_combout ))))

	.dataa(\shifter0|ShiftRight0~35_combout ),
	.datab(\shifter0|Mux29~0_combout ),
	.datac(\shifter0|ShiftRight0~16_combout ),
	.datad(\shifter0|ShiftLeft1~36_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux29~1 .lut_mask = 16'hCCE2;
defparam \shifter0|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
cycloneive_lcell_comb \shifter0|Mux29~2 (
// Equation(s):
// \shifter0|Mux29~2_combout  = (\shifter0|Mux24~1_combout  & ((\shifter0|Mux18~5_combout  & ((\shifter0|Mux29~1_combout ))) # (!\shifter0|Mux18~5_combout  & (\shifter0|ShiftLeft1~39_combout )))) # (!\shifter0|Mux24~1_combout  & (\shifter0|Mux18~5_combout ))

	.dataa(\shifter0|Mux24~1_combout ),
	.datab(\shifter0|Mux18~5_combout ),
	.datac(\shifter0|ShiftLeft1~39_combout ),
	.datad(\shifter0|Mux29~1_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux29~2 .lut_mask = 16'hEC64;
defparam \shifter0|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cycloneive_lcell_comb \shifter0|Mux29~3 (
// Equation(s):
// \shifter0|Mux29~3_combout  = (\alu0|Mux10~5_combout  & ((\shifter0|Mux29~2_combout  & (\shifter0|ShiftLeft1~34_combout )) # (!\shifter0|Mux29~2_combout  & ((\shifter0|ShiftLeft0~37_combout ))))) # (!\alu0|Mux10~5_combout  & (((\shifter0|Mux29~2_combout 
// ))))

	.dataa(\shifter0|ShiftLeft1~34_combout ),
	.datab(\alu0|Mux10~5_combout ),
	.datac(\shifter0|Mux29~2_combout ),
	.datad(\shifter0|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux29~3 .lut_mask = 16'hBCB0;
defparam \shifter0|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
cycloneive_lcell_comb \shifter0|Mux28~1 (
// Equation(s):
// \shifter0|Mux28~1_combout  = (\control3|p3_opcode [1] & ((\shifter0|Mux28~0_combout ) # ((\IR3|ir [3] & \control3|p3_opcode [0]))))

	.dataa(\shifter0|Mux28~0_combout ),
	.datab(\IR3|ir [3]),
	.datac(\control3|p3_opcode [1]),
	.datad(\control3|p3_opcode [0]),
	.cin(gnd),
	.combout(\shifter0|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux28~1 .lut_mask = 16'hE0A0;
defparam \shifter0|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cycloneive_lcell_comb \dr0|register~32 (
// Equation(s):
// \dr0|register~32_combout  = (\control3|p3_alu_shif~q  & ((\shifter0|Mux28~1_combout  & ((\aluSourceBR[0]~33_combout ))) # (!\shifter0|Mux28~1_combout  & (\shifter0|Mux29~3_combout ))))

	.dataa(\shifter0|Mux29~3_combout ),
	.datab(\aluSourceBR[0]~33_combout ),
	.datac(\shifter0|Mux28~1_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~32_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~32 .lut_mask = 16'hCA00;
defparam \dr0|register~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
cycloneive_lcell_comb \dr0|register~33 (
// Equation(s):
// \dr0|register~33_combout  = (\dr0|register~4_combout  & ((\dr0|register~31_combout ) # (\dr0|register~32_combout )))

	.dataa(\dr0|register~31_combout ),
	.datab(gnd),
	.datac(\dr0|register~32_combout ),
	.datad(\dr0|register~4_combout ),
	.cin(gnd),
	.combout(\dr0|register~33_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~33 .lut_mask = 16'hFA00;
defparam \dr0|register~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N5
dffeas \dr0|register[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[0] .is_wysiwyg = "true";
defparam \dr0|register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneive_lcell_comb \DR5|register~15 (
// Equation(s):
// \DR5|register~15_combout  = (\reset1~q  & \dr0|register [0])

	.dataa(gnd),
	.datab(\reset1~q ),
	.datac(gnd),
	.datad(\dr0|register [0]),
	.cin(gnd),
	.combout(\DR5|register~15_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~15 .lut_mask = 16'hCC00;
defparam \DR5|register~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N11
dffeas \DR5|register[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DR5|register~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[0] .is_wysiwyg = "true";
defparam \DR5|register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneive_lcell_comb \aluSourceAR_src[0]~30 (
// Equation(s):
// \aluSourceAR_src[0]~30_combout  = (\FWD_A3|register [0] & ((\control5|p5_dr_mdr~q  & ((\mdr0|register [0]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [0]))))

	.dataa(\DR5|register [0]),
	.datab(\control5|p5_dr_mdr~q ),
	.datac(\mdr0|register [0]),
	.datad(\FWD_A3|register [0]),
	.cin(gnd),
	.combout(\aluSourceAR_src[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceAR_src[0]~30 .lut_mask = 16'hE200;
defparam \aluSourceAR_src[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cycloneive_lcell_comb \AR4|register~15 (
// Equation(s):
// \AR4|register~15_combout  = (\reset1~q  & ((\aluSourceAR_src[0]~30_combout ) # (\aluSourceAR_src[0]~31_combout )))

	.dataa(\reset1~q ),
	.datab(gnd),
	.datac(\aluSourceAR_src[0]~30_combout ),
	.datad(\aluSourceAR_src[0]~31_combout ),
	.cin(gnd),
	.combout(\AR4|register~15_combout ),
	.cout());
// synopsys translate_off
defparam \AR4|register~15 .lut_mask = 16'hAAA0;
defparam \AR4|register~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N23
dffeas \AR4|register[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\AR4|register~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AR4|register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AR4|register[0] .is_wysiwyg = "true";
defparam \AR4|register[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N1
cycloneive_io_ibuf \in[0]~input (
	.i(in[0]),
	.ibar(gnd),
	.o(\in[0]~input_o ));
// synopsys translate_off
defparam \in[0]~input .bus_hold = "false";
defparam \in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneive_lcell_comb \mdr0|register~15 (
// Equation(s):
// \mdr0|register~15_combout  = (\control4|p4_data_input~q  & ((\in[0]~input_o ))) # (!\control4|p4_data_input~q  & (\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [0]))

	.dataa(gnd),
	.datab(\ram0|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datac(\control4|p4_data_input~q ),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\mdr0|register~15_combout ),
	.cout());
// synopsys translate_off
defparam \mdr0|register~15 .lut_mask = 16'hFC0C;
defparam \mdr0|register~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N1
dffeas \mdr0|register[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mdr0|register~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr0|register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr0|register[0] .is_wysiwyg = "true";
defparam \mdr0|register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneive_lcell_comb \aluSourceBR[0]~31 (
// Equation(s):
// \aluSourceBR[0]~31_combout  = (\FWD_B3|register [0] & ((\control5|p5_dr_mdr~q  & (\mdr0|register [0])) # (!\control5|p5_dr_mdr~q  & ((\DR5|register [0])))))

	.dataa(\mdr0|register [0]),
	.datab(\control5|p5_dr_mdr~q ),
	.datac(\DR5|register [0]),
	.datad(\FWD_B3|register [0]),
	.cin(gnd),
	.combout(\aluSourceBR[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[0]~31 .lut_mask = 16'hB800;
defparam \aluSourceBR[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cycloneive_lcell_comb \aluSourceBR[0]~33 (
// Equation(s):
// \aluSourceBR[0]~33_combout  = (\aluSourceBR[0]~31_combout ) # (\aluSourceBR[0]~32_combout )

	.dataa(\aluSourceBR[0]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\aluSourceBR[0]~32_combout ),
	.cin(gnd),
	.combout(\aluSourceBR[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[0]~33 .lut_mask = 16'hFFAA;
defparam \aluSourceBR[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneive_lcell_comb \shifter0|ShiftLeft1~9 (
// Equation(s):
// \shifter0|ShiftLeft1~9_combout  = (\shifter0|ShiftLeft1~8_combout  & ((\IR3|ir [0] & ((\aluSourceBR[0]~33_combout ))) # (!\IR3|ir [0] & (\aluSourceBR[1]~30_combout ))))

	.dataa(\aluSourceBR[1]~30_combout ),
	.datab(\aluSourceBR[0]~33_combout ),
	.datac(\IR3|ir [0]),
	.datad(\shifter0|ShiftLeft1~8_combout ),
	.cin(gnd),
	.combout(\shifter0|ShiftLeft1~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|ShiftLeft1~9 .lut_mask = 16'hCA00;
defparam \shifter0|ShiftLeft1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cycloneive_lcell_comb \shifter0|Mux28~2 (
// Equation(s):
// \shifter0|Mux28~2_combout  = (\shifter0|Mux26~2_combout  & (((!\shifter0|ShiftLeft1~36_combout )))) # (!\shifter0|Mux26~2_combout  & ((\shifter0|ShiftLeft1~36_combout  & ((\aluSourceBR[2]~28_combout ))) # (!\shifter0|ShiftLeft1~36_combout  & 
// (\shifter0|ShiftRight0~10_combout ))))

	.dataa(\shifter0|ShiftRight0~10_combout ),
	.datab(\aluSourceBR[2]~28_combout ),
	.datac(\shifter0|Mux26~2_combout ),
	.datad(\shifter0|ShiftLeft1~36_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux28~2 .lut_mask = 16'h0CFA;
defparam \shifter0|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cycloneive_lcell_comb \shifter0|Mux28~3 (
// Equation(s):
// \shifter0|Mux28~3_combout  = (\shifter0|Mux28~2_combout  & (((\shifter0|ShiftRight0~24_combout ) # (!\shifter0|Mux26~2_combout )))) # (!\shifter0|Mux28~2_combout  & (\shifter0|Mux0~4_combout  & (\shifter0|Mux26~2_combout )))

	.dataa(\shifter0|Mux28~2_combout ),
	.datab(\shifter0|Mux0~4_combout ),
	.datac(\shifter0|Mux26~2_combout ),
	.datad(\shifter0|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux28~3 .lut_mask = 16'hEA4A;
defparam \shifter0|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cycloneive_lcell_comb \shifter0|Mux28~4 (
// Equation(s):
// \shifter0|Mux28~4_combout  = (\shifter0|Mux24~1_combout  & ((\shifter0|Mux18~5_combout  & ((\shifter0|Mux28~3_combout ))) # (!\shifter0|Mux18~5_combout  & (\shifter0|ShiftLeft1~9_combout )))) # (!\shifter0|Mux24~1_combout  & (((\shifter0|Mux18~5_combout 
// ))))

	.dataa(\shifter0|ShiftLeft1~9_combout ),
	.datab(\shifter0|Mux24~1_combout ),
	.datac(\shifter0|Mux18~5_combout ),
	.datad(\shifter0|Mux28~3_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux28~4 .lut_mask = 16'hF838;
defparam \shifter0|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneive_lcell_comb \shifter0|Mux28~5 (
// Equation(s):
// \shifter0|Mux28~5_combout  = (\shifter0|Mux28~4_combout  & (((\shifter0|ShiftLeft1~15_combout ) # (!\alu0|Mux10~5_combout )))) # (!\shifter0|Mux28~4_combout  & (\shifter0|ShiftLeft0~20_combout  & (\alu0|Mux10~5_combout )))

	.dataa(\shifter0|Mux28~4_combout ),
	.datab(\shifter0|ShiftLeft0~20_combout ),
	.datac(\alu0|Mux10~5_combout ),
	.datad(\shifter0|ShiftLeft1~15_combout ),
	.cin(gnd),
	.combout(\shifter0|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux28~5 .lut_mask = 16'hEA4A;
defparam \shifter0|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N12
cycloneive_lcell_comb \dr0|register~29 (
// Equation(s):
// \dr0|register~29_combout  = (\control3|p3_alu_shif~q  & ((\shifter0|Mux28~1_combout  & ((\aluSourceBR[1]~30_combout ))) # (!\shifter0|Mux28~1_combout  & (\shifter0|Mux28~5_combout ))))

	.dataa(\control3|p3_alu_shif~q ),
	.datab(\shifter0|Mux28~5_combout ),
	.datac(\shifter0|Mux28~1_combout ),
	.datad(\aluSourceBR[1]~30_combout ),
	.cin(gnd),
	.combout(\dr0|register~29_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~29 .lut_mask = 16'hA808;
defparam \dr0|register~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneive_lcell_comb \ar_ir0|result[1]~10 (
// Equation(s):
// \ar_ir0|result[1]~10_combout  = (\control3|p3_ar_ir~q  & ((\IR3|ir [1]))) # (!\control3|p3_ar_ir~q  & (\aluSourceAR_src[1]~29_combout ))

	.dataa(\control3|p3_ar_ir~q ),
	.datab(\aluSourceAR_src[1]~29_combout ),
	.datac(\IR3|ir [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ar_ir0|result[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ar_ir0|result[1]~10 .lut_mask = 16'hE4E4;
defparam \ar_ir0|result[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneive_lcell_comb \alu0|Mux15~0 (
// Equation(s):
// \alu0|Mux15~0_combout  = (\alu0|Mux10~0_combout  & (!\control3|p3_opcode [2] & ((\ar_ir0|result[1]~10_combout ) # (\aluSourceBR[1]~30_combout )))) # (!\alu0|Mux10~0_combout  & ((\control3|p3_opcode [2]) # ((\ar_ir0|result[1]~10_combout  & 
// \aluSourceBR[1]~30_combout ))))

	.dataa(\ar_ir0|result[1]~10_combout ),
	.datab(\alu0|Mux10~0_combout ),
	.datac(\aluSourceBR[1]~30_combout ),
	.datad(\control3|p3_opcode [2]),
	.cin(gnd),
	.combout(\alu0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux15~0 .lut_mask = 16'h33E8;
defparam \alu0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneive_lcell_comb \alu0|Mux15~1 (
// Equation(s):
// \alu0|Mux15~1_combout  = (\alu0|Mux10~1_combout  & (\ar_ir0|result[1]~10_combout  $ (((\aluSourceBR[1]~30_combout  & \alu0|Mux15~0_combout ))))) # (!\alu0|Mux10~1_combout  & (((\alu0|Mux15~0_combout ))))

	.dataa(\ar_ir0|result[1]~10_combout ),
	.datab(\alu0|Mux10~1_combout ),
	.datac(\aluSourceBR[1]~30_combout ),
	.datad(\alu0|Mux15~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux15~1 .lut_mask = 16'h7B88;
defparam \alu0|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneive_lcell_comb \dr0|register~28 (
// Equation(s):
// \dr0|register~28_combout  = (!\control3|p3_alu_shif~q  & ((\alu0|Mux10~2_combout  & (\alu0|Add0~23_combout )) # (!\alu0|Mux10~2_combout  & ((\alu0|Mux15~1_combout )))))

	.dataa(\alu0|Add0~23_combout ),
	.datab(\alu0|Mux10~2_combout ),
	.datac(\alu0|Mux15~1_combout ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\dr0|register~28_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~28 .lut_mask = 16'h00B8;
defparam \dr0|register~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneive_lcell_comb \dr0|register~30 (
// Equation(s):
// \dr0|register~30_combout  = (\dr0|register~4_combout  & ((\dr0|register~29_combout ) # (\dr0|register~28_combout )))

	.dataa(\dr0|register~29_combout ),
	.datab(gnd),
	.datac(\dr0|register~4_combout ),
	.datad(\dr0|register~28_combout ),
	.cin(gnd),
	.combout(\dr0|register~30_combout ),
	.cout());
// synopsys translate_off
defparam \dr0|register~30 .lut_mask = 16'hF0A0;
defparam \dr0|register~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N17
dffeas \dr0|register[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dr0|register~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dr0|register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dr0|register[1] .is_wysiwyg = "true";
defparam \dr0|register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cycloneive_lcell_comb \DR5|register~14 (
// Equation(s):
// \DR5|register~14_combout  = (\reset1~q  & \dr0|register [1])

	.dataa(gnd),
	.datab(\reset1~q ),
	.datac(\dr0|register [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DR5|register~14_combout ),
	.cout());
// synopsys translate_off
defparam \DR5|register~14 .lut_mask = 16'hC0C0;
defparam \DR5|register~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N19
dffeas \DR5|register[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DR5|register~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control5|p5_regWren~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DR5|register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DR5|register[1] .is_wysiwyg = "true";
defparam \DR5|register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
cycloneive_lcell_comb \registerFile0|r~34 (
// Equation(s):
// \registerFile0|r~34_combout  = (\reset1~q  & ((\control5|p5_dr_mdr~q  & ((\mdr0|register [1]))) # (!\control5|p5_dr_mdr~q  & (\DR5|register [1]))))

	.dataa(\control5|p5_dr_mdr~q ),
	.datab(\DR5|register [1]),
	.datac(\mdr0|register [1]),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\registerFile0|r~34_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile0|r~34 .lut_mask = 16'hE400;
defparam \registerFile0|r~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N13
dffeas \registerFile0|r[4][1] (
	.clk(!\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerFile0|r~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFile0|r[4][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFile0|r[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFile0|r[4][1] .is_wysiwyg = "true";
defparam \registerFile0|r[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneive_lcell_comb \br0|register~70 (
// Equation(s):
// \br0|register~70_combout  = (\ir0|ir [9] & (((\registerFile0|r[6][1]~q ) # (\ir0|ir [8])))) # (!\ir0|ir [9] & (\registerFile0|r[4][1]~q  & ((!\ir0|ir [8]))))

	.dataa(\ir0|ir [9]),
	.datab(\registerFile0|r[4][1]~q ),
	.datac(\registerFile0|r[6][1]~q ),
	.datad(\ir0|ir [8]),
	.cin(gnd),
	.combout(\br0|register~70_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~70 .lut_mask = 16'hAAE4;
defparam \br0|register~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneive_lcell_comb \br0|register~71 (
// Equation(s):
// \br0|register~71_combout  = (\br0|register~70_combout  & (((\registerFile0|r[7][1]~q )) # (!\ir0|ir [8]))) # (!\br0|register~70_combout  & (\ir0|ir [8] & (\registerFile0|r[5][1]~q )))

	.dataa(\br0|register~70_combout ),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[5][1]~q ),
	.datad(\registerFile0|r[7][1]~q ),
	.cin(gnd),
	.combout(\br0|register~71_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~71 .lut_mask = 16'hEA62;
defparam \br0|register~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneive_lcell_comb \br0|register~72 (
// Equation(s):
// \br0|register~72_combout  = (\ir0|ir [9] & (\ir0|ir [8])) # (!\ir0|ir [9] & ((\ir0|ir [8] & (\registerFile0|r[1][1]~q )) # (!\ir0|ir [8] & ((\registerFile0|r[0][1]~q )))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\registerFile0|r[1][1]~q ),
	.datad(\registerFile0|r[0][1]~q ),
	.cin(gnd),
	.combout(\br0|register~72_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~72 .lut_mask = 16'hD9C8;
defparam \br0|register~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneive_lcell_comb \br0|register~73 (
// Equation(s):
// \br0|register~73_combout  = (\ir0|ir [9] & ((\br0|register~72_combout  & (\registerFile0|r[3][1]~q )) # (!\br0|register~72_combout  & ((\registerFile0|r[2][1]~q ))))) # (!\ir0|ir [9] & (((\br0|register~72_combout ))))

	.dataa(\ir0|ir [9]),
	.datab(\registerFile0|r[3][1]~q ),
	.datac(\br0|register~72_combout ),
	.datad(\registerFile0|r[2][1]~q ),
	.cin(gnd),
	.combout(\br0|register~73_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~73 .lut_mask = 16'hDAD0;
defparam \br0|register~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneive_lcell_comb \br0|register~74 (
// Equation(s):
// \br0|register~74_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [10] & (\br0|register~71_combout )) # (!\ir0|ir [10] & ((\br0|register~73_combout )))))

	.dataa(\br0|register~71_combout ),
	.datab(\br0|register~73_combout ),
	.datac(\control3|p3_memRead~0_combout ),
	.datad(\ir0|ir [10]),
	.cin(gnd),
	.combout(\br0|register~74_combout ),
	.cout());
// synopsys translate_off
defparam \br0|register~74 .lut_mask = 16'h0A0C;
defparam \br0|register~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N11
dffeas \br0|register[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\br0|register~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br0|register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \br0|register[1] .is_wysiwyg = "true";
defparam \br0|register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cycloneive_lcell_comb \aluSourceBR[1]~29 (
// Equation(s):
// \aluSourceBR[1]~29_combout  = (!\FWD_B3|register [0] & ((\FWD_B3|register [1] & ((\dr0|register [1]))) # (!\FWD_B3|register [1] & (\br0|register [1]))))

	.dataa(\br0|register [1]),
	.datab(\FWD_B3|register [1]),
	.datac(\FWD_B3|register [0]),
	.datad(\dr0|register [1]),
	.cin(gnd),
	.combout(\aluSourceBR[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[1]~29 .lut_mask = 16'h0E02;
defparam \aluSourceBR[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cycloneive_lcell_comb \aluSourceBR[1]~30 (
// Equation(s):
// \aluSourceBR[1]~30_combout  = (\aluSourceBR[1]~29_combout ) # ((\FWD_B3|register [0] & \dr_mdr0|result[1]~14_combout ))

	.dataa(\aluSourceBR[1]~29_combout ),
	.datab(gnd),
	.datac(\FWD_B3|register [0]),
	.datad(\dr_mdr0|result[1]~14_combout ),
	.cin(gnd),
	.combout(\aluSourceBR[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \aluSourceBR[1]~30 .lut_mask = 16'hFAAA;
defparam \aluSourceBR[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cycloneive_lcell_comb \control0|Mux0~5 (
// Equation(s):
// \control0|Mux0~5_combout  = (\aluSourceBR[2]~28_combout  & ((\aluSourceBR[1]~30_combout ) # ((\aluSourceBR[0]~33_combout ) # (!\IR3|ir [3]))))

	.dataa(\aluSourceBR[1]~30_combout ),
	.datab(\IR3|ir [3]),
	.datac(\aluSourceBR[0]~33_combout ),
	.datad(\aluSourceBR[2]~28_combout ),
	.cin(gnd),
	.combout(\control0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux0~5 .lut_mask = 16'hFB00;
defparam \control0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cycloneive_lcell_comb \control0|Mux0~6 (
// Equation(s):
// \control0|Mux0~6_combout  = ((\control0|Mux0~5_combout ) # ((\aluSourceBR[3]~26_combout ) # (\control3|p3_opcode [2]))) # (!\control3|p3_opcode [1])

	.dataa(\control3|p3_opcode [1]),
	.datab(\control0|Mux0~5_combout ),
	.datac(\aluSourceBR[3]~26_combout ),
	.datad(\control3|p3_opcode [2]),
	.cin(gnd),
	.combout(\control0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux0~6 .lut_mask = 16'hFFFD;
defparam \control0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneive_lcell_comb \control0|Mux0~3 (
// Equation(s):
// \control0|Mux0~3_combout  = (!\IR3|ir [0] & (!\aluSourceBR[2]~28_combout  & !\aluSourceBR[1]~30_combout ))

	.dataa(gnd),
	.datab(\IR3|ir [0]),
	.datac(\aluSourceBR[2]~28_combout ),
	.datad(\aluSourceBR[1]~30_combout ),
	.cin(gnd),
	.combout(\control0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux0~3 .lut_mask = 16'h0003;
defparam \control0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneive_lcell_comb \control0|Mux0~4 (
// Equation(s):
// \control0|Mux0~4_combout  = (\control3|p3_opcode [1] & (((\control0|Mux0~3_combout ) # (!\control3|p3_opcode [3])) # (!\control3|p3_alu_shif~q )))

	.dataa(\control3|p3_alu_shif~q ),
	.datab(\control0|Mux0~3_combout ),
	.datac(\control3|p3_opcode [1]),
	.datad(\control3|p3_opcode [3]),
	.cin(gnd),
	.combout(\control0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux0~4 .lut_mask = 16'hD0F0;
defparam \control0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cycloneive_lcell_comb \control0|Mux0~7 (
// Equation(s):
// \control0|Mux0~7_combout  = (!\aluSourceBR[0]~33_combout  & (!\aluSourceBR[2]~28_combout  & ((!\IR3|ir [1]) # (!\aluSourceBR[1]~30_combout ))))

	.dataa(\aluSourceBR[1]~30_combout ),
	.datab(\IR3|ir [1]),
	.datac(\aluSourceBR[0]~33_combout ),
	.datad(\aluSourceBR[2]~28_combout ),
	.cin(gnd),
	.combout(\control0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux0~7 .lut_mask = 16'h0007;
defparam \control0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cycloneive_lcell_comb \control0|Mux0~8 (
// Equation(s):
// \control0|Mux0~8_combout  = (\control0|Mux0~7_combout ) # ((\aluSourceBR[1]~30_combout  & (\aluSourceBR[0]~33_combout  & !\IR3|ir [2])))

	.dataa(\aluSourceBR[1]~30_combout ),
	.datab(\aluSourceBR[0]~33_combout ),
	.datac(\IR3|ir [2]),
	.datad(\control0|Mux0~7_combout ),
	.cin(gnd),
	.combout(\control0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux0~8 .lut_mask = 16'hFF08;
defparam \control0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cycloneive_lcell_comb \control0|Mux0~9 (
// Equation(s):
// \control0|Mux0~9_combout  = (\control0|Mux0~4_combout ) # ((\control3|p3_opcode [3] & ((\control0|Mux0~6_combout ) # (\control0|Mux0~8_combout ))))

	.dataa(\control0|Mux0~6_combout ),
	.datab(\control0|Mux0~4_combout ),
	.datac(\control3|p3_opcode [3]),
	.datad(\control0|Mux0~8_combout ),
	.cin(gnd),
	.combout(\control0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux0~9 .lut_mask = 16'hFCEC;
defparam \control0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cycloneive_lcell_comb \control3|p3_alu_shif_ar~0 (
// Equation(s):
// \control3|p3_alu_shif_ar~0_combout  = (!\control3|p3_memRead~0_combout  & (\ir0|ir [14] & ((\control0|Equal6~0_combout ) # (!\ir0|ir [15]))))

	.dataa(\ir0|ir [15]),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ir0|ir [14]),
	.datad(\control0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\control3|p3_alu_shif_ar~0_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_alu_shif_ar~0 .lut_mask = 16'h3010;
defparam \control3|p3_alu_shif_ar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N29
dffeas \control3|p3_alu_shif_ar (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p3_alu_shif_ar~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p3_alu_shif_ar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p3_alu_shif_ar .is_wysiwyg = "true";
defparam \control3|p3_alu_shif_ar .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
cycloneive_lcell_comb \control0|Mux0~1 (
// Equation(s):
// \control0|Mux0~1_combout  = (\control3|p3_alu_shif_ar~q ) # ((!\control3|p3_opcode [1] & \control3|p3_alu_shif~q ))

	.dataa(gnd),
	.datab(\control3|p3_opcode [1]),
	.datac(\control3|p3_alu_shif_ar~q ),
	.datad(\control3|p3_alu_shif~q ),
	.cin(gnd),
	.combout(\control0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux0~1 .lut_mask = 16'hF3F0;
defparam \control0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cycloneive_lcell_comb \alu0|Add0~53 (
// Equation(s):
// \alu0|Add0~53_combout  = \alu0|Add0~52  $ (\control3|p3_opcode [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control3|p3_opcode [0]),
	.cin(\alu0|Add0~52 ),
	.combout(\alu0|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~53 .lut_mask = 16'h0FF0;
defparam \alu0|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
cycloneive_lcell_comb \control0|Mux0~2 (
// Equation(s):
// \control0|Mux0~2_combout  = (\control0|Mux0~1_combout ) # (((!\alu0|Add0~53_combout  & !\control3|p3_opcode [3])) # (!\alu0|Add0~0_combout ))

	.dataa(\control0|Mux0~1_combout ),
	.datab(\alu0|Add0~0_combout ),
	.datac(\alu0|Add0~53_combout ),
	.datad(\control3|p3_opcode [3]),
	.cin(gnd),
	.combout(\control0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux0~2 .lut_mask = 16'hBBBF;
defparam \control0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
cycloneive_lcell_comb \control0|Mux1~0 (
// Equation(s):
// \control0|Mux1~0_combout  = ((\control0|Mux0~0_combout  & ((\control0|Mux0~9_combout ) # (\control0|Mux0~2_combout )))) # (!\ir0|ir [12])

	.dataa(\control0|Mux0~0_combout ),
	.datab(\control0|Mux0~9_combout ),
	.datac(\ir0|ir [12]),
	.datad(\control0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\control0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux1~0 .lut_mask = 16'hAF8F;
defparam \control0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cycloneive_lcell_comb \control0|branchFlag~0 (
// Equation(s):
// \control0|branchFlag~0_combout  = (!\ir0|ir [14] & (\ir0|ir [13] & (\ir0|ir [11] $ (!\ir0|ir [12]))))

	.dataa(\ir0|ir [11]),
	.datab(\ir0|ir [12]),
	.datac(\ir0|ir [14]),
	.datad(\ir0|ir [13]),
	.cin(gnd),
	.combout(\control0|branchFlag~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|branchFlag~0 .lut_mask = 16'h0900;
defparam \control0|branchFlag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N22
cycloneive_lcell_comb \control0|branchFlag~1 (
// Equation(s):
// \control0|branchFlag~1_combout  = (\control0|branchFlag~0_combout  & \ir0|ir [15])

	.dataa(gnd),
	.datab(\control0|branchFlag~0_combout ),
	.datac(gnd),
	.datad(\ir0|ir [15]),
	.cin(gnd),
	.combout(\control0|branchFlag~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|branchFlag~1 .lut_mask = 16'hCC00;
defparam \control0|branchFlag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
cycloneive_lcell_comb \ir0|ir~0 (
// Equation(s):
// \ir0|ir~0_combout  = (\reset1~q  & (((!\control0|Mux1~0_combout  & !\control0|Mux1~2_combout )) # (!\control0|branchFlag~1_combout )))

	.dataa(\reset1~q ),
	.datab(\control0|Mux1~0_combout ),
	.datac(\control0|branchFlag~1_combout ),
	.datad(\control0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ir0|ir~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~0 .lut_mask = 16'h0A2A;
defparam \ir0|ir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneive_lcell_comb \ir0|ir~12 (
// Equation(s):
// \ir0|ir~12_combout  = (\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [5]) # (!\ir0|ir~0_combout )

	.dataa(gnd),
	.datab(\ir0|ir~0_combout ),
	.datac(gnd),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\ir0|ir~12_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~12 .lut_mask = 16'hFF33;
defparam \ir0|ir~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N9
dffeas \ir0|ir[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[5] .is_wysiwyg = "true";
defparam \ir0|ir[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N8
cycloneive_lcell_comb \pc0|pc~6 (
// Equation(s):
// \pc0|pc~6_combout  = (\reset1~q  & ((\ir0|ir[5]~2_combout  & ((\jumpAddressCalucurator|jumpAddr[5]~10_combout ))) # (!\ir0|ir[5]~2_combout  & (\pc0|pcPlusOne[5]~10_combout ))))

	.dataa(\reset1~q ),
	.datab(\ir0|ir[5]~2_combout ),
	.datac(\pc0|pcPlusOne[5]~10_combout ),
	.datad(\jumpAddressCalucurator|jumpAddr[5]~10_combout ),
	.cin(gnd),
	.combout(\pc0|pc~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~6 .lut_mask = 16'hA820;
defparam \pc0|pc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N9
dffeas \pc0|pc[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc0|pc[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|pc[5] .is_wysiwyg = "true";
defparam \pc0|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneive_lcell_comb \ir0|ir~11 (
// Equation(s):
// \ir0|ir~11_combout  = (\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [4] & \ir0|ir~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\ir0|ir~0_combout ),
	.cin(gnd),
	.combout(\ir0|ir~11_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~11 .lut_mask = 16'hF000;
defparam \ir0|ir~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N7
dffeas \ir0|ir[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[4] .is_wysiwyg = "true";
defparam \ir0|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N6
cycloneive_lcell_comb \pc0|pc~5 (
// Equation(s):
// \pc0|pc~5_combout  = (\reset1~q  & ((\ir0|ir[5]~2_combout  & ((\jumpAddressCalucurator|jumpAddr[4]~8_combout ))) # (!\ir0|ir[5]~2_combout  & (\pc0|pcPlusOne[4]~8_combout ))))

	.dataa(\reset1~q ),
	.datab(\ir0|ir[5]~2_combout ),
	.datac(\pc0|pcPlusOne[4]~8_combout ),
	.datad(\jumpAddressCalucurator|jumpAddr[4]~8_combout ),
	.cin(gnd),
	.combout(\pc0|pc~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~5 .lut_mask = 16'hA820;
defparam \pc0|pc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N7
dffeas \pc0|pc[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc0|pc[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|pc[4] .is_wysiwyg = "true";
defparam \pc0|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneive_lcell_comb \ir0|ir~15 (
// Equation(s):
// \ir0|ir~15_combout  = (\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [3] & \ir0|ir~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\ir0|ir~0_combout ),
	.cin(gnd),
	.combout(\ir0|ir~15_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~15 .lut_mask = 16'hF000;
defparam \ir0|ir~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N19
dffeas \ir0|ir[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[3] .is_wysiwyg = "true";
defparam \ir0|ir[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N0
cycloneive_lcell_comb \pc0|pc~4 (
// Equation(s):
// \pc0|pc~4_combout  = (\reset1~q  & ((\ir0|ir[5]~2_combout  & (\jumpAddressCalucurator|jumpAddr[3]~6_combout )) # (!\ir0|ir[5]~2_combout  & ((\pc0|pcPlusOne[3]~6_combout )))))

	.dataa(\reset1~q ),
	.datab(\jumpAddressCalucurator|jumpAddr[3]~6_combout ),
	.datac(\ir0|ir[5]~2_combout ),
	.datad(\pc0|pcPlusOne[3]~6_combout ),
	.cin(gnd),
	.combout(\pc0|pc~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~4 .lut_mask = 16'h8A80;
defparam \pc0|pc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N1
dffeas \pc0|pc[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc0|pc[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|pc[3] .is_wysiwyg = "true";
defparam \pc0|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
cycloneive_lcell_comb \ir0|ir~14 (
// Equation(s):
// \ir0|ir~14_combout  = (\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [7]) # (!\ir0|ir~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\ir0|ir~0_combout ),
	.cin(gnd),
	.combout(\ir0|ir~14_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~14 .lut_mask = 16'hF0FF;
defparam \ir0|ir~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N29
dffeas \ir0|ir[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[7] .is_wysiwyg = "true";
defparam \ir0|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
cycloneive_lcell_comb \control0|always0~0 (
// Equation(s):
// \control0|always0~0_combout  = (\ir0|ir [7] & (\control3|p3_opcode~0_combout  & (\ir0|ir [6] & \ir0|ir [5])))

	.dataa(\ir0|ir [7]),
	.datab(\control3|p3_opcode~0_combout ),
	.datac(\ir0|ir [6]),
	.datad(\ir0|ir [5]),
	.cin(gnd),
	.combout(\control0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|always0~0 .lut_mask = 16'h8000;
defparam \control0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cycloneive_lcell_comb \control3|p3_opcode~11 (
// Equation(s):
// \control3|p3_opcode~11_combout  = (!\control0|systemStopped~q  & \ir0|ir [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control0|systemStopped~q ),
	.datad(\ir0|ir [15]),
	.cin(gnd),
	.combout(\control3|p3_opcode~11_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_opcode~11 .lut_mask = 16'h0F00;
defparam \control3|p3_opcode~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cycloneive_lcell_comb \control0|inCount~0 (
// Equation(s):
// \control0|inCount~0_combout  = (\control3|p3_opcode~11_combout  & (\ir0|ir [14] & (!\control0|inCount~q  & \control3|p4_data_input~0_combout )))

	.dataa(\control3|p3_opcode~11_combout ),
	.datab(\ir0|ir [14]),
	.datac(\control0|inCount~q ),
	.datad(\control3|p4_data_input~0_combout ),
	.cin(gnd),
	.combout(\control0|inCount~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|inCount~0 .lut_mask = 16'h0800;
defparam \control0|inCount~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N23
dffeas \control0|inCount (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|inCount~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|inCount~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control0|inCount .is_wysiwyg = "true";
defparam \control0|inCount .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N1
cycloneive_io_ibuf \Exec~input (
	.i(Exec),
	.ibar(gnd),
	.o(\Exec~input_o ));
// synopsys translate_off
defparam \Exec~input .bus_hold = "false";
defparam \Exec~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N14
cycloneive_lcell_comb \exec0~feeder (
// Equation(s):
// \exec0~feeder_combout  = \Exec~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Exec~input_o ),
	.cin(gnd),
	.combout(\exec0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exec0~feeder .lut_mask = 16'hFF00;
defparam \exec0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N15
dffeas exec0(
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\exec0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec0~q ),
	.prn(vcc));
// synopsys translate_off
defparam exec0.is_wysiwyg = "true";
defparam exec0.power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N21
dffeas exec1(
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\exec0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec1~q ),
	.prn(vcc));
// synopsys translate_off
defparam exec1.is_wysiwyg = "true";
defparam exec1.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N6
cycloneive_lcell_comb \control0|exec_pre~0 (
// Equation(s):
// \control0|exec_pre~0_combout  = (\control0|always0~0_combout  & ((\reset1~q  & ((\control0|exec_pre~q ))) # (!\reset1~q  & (!\exec1~q )))) # (!\control0|always0~0_combout  & (!\exec1~q ))

	.dataa(\control0|always0~0_combout ),
	.datab(\exec1~q ),
	.datac(\control0|exec_pre~q ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\control0|exec_pre~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|exec_pre~0 .lut_mask = 16'hB133;
defparam \control0|exec_pre~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N7
dffeas \control0|exec_pre (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|exec_pre~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|exec_pre~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control0|exec_pre .is_wysiwyg = "true";
defparam \control0|exec_pre .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N20
cycloneive_lcell_comb \control0|always0~1 (
// Equation(s):
// \control0|always0~1_combout  = \exec1~q  $ (\control0|exec_pre~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec1~q ),
	.datad(\control0|exec_pre~q ),
	.cin(gnd),
	.combout(\control0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|always0~1 .lut_mask = 16'h0FF0;
defparam \control0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N30
cycloneive_lcell_comb \control0|count[2]~0 (
// Equation(s):
// \control0|count[2]~0_combout  = (\reset1~q  & (!\control0|Equal3~0_combout  & (!\control0|Equal2~4_combout  & \control0|always0~1_combout )))

	.dataa(\reset1~q ),
	.datab(\control0|Equal3~0_combout ),
	.datac(\control0|Equal2~4_combout ),
	.datad(\control0|always0~1_combout ),
	.cin(gnd),
	.combout(\control0|count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[2]~0 .lut_mask = 16'h0200;
defparam \control0|count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N0
cycloneive_lcell_comb \control0|Add0~0 (
// Equation(s):
// \control0|Add0~0_combout  = \control0|count [0] $ (VCC)
// \control0|Add0~1  = CARRY(\control0|count [0])

	.dataa(\control0|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\control0|Add0~0_combout ),
	.cout(\control0|Add0~1 ));
// synopsys translate_off
defparam \control0|Add0~0 .lut_mask = 16'h55AA;
defparam \control0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
cycloneive_lcell_comb \control0|count[0]~16 (
// Equation(s):
// \control0|count[0]~16_combout  = (\reset1~q  & ((\control0|Equal2~4_combout ) # ((\control0|Add0~0_combout  & \control0|count[2]~0_combout )))) # (!\reset1~q  & (\control0|Add0~0_combout  & (\control0|count[2]~0_combout )))

	.dataa(\reset1~q ),
	.datab(\control0|Add0~0_combout ),
	.datac(\control0|count[2]~0_combout ),
	.datad(\control0|Equal2~4_combout ),
	.cin(gnd),
	.combout(\control0|count[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[0]~16 .lut_mask = 16'hEAC0;
defparam \control0|count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N26
cycloneive_lcell_comb \control0|count[0]~17 (
// Equation(s):
// \control0|count[0]~17_combout  = (\control0|count[2]~1_combout  & (\control0|count [0])) # (!\control0|count[2]~1_combout  & ((\control0|count[0]~16_combout )))

	.dataa(gnd),
	.datab(\control0|count[2]~1_combout ),
	.datac(\control0|count [0]),
	.datad(\control0|count[0]~16_combout ),
	.cin(gnd),
	.combout(\control0|count[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[0]~17 .lut_mask = 16'hF3C0;
defparam \control0|count[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N27
dffeas \control0|count[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[0] .is_wysiwyg = "true";
defparam \control0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N2
cycloneive_lcell_comb \control0|Add0~2 (
// Equation(s):
// \control0|Add0~2_combout  = (\control0|count [1] & (!\control0|Add0~1 )) # (!\control0|count [1] & ((\control0|Add0~1 ) # (GND)))
// \control0|Add0~3  = CARRY((!\control0|Add0~1 ) # (!\control0|count [1]))

	.dataa(gnd),
	.datab(\control0|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~1 ),
	.combout(\control0|Add0~2_combout ),
	.cout(\control0|Add0~3 ));
// synopsys translate_off
defparam \control0|Add0~2 .lut_mask = 16'h3C3F;
defparam \control0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N8
cycloneive_lcell_comb \control0|count[1]~15 (
// Equation(s):
// \control0|count[1]~15_combout  = (\control0|count[2]~1_combout  & (((\control0|count [1])))) # (!\control0|count[2]~1_combout  & (\control0|count[2]~0_combout  & (\control0|Add0~2_combout )))

	.dataa(\control0|count[2]~0_combout ),
	.datab(\control0|Add0~2_combout ),
	.datac(\control0|count [1]),
	.datad(\control0|count[2]~1_combout ),
	.cin(gnd),
	.combout(\control0|count[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[1]~15 .lut_mask = 16'hF088;
defparam \control0|count[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N9
dffeas \control0|count[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[1] .is_wysiwyg = "true";
defparam \control0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N4
cycloneive_lcell_comb \control0|Add0~4 (
// Equation(s):
// \control0|Add0~4_combout  = (\control0|count [2] & (\control0|Add0~3  $ (GND))) # (!\control0|count [2] & (!\control0|Add0~3  & VCC))
// \control0|Add0~5  = CARRY((\control0|count [2] & !\control0|Add0~3 ))

	.dataa(gnd),
	.datab(\control0|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~3 ),
	.combout(\control0|Add0~4_combout ),
	.cout(\control0|Add0~5 ));
// synopsys translate_off
defparam \control0|Add0~4 .lut_mask = 16'hC30C;
defparam \control0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
cycloneive_lcell_comb \control0|count[2]~18 (
// Equation(s):
// \control0|count[2]~18_combout  = (\control0|count[2]~1_combout  & (((\control0|count [2])))) # (!\control0|count[2]~1_combout  & (\control0|count[2]~0_combout  & (\control0|Add0~4_combout )))

	.dataa(\control0|count[2]~0_combout ),
	.datab(\control0|Add0~4_combout ),
	.datac(\control0|count [2]),
	.datad(\control0|count[2]~1_combout ),
	.cin(gnd),
	.combout(\control0|count[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[2]~18 .lut_mask = 16'hF088;
defparam \control0|count[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N13
dffeas \control0|count[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[2] .is_wysiwyg = "true";
defparam \control0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N10
cycloneive_lcell_comb \control0|Equal2~4 (
// Equation(s):
// \control0|Equal2~4_combout  = (\control0|Equal2~3_combout  & (!\control0|count [2] & (!\control0|count [1] & !\control0|count [0])))

	.dataa(\control0|Equal2~3_combout ),
	.datab(\control0|count [2]),
	.datac(\control0|count [1]),
	.datad(\control0|count [0]),
	.cin(gnd),
	.combout(\control0|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Equal2~4 .lut_mask = 16'h0002;
defparam \control0|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N0
cycloneive_lcell_comb \control0|count[2]~1 (
// Equation(s):
// \control0|count[2]~1_combout  = (\reset1~q  & ((\control0|always0~0_combout ) # ((\control0|always0~1_combout  & \control0|Equal2~4_combout ))))

	.dataa(\control0|always0~0_combout ),
	.datab(\control0|always0~1_combout ),
	.datac(\control0|Equal2~4_combout ),
	.datad(\reset1~q ),
	.cin(gnd),
	.combout(\control0|count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[2]~1 .lut_mask = 16'hEA00;
defparam \control0|count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N6
cycloneive_lcell_comb \control0|Add0~6 (
// Equation(s):
// \control0|Add0~6_combout  = (\control0|count [3] & (!\control0|Add0~5 )) # (!\control0|count [3] & ((\control0|Add0~5 ) # (GND)))
// \control0|Add0~7  = CARRY((!\control0|Add0~5 ) # (!\control0|count [3]))

	.dataa(\control0|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~5 ),
	.combout(\control0|Add0~6_combout ),
	.cout(\control0|Add0~7 ));
// synopsys translate_off
defparam \control0|Add0~6 .lut_mask = 16'h5A5F;
defparam \control0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
cycloneive_lcell_comb \control0|count[3]~2 (
// Equation(s):
// \control0|count[3]~2_combout  = (\control0|count[2]~1_combout  & (((\control0|count [3])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~6_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~6_combout ),
	.datac(\control0|count [3]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[3]~2 .lut_mask = 16'hE4A0;
defparam \control0|count[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N17
dffeas \control0|count[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[3] .is_wysiwyg = "true";
defparam \control0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N8
cycloneive_lcell_comb \control0|Add0~8 (
// Equation(s):
// \control0|Add0~8_combout  = (\control0|count [4] & (\control0|Add0~7  $ (GND))) # (!\control0|count [4] & (!\control0|Add0~7  & VCC))
// \control0|Add0~9  = CARRY((\control0|count [4] & !\control0|Add0~7 ))

	.dataa(\control0|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~7 ),
	.combout(\control0|Add0~8_combout ),
	.cout(\control0|Add0~9 ));
// synopsys translate_off
defparam \control0|Add0~8 .lut_mask = 16'hA50A;
defparam \control0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
cycloneive_lcell_comb \control0|count[4]~3 (
// Equation(s):
// \control0|count[4]~3_combout  = (\control0|count[2]~1_combout  & (((\control0|count [4])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~8_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~8_combout ),
	.datac(\control0|count [4]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[4]~3 .lut_mask = 16'hE4A0;
defparam \control0|count[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N3
dffeas \control0|count[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[4] .is_wysiwyg = "true";
defparam \control0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N10
cycloneive_lcell_comb \control0|Add0~10 (
// Equation(s):
// \control0|Add0~10_combout  = (\control0|count [5] & (!\control0|Add0~9 )) # (!\control0|count [5] & ((\control0|Add0~9 ) # (GND)))
// \control0|Add0~11  = CARRY((!\control0|Add0~9 ) # (!\control0|count [5]))

	.dataa(\control0|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~9 ),
	.combout(\control0|Add0~10_combout ),
	.cout(\control0|Add0~11 ));
// synopsys translate_off
defparam \control0|Add0~10 .lut_mask = 16'h5A5F;
defparam \control0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
cycloneive_lcell_comb \control0|count[5]~4 (
// Equation(s):
// \control0|count[5]~4_combout  = (\control0|count[2]~1_combout  & (((\control0|count [5])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~10_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~10_combout ),
	.datac(\control0|count [5]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[5]~4 .lut_mask = 16'hE4A0;
defparam \control0|count[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N13
dffeas \control0|count[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[5] .is_wysiwyg = "true";
defparam \control0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N12
cycloneive_lcell_comb \control0|Add0~12 (
// Equation(s):
// \control0|Add0~12_combout  = (\control0|count [6] & (\control0|Add0~11  $ (GND))) # (!\control0|count [6] & (!\control0|Add0~11  & VCC))
// \control0|Add0~13  = CARRY((\control0|count [6] & !\control0|Add0~11 ))

	.dataa(gnd),
	.datab(\control0|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~11 ),
	.combout(\control0|Add0~12_combout ),
	.cout(\control0|Add0~13 ));
// synopsys translate_off
defparam \control0|Add0~12 .lut_mask = 16'hC30C;
defparam \control0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N6
cycloneive_lcell_comb \control0|count[6]~5 (
// Equation(s):
// \control0|count[6]~5_combout  = (\control0|count[2]~1_combout  & (((\control0|count [6])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~12_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~12_combout ),
	.datac(\control0|count [6]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[6]~5 .lut_mask = 16'hE4A0;
defparam \control0|count[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N7
dffeas \control0|count[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[6] .is_wysiwyg = "true";
defparam \control0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N14
cycloneive_lcell_comb \control0|Add0~14 (
// Equation(s):
// \control0|Add0~14_combout  = (\control0|count [7] & (!\control0|Add0~13 )) # (!\control0|count [7] & ((\control0|Add0~13 ) # (GND)))
// \control0|Add0~15  = CARRY((!\control0|Add0~13 ) # (!\control0|count [7]))

	.dataa(gnd),
	.datab(\control0|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~13 ),
	.combout(\control0|Add0~14_combout ),
	.cout(\control0|Add0~15 ));
// synopsys translate_off
defparam \control0|Add0~14 .lut_mask = 16'h3C3F;
defparam \control0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneive_lcell_comb \control0|count[7]~6 (
// Equation(s):
// \control0|count[7]~6_combout  = (\control0|count[2]~1_combout  & (((\control0|count [7])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~14_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~14_combout ),
	.datac(\control0|count [7]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[7]~6 .lut_mask = 16'hE4A0;
defparam \control0|count[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N19
dffeas \control0|count[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[7] .is_wysiwyg = "true";
defparam \control0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N16
cycloneive_lcell_comb \control0|Add0~16 (
// Equation(s):
// \control0|Add0~16_combout  = (\control0|count [8] & (\control0|Add0~15  $ (GND))) # (!\control0|count [8] & (!\control0|Add0~15  & VCC))
// \control0|Add0~17  = CARRY((\control0|count [8] & !\control0|Add0~15 ))

	.dataa(gnd),
	.datab(\control0|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~15 ),
	.combout(\control0|Add0~16_combout ),
	.cout(\control0|Add0~17 ));
// synopsys translate_off
defparam \control0|Add0~16 .lut_mask = 16'hC30C;
defparam \control0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N20
cycloneive_lcell_comb \control0|count[8]~7 (
// Equation(s):
// \control0|count[8]~7_combout  = (\control0|count[2]~1_combout  & (((\control0|count [8])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~16_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~16_combout ),
	.datac(\control0|count [8]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[8]~7 .lut_mask = 16'hE4A0;
defparam \control0|count[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N21
dffeas \control0|count[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[8] .is_wysiwyg = "true";
defparam \control0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N18
cycloneive_lcell_comb \control0|Add0~18 (
// Equation(s):
// \control0|Add0~18_combout  = (\control0|count [9] & (!\control0|Add0~17 )) # (!\control0|count [9] & ((\control0|Add0~17 ) # (GND)))
// \control0|Add0~19  = CARRY((!\control0|Add0~17 ) # (!\control0|count [9]))

	.dataa(gnd),
	.datab(\control0|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~17 ),
	.combout(\control0|Add0~18_combout ),
	.cout(\control0|Add0~19 ));
// synopsys translate_off
defparam \control0|Add0~18 .lut_mask = 16'h3C3F;
defparam \control0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneive_lcell_comb \control0|count[9]~8 (
// Equation(s):
// \control0|count[9]~8_combout  = (\control0|count[2]~1_combout  & (((\control0|count [9])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~18_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~18_combout ),
	.datac(\control0|count [9]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[9]~8 .lut_mask = 16'hE4A0;
defparam \control0|count[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N23
dffeas \control0|count[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[9]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[9] .is_wysiwyg = "true";
defparam \control0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N20
cycloneive_lcell_comb \control0|Add0~20 (
// Equation(s):
// \control0|Add0~20_combout  = (\control0|count [10] & (\control0|Add0~19  $ (GND))) # (!\control0|count [10] & (!\control0|Add0~19  & VCC))
// \control0|Add0~21  = CARRY((\control0|count [10] & !\control0|Add0~19 ))

	.dataa(gnd),
	.datab(\control0|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~19 ),
	.combout(\control0|Add0~20_combout ),
	.cout(\control0|Add0~21 ));
// synopsys translate_off
defparam \control0|Add0~20 .lut_mask = 16'hC30C;
defparam \control0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cycloneive_lcell_comb \control0|count[10]~9 (
// Equation(s):
// \control0|count[10]~9_combout  = (\control0|count[2]~1_combout  & (((\control0|count [10])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~20_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~20_combout ),
	.datac(\control0|count [10]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[10]~9 .lut_mask = 16'hE4A0;
defparam \control0|count[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N25
dffeas \control0|count[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[10]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[10] .is_wysiwyg = "true";
defparam \control0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N10
cycloneive_lcell_comb \control0|Equal2~1 (
// Equation(s):
// \control0|Equal2~1_combout  = (!\control0|count [8] & (!\control0|count [10] & (!\control0|count [9] & !\control0|count [7])))

	.dataa(\control0|count [8]),
	.datab(\control0|count [10]),
	.datac(\control0|count [9]),
	.datad(\control0|count [7]),
	.cin(gnd),
	.combout(\control0|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Equal2~1 .lut_mask = 16'h0001;
defparam \control0|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N22
cycloneive_lcell_comb \control0|Add0~22 (
// Equation(s):
// \control0|Add0~22_combout  = (\control0|count [11] & (!\control0|Add0~21 )) # (!\control0|count [11] & ((\control0|Add0~21 ) # (GND)))
// \control0|Add0~23  = CARRY((!\control0|Add0~21 ) # (!\control0|count [11]))

	.dataa(gnd),
	.datab(\control0|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~21 ),
	.combout(\control0|Add0~22_combout ),
	.cout(\control0|Add0~23 ));
// synopsys translate_off
defparam \control0|Add0~22 .lut_mask = 16'h3C3F;
defparam \control0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneive_lcell_comb \control0|count[11]~10 (
// Equation(s):
// \control0|count[11]~10_combout  = (\control0|count[2]~1_combout  & (((\control0|count [11])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~22_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~22_combout ),
	.datac(\control0|count [11]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[11]~10 .lut_mask = 16'hE4A0;
defparam \control0|count[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N5
dffeas \control0|count[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[11]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[11] .is_wysiwyg = "true";
defparam \control0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N24
cycloneive_lcell_comb \control0|Add0~24 (
// Equation(s):
// \control0|Add0~24_combout  = (\control0|count [12] & (\control0|Add0~23  $ (GND))) # (!\control0|count [12] & (!\control0|Add0~23  & VCC))
// \control0|Add0~25  = CARRY((\control0|count [12] & !\control0|Add0~23 ))

	.dataa(gnd),
	.datab(\control0|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~23 ),
	.combout(\control0|Add0~24_combout ),
	.cout(\control0|Add0~25 ));
// synopsys translate_off
defparam \control0|Add0~24 .lut_mask = 16'hC30C;
defparam \control0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneive_lcell_comb \control0|count[12]~11 (
// Equation(s):
// \control0|count[12]~11_combout  = (\control0|count[2]~1_combout  & (((\control0|count [12])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~24_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~24_combout ),
	.datac(\control0|count [12]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[12]~11 .lut_mask = 16'hE4A0;
defparam \control0|count[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N31
dffeas \control0|count[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[12]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[12] .is_wysiwyg = "true";
defparam \control0|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N26
cycloneive_lcell_comb \control0|Add0~26 (
// Equation(s):
// \control0|Add0~26_combout  = (\control0|count [13] & (!\control0|Add0~25 )) # (!\control0|count [13] & ((\control0|Add0~25 ) # (GND)))
// \control0|Add0~27  = CARRY((!\control0|Add0~25 ) # (!\control0|count [13]))

	.dataa(\control0|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~25 ),
	.combout(\control0|Add0~26_combout ),
	.cout(\control0|Add0~27 ));
// synopsys translate_off
defparam \control0|Add0~26 .lut_mask = 16'h5A5F;
defparam \control0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneive_lcell_comb \control0|count[13]~12 (
// Equation(s):
// \control0|count[13]~12_combout  = (\control0|count[2]~1_combout  & (((\control0|count [13])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~26_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~26_combout ),
	.datac(\control0|count [13]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[13]~12 .lut_mask = 16'hE4A0;
defparam \control0|count[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N1
dffeas \control0|count[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[13] .is_wysiwyg = "true";
defparam \control0|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N28
cycloneive_lcell_comb \control0|Add0~28 (
// Equation(s):
// \control0|Add0~28_combout  = (\control0|count [14] & (\control0|Add0~27  $ (GND))) # (!\control0|count [14] & (!\control0|Add0~27  & VCC))
// \control0|Add0~29  = CARRY((\control0|count [14] & !\control0|Add0~27 ))

	.dataa(\control0|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\control0|Add0~27 ),
	.combout(\control0|Add0~28_combout ),
	.cout(\control0|Add0~29 ));
// synopsys translate_off
defparam \control0|Add0~28 .lut_mask = 16'hA50A;
defparam \control0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
cycloneive_lcell_comb \control0|count[14]~13 (
// Equation(s):
// \control0|count[14]~13_combout  = (\control0|count[2]~1_combout  & (((\control0|count [14])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~28_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~28_combout ),
	.datac(\control0|count [14]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[14]~13 .lut_mask = 16'hE4A0;
defparam \control0|count[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y26_N27
dffeas \control0|count[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[14]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[14] .is_wysiwyg = "true";
defparam \control0|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneive_lcell_comb \control0|Equal2~2 (
// Equation(s):
// \control0|Equal2~2_combout  = (!\control0|count [14] & (!\control0|count [11] & (!\control0|count [12] & !\control0|count [13])))

	.dataa(\control0|count [14]),
	.datab(\control0|count [11]),
	.datac(\control0|count [12]),
	.datad(\control0|count [13]),
	.cin(gnd),
	.combout(\control0|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Equal2~2 .lut_mask = 16'h0001;
defparam \control0|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneive_lcell_comb \control0|Equal2~0 (
// Equation(s):
// \control0|Equal2~0_combout  = (!\control0|count [6] & (!\control0|count [4] & (!\control0|count [5] & !\control0|count [3])))

	.dataa(\control0|count [6]),
	.datab(\control0|count [4]),
	.datac(\control0|count [5]),
	.datad(\control0|count [3]),
	.cin(gnd),
	.combout(\control0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Equal2~0 .lut_mask = 16'h0001;
defparam \control0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N30
cycloneive_lcell_comb \control0|Add0~30 (
// Equation(s):
// \control0|Add0~30_combout  = \control0|Add0~29  $ (\control0|count [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control0|count [15]),
	.cin(\control0|Add0~29 ),
	.combout(\control0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Add0~30 .lut_mask = 16'h0FF0;
defparam \control0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N8
cycloneive_lcell_comb \control0|count[15]~14 (
// Equation(s):
// \control0|count[15]~14_combout  = (\control0|count[2]~1_combout  & (((\control0|count [15])))) # (!\control0|count[2]~1_combout  & (\control0|Add0~30_combout  & ((\control0|count[2]~0_combout ))))

	.dataa(\control0|count[2]~1_combout ),
	.datab(\control0|Add0~30_combout ),
	.datac(\control0|count [15]),
	.datad(\control0|count[2]~0_combout ),
	.cin(gnd),
	.combout(\control0|count[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \control0|count[15]~14 .lut_mask = 16'hE4A0;
defparam \control0|count[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N9
dffeas \control0|count[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|count[15]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|count[15] .is_wysiwyg = "true";
defparam \control0|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N14
cycloneive_lcell_comb \control0|Equal2~3 (
// Equation(s):
// \control0|Equal2~3_combout  = (\control0|Equal2~1_combout  & (\control0|Equal2~2_combout  & (\control0|Equal2~0_combout  & !\control0|count [15])))

	.dataa(\control0|Equal2~1_combout ),
	.datab(\control0|Equal2~2_combout ),
	.datac(\control0|Equal2~0_combout ),
	.datad(\control0|count [15]),
	.cin(gnd),
	.combout(\control0|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Equal2~3 .lut_mask = 16'h0080;
defparam \control0|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N18
cycloneive_lcell_comb \control0|Equal3~0 (
// Equation(s):
// \control0|Equal3~0_combout  = (\control0|Equal2~3_combout  & (\control0|count [2] & (\control0|count [1] & \control0|count [0])))

	.dataa(\control0|Equal2~3_combout ),
	.datab(\control0|count [2]),
	.datac(\control0|count [1]),
	.datad(\control0|count [0]),
	.cin(gnd),
	.combout(\control0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Equal3~0 .lut_mask = 16'h8000;
defparam \control0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
cycloneive_lcell_comb \control0|systemStopped~0 (
// Equation(s):
// \control0|systemStopped~0_combout  = (\control0|Equal3~0_combout  & (!\exec1~q  & \control0|exec_pre~q ))

	.dataa(gnd),
	.datab(\control0|Equal3~0_combout ),
	.datac(\exec1~q ),
	.datad(\control0|exec_pre~q ),
	.cin(gnd),
	.combout(\control0|systemStopped~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|systemStopped~0 .lut_mask = 16'h0C00;
defparam \control0|systemStopped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneive_lcell_comb \control0|systemStopped~1 (
// Equation(s):
// \control0|systemStopped~1_combout  = (\control0|always0~0_combout ) # ((\control0|systemStopped~q  & ((!\control0|systemStopped~0_combout ))) # (!\control0|systemStopped~q  & ((\control0|inCount~q ) # (\control0|systemStopped~0_combout ))))

	.dataa(\control0|always0~0_combout ),
	.datab(\control0|inCount~q ),
	.datac(\control0|systemStopped~q ),
	.datad(\control0|systemStopped~0_combout ),
	.cin(gnd),
	.combout(\control0|systemStopped~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|systemStopped~1 .lut_mask = 16'hAFFE;
defparam \control0|systemStopped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N17
dffeas \control0|systemStopped (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control0|systemStopped~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|systemStopped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control0|systemStopped .is_wysiwyg = "true";
defparam \control0|systemStopped .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
cycloneive_lcell_comb \pc2|register[14]~0 (
// Equation(s):
// \pc2|register[14]~0_combout  = (\control0|branchFlag~0_combout  & ((\control0|Mux1~2_combout ) # (\control0|Mux1~0_combout )))

	.dataa(\control0|Mux1~2_combout ),
	.datab(\control0|Mux1~0_combout ),
	.datac(gnd),
	.datad(\control0|branchFlag~0_combout ),
	.cin(gnd),
	.combout(\pc2|register[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc2|register[14]~0 .lut_mask = 16'hEE00;
defparam \pc2|register[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
cycloneive_lcell_comb \pc2|register[14]~1 (
// Equation(s):
// \pc2|register[14]~1_combout  = (((\pc2|register[14]~0_combout  & \ir0|ir [15])) # (!\control0|systemStopped~q )) # (!\reset1~q )

	.dataa(\reset1~q ),
	.datab(\control0|systemStopped~q ),
	.datac(\pc2|register[14]~0_combout ),
	.datad(\ir0|ir [15]),
	.cin(gnd),
	.combout(\pc2|register[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc2|register[14]~1 .lut_mask = 16'hF777;
defparam \pc2|register[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N29
dffeas \pc2|register[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2|register[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc2|register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2|register[2] .is_wysiwyg = "true";
defparam \pc2|register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N12
cycloneive_lcell_comb \pc0|pc~3 (
// Equation(s):
// \pc0|pc~3_combout  = (\reset1~q  & ((\ir0|ir[5]~2_combout  & ((\jumpAddressCalucurator|jumpAddr[2]~4_combout ))) # (!\ir0|ir[5]~2_combout  & (\pc0|pcPlusOne[2]~4_combout ))))

	.dataa(\reset1~q ),
	.datab(\ir0|ir[5]~2_combout ),
	.datac(\pc0|pcPlusOne[2]~4_combout ),
	.datad(\jumpAddressCalucurator|jumpAddr[2]~4_combout ),
	.cin(gnd),
	.combout(\pc0|pc~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~3 .lut_mask = 16'hA820;
defparam \pc0|pc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N13
dffeas \pc0|pc[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc0|pc[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|pc[2] .is_wysiwyg = "true";
defparam \pc0|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneive_lcell_comb \ir0|ir~8 (
// Equation(s):
// \ir0|ir~8_combout  = (\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [10] & \ir0|ir~0_combout )

	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(\ir0|ir~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir0|ir~8_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~8 .lut_mask = 16'hC0C0;
defparam \ir0|ir~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N5
dffeas \ir0|ir[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[10] .is_wysiwyg = "true";
defparam \ir0|ir[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cycloneive_lcell_comb \szcv[2]~9 (
// Equation(s):
// \szcv[2]~9_combout  = (!\control3|p3_alu_shif_ar~q  & (!\control3|p3_alu_shif~q  & (!\alu0|Mux8~2_combout  & !\alu0|Mux9~2_combout )))

	.dataa(\control3|p3_alu_shif_ar~q ),
	.datab(\control3|p3_alu_shif~q ),
	.datac(\alu0|Mux8~2_combout ),
	.datad(\alu0|Mux9~2_combout ),
	.cin(gnd),
	.combout(\szcv[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~9 .lut_mask = 16'h0001;
defparam \szcv[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cycloneive_lcell_comb \szcv[2]~10 (
// Equation(s):
// \szcv[2]~10_combout  = (!\alu0|Mux6~2_combout  & (\szcv[2]~9_combout  & !\alu0|Mux2~2_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux6~2_combout ),
	.datac(\szcv[2]~9_combout ),
	.datad(\alu0|Mux2~2_combout ),
	.cin(gnd),
	.combout(\szcv[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~10 .lut_mask = 16'h0030;
defparam \szcv[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
cycloneive_lcell_comb \szcv[2]~6 (
// Equation(s):
// \szcv[2]~6_combout  = (!\alu0|Add0~25_combout  & (!\alu0|Add0~23_combout  & !\alu0|Add0~21_combout ))

	.dataa(gnd),
	.datab(\alu0|Add0~25_combout ),
	.datac(\alu0|Add0~23_combout ),
	.datad(\alu0|Add0~21_combout ),
	.cin(gnd),
	.combout(\szcv[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~6 .lut_mask = 16'h0003;
defparam \szcv[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cycloneive_lcell_comb \szcv[2]~7 (
// Equation(s):
// \szcv[2]~7_combout  = (!\alu0|Add0~39_combout  & (\szcv[2]~6_combout  & (!\alu0|Add0~27_combout  & !\alu0|Add0~29_combout )))

	.dataa(\alu0|Add0~39_combout ),
	.datab(\szcv[2]~6_combout ),
	.datac(\alu0|Add0~27_combout ),
	.datad(\alu0|Add0~29_combout ),
	.cin(gnd),
	.combout(\szcv[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~7 .lut_mask = 16'h0004;
defparam \szcv[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneive_lcell_comb \szcv[2]~2 (
// Equation(s):
// \szcv[2]~2_combout  = (!\alu0|Mux12~1_combout  & (!\alu0|Mux14~1_combout  & (!\alu0|Mux13~1_combout  & !\alu0|Mux7~1_combout )))

	.dataa(\alu0|Mux12~1_combout ),
	.datab(\alu0|Mux14~1_combout ),
	.datac(\alu0|Mux13~1_combout ),
	.datad(\alu0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\szcv[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~2 .lut_mask = 16'h0001;
defparam \szcv[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cycloneive_lcell_comb \szcv[2]~0 (
// Equation(s):
// \szcv[2]~0_combout  = (!\alu0|Mux3~1_combout  & (!\alu0|Mux5~1_combout  & (!\alu0|Mux4~1_combout  & !\alu0|Mux11~1_combout )))

	.dataa(\alu0|Mux3~1_combout ),
	.datab(\alu0|Mux5~1_combout ),
	.datac(\alu0|Mux4~1_combout ),
	.datad(\alu0|Mux11~1_combout ),
	.cin(gnd),
	.combout(\szcv[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~0 .lut_mask = 16'h0001;
defparam \szcv[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneive_lcell_comb \szcv[2]~1 (
// Equation(s):
// \szcv[2]~1_combout  = (\szcv[2]~0_combout  & (!\alu0|Mux10~2_combout  & !\alu0|Mux10~4_combout ))

	.dataa(\szcv[2]~0_combout ),
	.datab(gnd),
	.datac(\alu0|Mux10~2_combout ),
	.datad(\alu0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\szcv[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~1 .lut_mask = 16'h000A;
defparam \szcv[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneive_lcell_comb \szcv[2]~3 (
// Equation(s):
// \szcv[2]~3_combout  = (\szcv[2]~2_combout  & (!\alu0|Mux16~1_combout  & (!\alu0|Mux15~1_combout  & \szcv[2]~1_combout )))

	.dataa(\szcv[2]~2_combout ),
	.datab(\alu0|Mux16~1_combout ),
	.datac(\alu0|Mux15~1_combout ),
	.datad(\szcv[2]~1_combout ),
	.cin(gnd),
	.combout(\szcv[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~3 .lut_mask = 16'h0200;
defparam \szcv[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneive_lcell_comb \szcv[2]~4 (
// Equation(s):
// \szcv[2]~4_combout  = (!\alu0|Add0~43_combout  & (!\alu0|Add0~31_combout  & (!\alu0|Add0~45_combout  & !\alu0|Add0~47_combout )))

	.dataa(\alu0|Add0~43_combout ),
	.datab(\alu0|Add0~31_combout ),
	.datac(\alu0|Add0~45_combout ),
	.datad(\alu0|Add0~47_combout ),
	.cin(gnd),
	.combout(\szcv[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~4 .lut_mask = 16'h0001;
defparam \szcv[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneive_lcell_comb \szcv[2]~5 (
// Equation(s):
// \szcv[2]~5_combout  = (\alu0|Mux10~2_combout  & (!\alu0|Add0~33_combout  & \szcv[2]~4_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux10~2_combout ),
	.datac(\alu0|Add0~33_combout ),
	.datad(\szcv[2]~4_combout ),
	.cin(gnd),
	.combout(\szcv[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~5 .lut_mask = 16'h0C00;
defparam \szcv[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneive_lcell_comb \szcv[2]~8 (
// Equation(s):
// \szcv[2]~8_combout  = (\szcv[2]~3_combout ) # ((\control3|p3_opcode [3]) # ((\szcv[2]~7_combout  & \szcv[2]~5_combout )))

	.dataa(\szcv[2]~7_combout ),
	.datab(\szcv[2]~3_combout ),
	.datac(\szcv[2]~5_combout ),
	.datad(\control3|p3_opcode [3]),
	.cin(gnd),
	.combout(\szcv[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~8 .lut_mask = 16'hFFEC;
defparam \szcv[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cycloneive_lcell_comb \szcv[2]~22 (
// Equation(s):
// \szcv[2]~22_combout  = (!\aluSourceAR_src[12]~7_combout  & (!\aluSourceAR_src[14]~3_combout  & (!\aluSourceAR_src[15]~1_combout  & !\aluSourceAR_src[13]~5_combout )))

	.dataa(\aluSourceAR_src[12]~7_combout ),
	.datab(\aluSourceAR_src[14]~3_combout ),
	.datac(\aluSourceAR_src[15]~1_combout ),
	.datad(\aluSourceAR_src[13]~5_combout ),
	.cin(gnd),
	.combout(\szcv[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~22 .lut_mask = 16'h0001;
defparam \szcv[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneive_lcell_comb \szcv[2]~24 (
// Equation(s):
// \szcv[2]~24_combout  = (!\aluSourceAR_src[4]~23_combout  & (!\aluSourceAR_src[5]~21_combout  & (!\aluSourceAR_src[7]~17_combout  & !\aluSourceAR_src[6]~19_combout )))

	.dataa(\aluSourceAR_src[4]~23_combout ),
	.datab(\aluSourceAR_src[5]~21_combout ),
	.datac(\aluSourceAR_src[7]~17_combout ),
	.datad(\aluSourceAR_src[6]~19_combout ),
	.cin(gnd),
	.combout(\szcv[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~24 .lut_mask = 16'h0001;
defparam \szcv[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cycloneive_lcell_comb \szcv[2]~25 (
// Equation(s):
// \szcv[2]~25_combout  = (!\aluSourceAR_src[1]~29_combout  & (!\aluSourceAR_src[0]~30_combout  & !\aluSourceAR_src[0]~31_combout ))

	.dataa(gnd),
	.datab(\aluSourceAR_src[1]~29_combout ),
	.datac(\aluSourceAR_src[0]~30_combout ),
	.datad(\aluSourceAR_src[0]~31_combout ),
	.cin(gnd),
	.combout(\szcv[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~25 .lut_mask = 16'h0003;
defparam \szcv[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
cycloneive_lcell_comb \szcv[2]~26 (
// Equation(s):
// \szcv[2]~26_combout  = (\szcv[2]~24_combout  & (\szcv[2]~25_combout  & (!\aluSourceAR_src[3]~25_combout  & !\aluSourceAR_src[2]~27_combout )))

	.dataa(\szcv[2]~24_combout ),
	.datab(\szcv[2]~25_combout ),
	.datac(\aluSourceAR_src[3]~25_combout ),
	.datad(\aluSourceAR_src[2]~27_combout ),
	.cin(gnd),
	.combout(\szcv[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~26 .lut_mask = 16'h0008;
defparam \szcv[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneive_lcell_comb \szcv[2]~23 (
// Equation(s):
// \szcv[2]~23_combout  = (!\aluSourceAR_src[8]~15_combout  & (!\aluSourceAR_src[11]~9_combout  & (!\aluSourceAR_src[9]~13_combout  & !\aluSourceAR_src[10]~11_combout )))

	.dataa(\aluSourceAR_src[8]~15_combout ),
	.datab(\aluSourceAR_src[11]~9_combout ),
	.datac(\aluSourceAR_src[9]~13_combout ),
	.datad(\aluSourceAR_src[10]~11_combout ),
	.cin(gnd),
	.combout(\szcv[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~23 .lut_mask = 16'h0001;
defparam \szcv[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneive_lcell_comb \szcv[2]~27 (
// Equation(s):
// \szcv[2]~27_combout  = (\szcv[2]~22_combout  & (\szcv[2]~26_combout  & (\control3|p3_alu_shif_ar~q  & \szcv[2]~23_combout )))

	.dataa(\szcv[2]~22_combout ),
	.datab(\szcv[2]~26_combout ),
	.datac(\control3|p3_alu_shif_ar~q ),
	.datad(\szcv[2]~23_combout ),
	.cin(gnd),
	.combout(\szcv[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~27 .lut_mask = 16'h8000;
defparam \szcv[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cycloneive_lcell_comb \szcv[2]~11 (
// Equation(s):
// \szcv[2]~11_combout  = (((!\aluSourceBR[0]~33_combout  & !\aluSourceBR[1]~30_combout )) # (!\shifter0|Mux18~0_combout )) # (!\shifter0|Mux28~1_combout )

	.dataa(\aluSourceBR[0]~33_combout ),
	.datab(\aluSourceBR[1]~30_combout ),
	.datac(\shifter0|Mux28~1_combout ),
	.datad(\shifter0|Mux18~0_combout ),
	.cin(gnd),
	.combout(\szcv[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~11 .lut_mask = 16'h1FFF;
defparam \szcv[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
cycloneive_lcell_comb \szcv[2]~19 (
// Equation(s):
// \szcv[2]~19_combout  = (\shifter0|Mux22~1_combout ) # ((!\shifter0|Mux28~1_combout  & ((\shifter0|Mux28~5_combout ) # (\shifter0|Mux29~3_combout ))))

	.dataa(\shifter0|Mux28~1_combout ),
	.datab(\shifter0|Mux28~5_combout ),
	.datac(\shifter0|Mux29~3_combout ),
	.datad(\shifter0|Mux22~1_combout ),
	.cin(gnd),
	.combout(\szcv[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~19 .lut_mask = 16'hFF54;
defparam \szcv[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cycloneive_lcell_comb \szcv[2]~16 (
// Equation(s):
// \szcv[2]~16_combout  = (\shifter0|Mux18~9_combout ) # ((\aluSourceBR[2]~28_combout  & \shifter0|Mux26~0_combout ))

	.dataa(\aluSourceBR[2]~28_combout ),
	.datab(gnd),
	.datac(\shifter0|Mux18~9_combout ),
	.datad(\shifter0|Mux26~0_combout ),
	.cin(gnd),
	.combout(\szcv[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~16 .lut_mask = 16'hFAF0;
defparam \szcv[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cycloneive_lcell_comb \szcv[2]~17 (
// Equation(s):
// \szcv[2]~17_combout  = (\shifter0|Mux17~3_combout ) # ((\szcv[2]~16_combout ) # ((!\shifter0|Mux26~0_combout  & \shifter0|Mux26~6_combout )))

	.dataa(\shifter0|Mux26~0_combout ),
	.datab(\shifter0|Mux26~6_combout ),
	.datac(\shifter0|Mux17~3_combout ),
	.datad(\szcv[2]~16_combout ),
	.cin(gnd),
	.combout(\szcv[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~17 .lut_mask = 16'hFFF4;
defparam \szcv[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cycloneive_lcell_comb \szcv[2]~15 (
// Equation(s):
// \szcv[2]~15_combout  = (!\control3|p3_opcode [2] & (\shifter0|Mux27~3_combout  & \control3|p3_opcode [3]))

	.dataa(\control3|p3_opcode [2]),
	.datab(\shifter0|Mux27~3_combout ),
	.datac(gnd),
	.datad(\control3|p3_opcode [3]),
	.cin(gnd),
	.combout(\szcv[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~15 .lut_mask = 16'h4400;
defparam \szcv[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cycloneive_lcell_comb \szcv[2]~18 (
// Equation(s):
// \szcv[2]~18_combout  = (\szcv[2]~17_combout  & (!\shifter0|Mux18~0_combout  & ((\shifter0|Mux26~0_combout ) # (!\szcv[2]~15_combout )))) # (!\szcv[2]~17_combout  & ((\shifter0|Mux26~0_combout ) # ((!\szcv[2]~15_combout ))))

	.dataa(\szcv[2]~17_combout ),
	.datab(\shifter0|Mux26~0_combout ),
	.datac(\szcv[2]~15_combout ),
	.datad(\shifter0|Mux18~0_combout ),
	.cin(gnd),
	.combout(\szcv[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~18 .lut_mask = 16'h45CF;
defparam \szcv[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
cycloneive_lcell_comb \szcv[2]~20 (
// Equation(s):
// \szcv[2]~20_combout  = (\szcv[2]~18_combout  & (!\control3|p3_alu_shif_ar~q  & ((!\shifter0|Mux18~0_combout ) # (!\szcv[2]~19_combout ))))

	.dataa(\szcv[2]~19_combout ),
	.datab(\szcv[2]~18_combout ),
	.datac(\control3|p3_alu_shif_ar~q ),
	.datad(\shifter0|Mux18~0_combout ),
	.cin(gnd),
	.combout(\szcv[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~20 .lut_mask = 16'h040C;
defparam \szcv[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cycloneive_lcell_comb \shifter0|Mux26~1 (
// Equation(s):
// \shifter0|Mux26~1_combout  = (!\control3|p3_opcode [2] & (\shifter0|Mux26~0_combout  & (\aluSourceBR[3]~26_combout  & \control3|p3_opcode [3])))

	.dataa(\control3|p3_opcode [2]),
	.datab(\shifter0|Mux26~0_combout ),
	.datac(\aluSourceBR[3]~26_combout ),
	.datad(\control3|p3_opcode [3]),
	.cin(gnd),
	.combout(\shifter0|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter0|Mux26~1 .lut_mask = 16'h4000;
defparam \shifter0|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneive_lcell_comb \szcv[2]~12 (
// Equation(s):
// \szcv[2]~12_combout  = (\shifter0|Mux23~3_combout ) # ((\shifter0|Mux21~1_combout ) # (\shifter0|Mux24~5_combout ))

	.dataa(\shifter0|Mux23~3_combout ),
	.datab(gnd),
	.datac(\shifter0|Mux21~1_combout ),
	.datad(\shifter0|Mux24~5_combout ),
	.cin(gnd),
	.combout(\szcv[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~12 .lut_mask = 16'hFFFA;
defparam \szcv[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cycloneive_lcell_comb \szcv[2]~13 (
// Equation(s):
// \szcv[2]~13_combout  = (\szcv[2]~12_combout ) # ((\shifter0|Mux16~3_combout ) # ((\shifter0|Mux15~2_combout ) # (\shifter0|Mux19~8_combout )))

	.dataa(\szcv[2]~12_combout ),
	.datab(\shifter0|Mux16~3_combout ),
	.datac(\shifter0|Mux15~2_combout ),
	.datad(\shifter0|Mux19~8_combout ),
	.cin(gnd),
	.combout(\szcv[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~13 .lut_mask = 16'hFFFE;
defparam \szcv[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cycloneive_lcell_comb \szcv[2]~14 (
// Equation(s):
// \szcv[2]~14_combout  = ((!\szcv[2]~13_combout  & (!\shifter0|Mux20~3_combout  & !\shifter0|Mux25~3_combout ))) # (!\shifter0|Mux18~0_combout )

	.dataa(\szcv[2]~13_combout ),
	.datab(\shifter0|Mux20~3_combout ),
	.datac(\shifter0|Mux25~3_combout ),
	.datad(\shifter0|Mux18~0_combout ),
	.cin(gnd),
	.combout(\szcv[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~14 .lut_mask = 16'h01FF;
defparam \szcv[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cycloneive_lcell_comb \szcv[2]~21 (
// Equation(s):
// \szcv[2]~21_combout  = (\control3|p3_alu_shif~q  & (\szcv[2]~20_combout  & (!\shifter0|Mux26~1_combout  & \szcv[2]~14_combout )))

	.dataa(\control3|p3_alu_shif~q ),
	.datab(\szcv[2]~20_combout ),
	.datac(\shifter0|Mux26~1_combout ),
	.datad(\szcv[2]~14_combout ),
	.cin(gnd),
	.combout(\szcv[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~21 .lut_mask = 16'h0800;
defparam \szcv[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
cycloneive_lcell_comb \szcv[2]~28 (
// Equation(s):
// \szcv[2]~28_combout  = (\szcv[2]~27_combout ) # ((\szcv[2]~11_combout  & (\szcv[2]~21_combout  & !\shifter0|Mux14~5_combout )))

	.dataa(\szcv[2]~27_combout ),
	.datab(\szcv[2]~11_combout ),
	.datac(\szcv[2]~21_combout ),
	.datad(\shifter0|Mux14~5_combout ),
	.cin(gnd),
	.combout(\szcv[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~28 .lut_mask = 16'hAAEA;
defparam \szcv[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneive_lcell_comb \szcv[2]~29 (
// Equation(s):
// \szcv[2]~29_combout  = (\szcv[2]~28_combout ) # ((\szcv[2]~10_combout  & (!\alu0|Mux1~2_combout  & \szcv[2]~8_combout )))

	.dataa(\szcv[2]~10_combout ),
	.datab(\alu0|Mux1~2_combout ),
	.datac(\szcv[2]~8_combout ),
	.datad(\szcv[2]~28_combout ),
	.cin(gnd),
	.combout(\szcv[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \szcv[2]~29 .lut_mask = 16'hFF20;
defparam \szcv[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneive_lcell_comb \control0|always1~2 (
// Equation(s):
// \control0|always1~2_combout  = ((!\control3|p3_opcode [1] & (\aluSourceBR[15]~2_combout  & \control0|always1~0_combout ))) # (!\ar_ir0|result[15]~0_combout )

	.dataa(\ar_ir0|result[15]~0_combout ),
	.datab(\control3|p3_opcode [1]),
	.datac(\aluSourceBR[15]~2_combout ),
	.datad(\control0|always1~0_combout ),
	.cin(gnd),
	.combout(\control0|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|always1~2 .lut_mask = 16'h7555;
defparam \control0|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneive_lcell_comb \control0|always1~1 (
// Equation(s):
// \control0|always1~1_combout  = (\control3|p3_alu_shif_ar~q  & (\aluSourceAR_src[15]~1_combout )) # (!\control3|p3_alu_shif_ar~q  & (((\control3|p3_opcode [0]) # (\ar_ir0|result[15]~0_combout ))))

	.dataa(\aluSourceAR_src[15]~1_combout ),
	.datab(\control3|p3_opcode [0]),
	.datac(\control3|p3_alu_shif_ar~q ),
	.datad(\ar_ir0|result[15]~0_combout ),
	.cin(gnd),
	.combout(\control0|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|always1~1 .lut_mask = 16'hAFAC;
defparam \control0|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneive_lcell_comb \control0|always1~3 (
// Equation(s):
// \control0|always1~3_combout  = (\control0|always1~2_combout  & (!\control3|p3_opcode [1] & (\aluSourceBR[15]~2_combout  & \control0|always1~1_combout )))

	.dataa(\control0|always1~2_combout ),
	.datab(\control3|p3_opcode [1]),
	.datac(\aluSourceBR[15]~2_combout ),
	.datad(\control0|always1~1_combout ),
	.cin(gnd),
	.combout(\control0|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \control0|always1~3 .lut_mask = 16'h2000;
defparam \control0|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneive_lcell_comb \control0|always1~5 (
// Equation(s):
// \control0|always1~5_combout  = (\control3|p3_opcode [0] & (\control0|always1~2_combout )) # (!\control3|p3_opcode [0] & (((\control3|p3_opcode [2]) # (\ar_ir0|result[15]~0_combout ))))

	.dataa(\control0|always1~2_combout ),
	.datab(\control3|p3_opcode [2]),
	.datac(\control3|p3_opcode [0]),
	.datad(\ar_ir0|result[15]~0_combout ),
	.cin(gnd),
	.combout(\control0|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \control0|always1~5 .lut_mask = 16'hAFAC;
defparam \control0|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneive_lcell_comb \control0|always1~4 (
// Equation(s):
// \control0|always1~4_combout  = (\control3|p3_opcode [1]) # ((\aluSourceBR[15]~0_combout ) # ((\control3|p3_opcode [3]) # (\aluSourceBR[15]~1_combout )))

	.dataa(\control3|p3_opcode [1]),
	.datab(\aluSourceBR[15]~0_combout ),
	.datac(\control3|p3_opcode [3]),
	.datad(\aluSourceBR[15]~1_combout ),
	.cin(gnd),
	.combout(\control0|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \control0|always1~4 .lut_mask = 16'hFFFE;
defparam \control0|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneive_lcell_comb \control0|always1~6 (
// Equation(s):
// \control0|always1~6_combout  = (\alu0|Mux10~2_combout  & ((\control0|always1~5_combout ) # ((\control0|always1~4_combout )))) # (!\alu0|Mux10~2_combout  & (\alu0|Mux1~1_combout  & ((\control0|always1~5_combout ) # (\control0|always1~4_combout ))))

	.dataa(\alu0|Mux10~2_combout ),
	.datab(\control0|always1~5_combout ),
	.datac(\control0|always1~4_combout ),
	.datad(\alu0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\control0|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \control0|always1~6 .lut_mask = 16'hFCA8;
defparam \control0|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cycloneive_lcell_comb \control0|always1~7 (
// Equation(s):
// \control0|always1~7_combout  = (\control0|always1~6_combout  & ((\alu0|Add0~51_combout ) # (!\alu0|Mux10~2_combout )))

	.dataa(\alu0|Mux10~2_combout ),
	.datab(\alu0|Add0~51_combout ),
	.datac(\control0|always1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control0|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \control0|always1~7 .lut_mask = 16'hD0D0;
defparam \control0|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneive_lcell_comb \control0|always1~8 (
// Equation(s):
// \control0|always1~8_combout  = (!\control3|p3_alu_shif~q  & (!\control3|p3_opcode [3] & ((\control0|always1~3_combout ) # (\control0|always1~7_combout ))))

	.dataa(\control3|p3_alu_shif~q ),
	.datab(\control0|always1~3_combout ),
	.datac(\control0|always1~7_combout ),
	.datad(\control3|p3_opcode [3]),
	.cin(gnd),
	.combout(\control0|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \control0|always1~8 .lut_mask = 16'h0054;
defparam \control0|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneive_lcell_comb \control0|always1~9 (
// Equation(s):
// \control0|always1~9_combout  = (\control3|p3_alu_shif_ar~q  & (((\control0|always1~1_combout )))) # (!\control3|p3_alu_shif_ar~q  & ((\control0|always1~8_combout ) # ((\dr0|register~0_combout ))))

	.dataa(\control0|always1~8_combout ),
	.datab(\control0|always1~1_combout ),
	.datac(\control3|p3_alu_shif_ar~q ),
	.datad(\dr0|register~0_combout ),
	.cin(gnd),
	.combout(\control0|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \control0|always1~9 .lut_mask = 16'hCFCA;
defparam \control0|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneive_lcell_comb \control0|Mux1~1 (
// Equation(s):
// \control0|Mux1~1_combout  = (\ir0|ir [8] & ((\ir0|ir [9] & (!\szcv[2]~29_combout )) # (!\ir0|ir [9] & ((\control0|always1~9_combout ))))) # (!\ir0|ir [8] & ((\szcv[2]~29_combout ) # ((\ir0|ir [9] & \control0|always1~9_combout ))))

	.dataa(\ir0|ir [9]),
	.datab(\ir0|ir [8]),
	.datac(\szcv[2]~29_combout ),
	.datad(\control0|always1~9_combout ),
	.cin(gnd),
	.combout(\control0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux1~1 .lut_mask = 16'h7E38;
defparam \control0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneive_lcell_comb \control0|Mux1~2 (
// Equation(s):
// \control0|Mux1~2_combout  = (!\ir0|ir [10] & \control0|Mux1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir0|ir [10]),
	.datad(\control0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\control0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux1~2 .lut_mask = 16'h0F00;
defparam \control0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
cycloneive_lcell_comb \ir0|ir[5]~2 (
// Equation(s):
// \ir0|ir[5]~2_combout  = (\control0|branchFlag~0_combout  & (\ir0|ir [15] & ((\control0|Mux1~2_combout ) # (\control0|Mux1~0_combout ))))

	.dataa(\control0|Mux1~2_combout ),
	.datab(\control0|branchFlag~0_combout ),
	.datac(\control0|Mux1~0_combout ),
	.datad(\ir0|ir [15]),
	.cin(gnd),
	.combout(\ir0|ir[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir[5]~2 .lut_mask = 16'hC800;
defparam \ir0|ir[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N10
cycloneive_lcell_comb \pc0|pc~2 (
// Equation(s):
// \pc0|pc~2_combout  = (\reset1~q  & ((\ir0|ir[5]~2_combout  & (\jumpAddressCalucurator|jumpAddr[1]~2_combout )) # (!\ir0|ir[5]~2_combout  & ((\pc0|pcPlusOne[1]~2_combout )))))

	.dataa(\reset1~q ),
	.datab(\ir0|ir[5]~2_combout ),
	.datac(\jumpAddressCalucurator|jumpAddr[1]~2_combout ),
	.datad(\pc0|pcPlusOne[1]~2_combout ),
	.cin(gnd),
	.combout(\pc0|pc~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~2 .lut_mask = 16'hA280;
defparam \pc0|pc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N11
dffeas \pc0|pc[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc0|pc[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|pc[1] .is_wysiwyg = "true";
defparam \pc0|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
cycloneive_lcell_comb \ir0|ir~18 (
// Equation(s):
// \ir0|ir~18_combout  = (\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \ir0|ir~0_combout )

	.dataa(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(gnd),
	.datac(\ir0|ir~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir0|ir~18_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir~18 .lut_mask = 16'hA0A0;
defparam \ir0|ir~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N5
dffeas \ir0|ir[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir0|ir[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[0] .is_wysiwyg = "true";
defparam \ir0|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N16
cycloneive_lcell_comb \pc0|pc~0 (
// Equation(s):
// \pc0|pc~0_combout  = (\reset1~q  & ((\ir0|ir[5]~2_combout  & (\jumpAddressCalucurator|jumpAddr[0]~0_combout )) # (!\ir0|ir[5]~2_combout  & ((\pc0|pcPlusOne[0]~0_combout )))))

	.dataa(\reset1~q ),
	.datab(\jumpAddressCalucurator|jumpAddr[0]~0_combout ),
	.datac(\ir0|ir[5]~2_combout ),
	.datad(\pc0|pcPlusOne[0]~0_combout ),
	.cin(gnd),
	.combout(\pc0|pc~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc0|pc~0 .lut_mask = 16'h8A80;
defparam \pc0|pc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N17
dffeas \pc0|pc[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\pc0|pc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc0|pc[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|pc[0] .is_wysiwyg = "true";
defparam \pc0|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCCF0;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N17
dffeas \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hFA00;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hCFCA;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h00AC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h1400;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7 .lut_mask = 16'hAAEA;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .lut_mask = 16'h6CCC;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .lut_mask = 16'h7000;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N3
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6 .lut_mask = 16'hFF7F;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h0700;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 16'h6A6A;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h2A00;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N23
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h2810;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h2A00;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .lut_mask = 16'hFAEA;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N1
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h2A00;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N5
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0001;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h4450;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h5044;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N17
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hA8A8;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hD8D8;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N17
dffeas \ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0004;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneive_lcell_comb \ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\ram0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hAFAC;
defparam \ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hEAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hFF80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h3303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h0F4F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\ram0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hEC20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .lut_mask = 16'hC0EA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .lut_mask = 16'hFF40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y19_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA5A5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h1FE1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hFF40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14 .lut_mask = 16'hFFE0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h5540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h3320;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h4C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0041;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'hE0F2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'hEEAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hE3E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 .lut_mask = 16'hA0B3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h019B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h021A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h33F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h2819;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h114E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h3038;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h7EB4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h02A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hAA88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'h33C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'h2002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h00E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFFEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hF733;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h0F04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneive_lcell_comb \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \instructionMemory0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneive_lcell_comb \ir0|ir[13]~5 (
// Equation(s):
// \ir0|ir[13]~5_combout  = (\ir0|ir[5]~3_combout  & (\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (\ir0|ir~0_combout ))) # (!\ir0|ir[5]~3_combout  & (((\ir0|ir [13]))))

	.dataa(\instructionMemory0|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(\ir0|ir~0_combout ),
	.datac(\ir0|ir [13]),
	.datad(\ir0|ir[5]~3_combout ),
	.cin(gnd),
	.combout(\ir0|ir[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|ir[13]~5 .lut_mask = 16'h88F0;
defparam \ir0|ir[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N17
dffeas \ir0|ir[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ir0|ir[13]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|ir [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|ir[13] .is_wysiwyg = "true";
defparam \ir0|ir[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \ar0|register~2 (
// Equation(s):
// \ar0|register~2_combout  = (\ir0|ir [11] & (\ir0|ir [12])) # (!\ir0|ir [11] & ((\ir0|ir [12] & ((\registerFile0|r[2][15]~q ))) # (!\ir0|ir [12] & (\registerFile0|r[0][15]~q ))))

	.dataa(\ir0|ir [11]),
	.datab(\ir0|ir [12]),
	.datac(\registerFile0|r[0][15]~q ),
	.datad(\registerFile0|r[2][15]~q ),
	.cin(gnd),
	.combout(\ar0|register~2_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~2 .lut_mask = 16'hDC98;
defparam \ar0|register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneive_lcell_comb \ar0|register~3 (
// Equation(s):
// \ar0|register~3_combout  = (\ar0|register~2_combout  & ((\registerFile0|r[3][15]~q ) # ((!\ir0|ir [11])))) # (!\ar0|register~2_combout  & (((\registerFile0|r[1][15]~q  & \ir0|ir [11]))))

	.dataa(\registerFile0|r[3][15]~q ),
	.datab(\registerFile0|r[1][15]~q ),
	.datac(\ar0|register~2_combout ),
	.datad(\ir0|ir [11]),
	.cin(gnd),
	.combout(\ar0|register~3_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~3 .lut_mask = 16'hACF0;
defparam \ar0|register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cycloneive_lcell_comb \ar0|register~0 (
// Equation(s):
// \ar0|register~0_combout  = (\ir0|ir [12] & ((\ir0|ir [11]) # ((\registerFile0|r[6][15]~q )))) # (!\ir0|ir [12] & (!\ir0|ir [11] & (\registerFile0|r[4][15]~q )))

	.dataa(\ir0|ir [12]),
	.datab(\ir0|ir [11]),
	.datac(\registerFile0|r[4][15]~q ),
	.datad(\registerFile0|r[6][15]~q ),
	.cin(gnd),
	.combout(\ar0|register~0_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~0 .lut_mask = 16'hBA98;
defparam \ar0|register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneive_lcell_comb \ar0|register~1 (
// Equation(s):
// \ar0|register~1_combout  = (\ir0|ir [11] & ((\ar0|register~0_combout  & ((\registerFile0|r[7][15]~q ))) # (!\ar0|register~0_combout  & (\registerFile0|r[5][15]~q )))) # (!\ir0|ir [11] & (((\ar0|register~0_combout ))))

	.dataa(\ir0|ir [11]),
	.datab(\registerFile0|r[5][15]~q ),
	.datac(\registerFile0|r[7][15]~q ),
	.datad(\ar0|register~0_combout ),
	.cin(gnd),
	.combout(\ar0|register~1_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~1 .lut_mask = 16'hF588;
defparam \ar0|register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cycloneive_lcell_comb \ar0|register~4 (
// Equation(s):
// \ar0|register~4_combout  = (!\control3|p3_memRead~0_combout  & ((\ir0|ir [13] & ((\ar0|register~1_combout ))) # (!\ir0|ir [13] & (\ar0|register~3_combout ))))

	.dataa(\ir0|ir [13]),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ar0|register~3_combout ),
	.datad(\ar0|register~1_combout ),
	.cin(gnd),
	.combout(\ar0|register~4_combout ),
	.cout());
// synopsys translate_off
defparam \ar0|register~4 .lut_mask = 16'h3210;
defparam \ar0|register~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N5
dffeas \ar0|register[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ar0|register~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ar0|register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ar0|register[15] .is_wysiwyg = "true";
defparam \ar0|register[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cycloneive_lcell_comb \control3|p3_alu_shif_ar~1 (
// Equation(s):
// \control3|p3_alu_shif_ar~1_combout  = (\ir0|ir [15] & (!\control3|p3_memRead~0_combout  & (\ir0|ir [14] & \control0|Equal6~0_combout )))

	.dataa(\ir0|ir [15]),
	.datab(\control3|p3_memRead~0_combout ),
	.datac(\ir0|ir [14]),
	.datad(\control0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\control3|p3_alu_shif_ar~1_combout ),
	.cout());
// synopsys translate_off
defparam \control3|p3_alu_shif_ar~1 .lut_mask = 16'h2000;
defparam \control3|p3_alu_shif_ar~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \control3|p3_outputEnable (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\control3|p3_alu_shif_ar~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p5_regDstB_A~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control3|p3_outputEnable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control3|p3_outputEnable .is_wysiwyg = "true";
defparam \control3|p3_outputEnable .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N7
dffeas \externalOut0|out[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[15] .is_wysiwyg = "true";
defparam \externalOut0|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N2
cycloneive_lcell_comb \externalOut0|out[13]~feeder (
// Equation(s):
// \externalOut0|out[13]~feeder_combout  = \ar0|register [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ar0|register [13]),
	.cin(gnd),
	.combout(\externalOut0|out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|out[13]~feeder .lut_mask = 16'hFF00;
defparam \externalOut0|out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N3
dffeas \externalOut0|out[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\externalOut0|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[13] .is_wysiwyg = "true";
defparam \externalOut0|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N29
dffeas \externalOut0|out[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[14] .is_wysiwyg = "true";
defparam \externalOut0|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N24
cycloneive_lcell_comb \externalOut0|out[12]~feeder (
// Equation(s):
// \externalOut0|out[12]~feeder_combout  = \ar0|register [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ar0|register [12]),
	.cin(gnd),
	.combout(\externalOut0|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|out[12]~feeder .lut_mask = 16'hFF00;
defparam \externalOut0|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N25
dffeas \externalOut0|out[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\externalOut0|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[12] .is_wysiwyg = "true";
defparam \externalOut0|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N0
cycloneive_lcell_comb \externalOut0|a0|WideOr6~0 (
// Equation(s):
// \externalOut0|a0|WideOr6~0_combout  = (\externalOut0|out [15]) # ((\externalOut0|out [13] & ((!\externalOut0|out [12]) # (!\externalOut0|out [14]))) # (!\externalOut0|out [13] & (\externalOut0|out [14])))

	.dataa(\externalOut0|out [15]),
	.datab(\externalOut0|out [13]),
	.datac(\externalOut0|out [14]),
	.datad(\externalOut0|out [12]),
	.cin(gnd),
	.combout(\externalOut0|a0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a0|WideOr6~0 .lut_mask = 16'hBEFE;
defparam \externalOut0|a0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N18
cycloneive_lcell_comb \externalOut0|a0|WideOr5~0 (
// Equation(s):
// \externalOut0|a0|WideOr5~0_combout  = (\externalOut0|out [15] & (!\externalOut0|out [13] & (\externalOut0|out [14]))) # (!\externalOut0|out [15] & ((\externalOut0|out [13] & ((\externalOut0|out [12]) # (!\externalOut0|out [14]))) # (!\externalOut0|out 
// [13] & (!\externalOut0|out [14] & \externalOut0|out [12]))))

	.dataa(\externalOut0|out [15]),
	.datab(\externalOut0|out [13]),
	.datac(\externalOut0|out [14]),
	.datad(\externalOut0|out [12]),
	.cin(gnd),
	.combout(\externalOut0|a0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a0|WideOr5~0 .lut_mask = 16'h6524;
defparam \externalOut0|a0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N4
cycloneive_lcell_comb \externalOut0|a0|WideOr4~0 (
// Equation(s):
// \externalOut0|a0|WideOr4~0_combout  = (\externalOut0|out [13] & (!\externalOut0|out [15] & ((\externalOut0|out [12])))) # (!\externalOut0|out [13] & ((\externalOut0|out [14] & (!\externalOut0|out [15])) # (!\externalOut0|out [14] & ((\externalOut0|out 
// [12])))))

	.dataa(\externalOut0|out [15]),
	.datab(\externalOut0|out [13]),
	.datac(\externalOut0|out [14]),
	.datad(\externalOut0|out [12]),
	.cin(gnd),
	.combout(\externalOut0|a0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a0|WideOr4~0 .lut_mask = 16'h5710;
defparam \externalOut0|a0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N14
cycloneive_lcell_comb \externalOut0|a0|WideOr3~0 (
// Equation(s):
// \externalOut0|a0|WideOr3~0_combout  = (\externalOut0|out [13] & ((\externalOut0|out [14] & ((\externalOut0|out [12]))) # (!\externalOut0|out [14] & (\externalOut0|out [15] & !\externalOut0|out [12])))) # (!\externalOut0|out [13] & (!\externalOut0|out [15] 
// & (\externalOut0|out [14] $ (\externalOut0|out [12]))))

	.dataa(\externalOut0|out [15]),
	.datab(\externalOut0|out [13]),
	.datac(\externalOut0|out [14]),
	.datad(\externalOut0|out [12]),
	.cin(gnd),
	.combout(\externalOut0|a0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a0|WideOr3~0 .lut_mask = 16'hC118;
defparam \externalOut0|a0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N16
cycloneive_lcell_comb \externalOut0|a0|WideOr2~0 (
// Equation(s):
// \externalOut0|a0|WideOr2~0_combout  = (\externalOut0|out [15] & (\externalOut0|out [14] & ((\externalOut0|out [13]) # (!\externalOut0|out [12])))) # (!\externalOut0|out [15] & (\externalOut0|out [13] & (!\externalOut0|out [14] & !\externalOut0|out [12])))

	.dataa(\externalOut0|out [15]),
	.datab(\externalOut0|out [13]),
	.datac(\externalOut0|out [14]),
	.datad(\externalOut0|out [12]),
	.cin(gnd),
	.combout(\externalOut0|a0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a0|WideOr2~0 .lut_mask = 16'h80A4;
defparam \externalOut0|a0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N28
cycloneive_lcell_comb \externalOut0|a0|WideOr1~0 (
// Equation(s):
// \externalOut0|a0|WideOr1~0_combout  = (\externalOut0|out [15] & ((\externalOut0|out [12] & (\externalOut0|out [13])) # (!\externalOut0|out [12] & ((\externalOut0|out [14]))))) # (!\externalOut0|out [15] & (\externalOut0|out [14] & (\externalOut0|out [13] 
// $ (\externalOut0|out [12]))))

	.dataa(\externalOut0|out [15]),
	.datab(\externalOut0|out [13]),
	.datac(\externalOut0|out [14]),
	.datad(\externalOut0|out [12]),
	.cin(gnd),
	.combout(\externalOut0|a0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a0|WideOr1~0 .lut_mask = 16'h98E0;
defparam \externalOut0|a0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N6
cycloneive_lcell_comb \externalOut0|a0|WideOr0~0 (
// Equation(s):
// \externalOut0|a0|WideOr0~0_combout  = (\externalOut0|out [13] & (!\externalOut0|out [14] & (\externalOut0|out [15] & \externalOut0|out [12]))) # (!\externalOut0|out [13] & (\externalOut0|out [14] $ (((!\externalOut0|out [15] & \externalOut0|out [12])))))

	.dataa(\externalOut0|out [13]),
	.datab(\externalOut0|out [14]),
	.datac(\externalOut0|out [15]),
	.datad(\externalOut0|out [12]),
	.cin(gnd),
	.combout(\externalOut0|a0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a0|WideOr0~0 .lut_mask = 16'h6144;
defparam \externalOut0|a0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N23
dffeas \externalOut0|out[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[10] .is_wysiwyg = "true";
defparam \externalOut0|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N3
dffeas \externalOut0|out[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[11] .is_wysiwyg = "true";
defparam \externalOut0|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N9
dffeas \externalOut0|out[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[9] .is_wysiwyg = "true";
defparam \externalOut0|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cycloneive_lcell_comb \externalOut0|out[8]~feeder (
// Equation(s):
// \externalOut0|out[8]~feeder_combout  = \ar0|register [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ar0|register [8]),
	.cin(gnd),
	.combout(\externalOut0|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|out[8]~feeder .lut_mask = 16'hFF00;
defparam \externalOut0|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N21
dffeas \externalOut0|out[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\externalOut0|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[8] .is_wysiwyg = "true";
defparam \externalOut0|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneive_lcell_comb \externalOut0|a1|WideOr6~0 (
// Equation(s):
// \externalOut0|a1|WideOr6~0_combout  = (\externalOut0|out [11]) # ((\externalOut0|out [10] & ((!\externalOut0|out [8]) # (!\externalOut0|out [9]))) # (!\externalOut0|out [10] & (\externalOut0|out [9])))

	.dataa(\externalOut0|out [10]),
	.datab(\externalOut0|out [11]),
	.datac(\externalOut0|out [9]),
	.datad(\externalOut0|out [8]),
	.cin(gnd),
	.combout(\externalOut0|a1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a1|WideOr6~0 .lut_mask = 16'hDEFE;
defparam \externalOut0|a1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneive_lcell_comb \externalOut0|a1|WideOr5~0 (
// Equation(s):
// \externalOut0|a1|WideOr5~0_combout  = (\externalOut0|out [10] & ((\externalOut0|out [11] & (!\externalOut0|out [9])) # (!\externalOut0|out [11] & (\externalOut0|out [9] & \externalOut0|out [8])))) # (!\externalOut0|out [10] & (!\externalOut0|out [11] & 
// ((\externalOut0|out [9]) # (\externalOut0|out [8]))))

	.dataa(\externalOut0|out [10]),
	.datab(\externalOut0|out [11]),
	.datac(\externalOut0|out [9]),
	.datad(\externalOut0|out [8]),
	.cin(gnd),
	.combout(\externalOut0|a1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a1|WideOr5~0 .lut_mask = 16'h3918;
defparam \externalOut0|a1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneive_lcell_comb \externalOut0|a1|WideOr4~0 (
// Equation(s):
// \externalOut0|a1|WideOr4~0_combout  = (\externalOut0|out [9] & (((!\externalOut0|out [11] & \externalOut0|out [8])))) # (!\externalOut0|out [9] & ((\externalOut0|out [10] & (!\externalOut0|out [11])) # (!\externalOut0|out [10] & ((\externalOut0|out 
// [8])))))

	.dataa(\externalOut0|out [10]),
	.datab(\externalOut0|out [11]),
	.datac(\externalOut0|out [9]),
	.datad(\externalOut0|out [8]),
	.cin(gnd),
	.combout(\externalOut0|a1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a1|WideOr4~0 .lut_mask = 16'h3702;
defparam \externalOut0|a1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneive_lcell_comb \externalOut0|a1|WideOr3~0 (
// Equation(s):
// \externalOut0|a1|WideOr3~0_combout  = (\externalOut0|out [9] & ((\externalOut0|out [10] & ((\externalOut0|out [8]))) # (!\externalOut0|out [10] & (\externalOut0|out [11] & !\externalOut0|out [8])))) # (!\externalOut0|out [9] & (!\externalOut0|out [11] & 
// (\externalOut0|out [10] $ (\externalOut0|out [8]))))

	.dataa(\externalOut0|out [10]),
	.datab(\externalOut0|out [11]),
	.datac(\externalOut0|out [9]),
	.datad(\externalOut0|out [8]),
	.cin(gnd),
	.combout(\externalOut0|a1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a1|WideOr3~0 .lut_mask = 16'hA142;
defparam \externalOut0|a1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneive_lcell_comb \externalOut0|a1|WideOr2~0 (
// Equation(s):
// \externalOut0|a1|WideOr2~0_combout  = (\externalOut0|out [10] & (\externalOut0|out [11] & ((\externalOut0|out [9]) # (!\externalOut0|out [8])))) # (!\externalOut0|out [10] & (!\externalOut0|out [11] & (\externalOut0|out [9] & !\externalOut0|out [8])))

	.dataa(\externalOut0|out [10]),
	.datab(\externalOut0|out [11]),
	.datac(\externalOut0|out [9]),
	.datad(\externalOut0|out [8]),
	.cin(gnd),
	.combout(\externalOut0|a1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a1|WideOr2~0 .lut_mask = 16'h8098;
defparam \externalOut0|a1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneive_lcell_comb \externalOut0|a1|WideOr1~0 (
// Equation(s):
// \externalOut0|a1|WideOr1~0_combout  = (\externalOut0|out [11] & ((\externalOut0|out [8] & ((\externalOut0|out [9]))) # (!\externalOut0|out [8] & (\externalOut0|out [10])))) # (!\externalOut0|out [11] & (\externalOut0|out [10] & (\externalOut0|out [9] $ 
// (\externalOut0|out [8]))))

	.dataa(\externalOut0|out [10]),
	.datab(\externalOut0|out [11]),
	.datac(\externalOut0|out [9]),
	.datad(\externalOut0|out [8]),
	.cin(gnd),
	.combout(\externalOut0|a1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a1|WideOr1~0 .lut_mask = 16'hC2A8;
defparam \externalOut0|a1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneive_lcell_comb \externalOut0|a1|WideOr0~0 (
// Equation(s):
// \externalOut0|a1|WideOr0~0_combout  = (\externalOut0|out [10] & (!\externalOut0|out [9] & ((\externalOut0|out [11]) # (!\externalOut0|out [8])))) # (!\externalOut0|out [10] & (\externalOut0|out [8] & (\externalOut0|out [11] $ (!\externalOut0|out [9]))))

	.dataa(\externalOut0|out [10]),
	.datab(\externalOut0|out [11]),
	.datac(\externalOut0|out [9]),
	.datad(\externalOut0|out [8]),
	.cin(gnd),
	.combout(\externalOut0|a1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a1|WideOr0~0 .lut_mask = 16'h490A;
defparam \externalOut0|a1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N23
dffeas \externalOut0|out[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[6] .is_wysiwyg = "true";
defparam \externalOut0|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N21
dffeas \externalOut0|out[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[5] .is_wysiwyg = "true";
defparam \externalOut0|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N9
dffeas \externalOut0|out[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[7] .is_wysiwyg = "true";
defparam \externalOut0|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N11
dffeas \externalOut0|out[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[4] .is_wysiwyg = "true";
defparam \externalOut0|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N26
cycloneive_lcell_comb \externalOut0|a2|WideOr6~0 (
// Equation(s):
// \externalOut0|a2|WideOr6~0_combout  = (\externalOut0|out [7]) # ((\externalOut0|out [6] & ((!\externalOut0|out [4]) # (!\externalOut0|out [5]))) # (!\externalOut0|out [6] & (\externalOut0|out [5])))

	.dataa(\externalOut0|out [6]),
	.datab(\externalOut0|out [5]),
	.datac(\externalOut0|out [7]),
	.datad(\externalOut0|out [4]),
	.cin(gnd),
	.combout(\externalOut0|a2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a2|WideOr6~0 .lut_mask = 16'hF6FE;
defparam \externalOut0|a2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
cycloneive_lcell_comb \externalOut0|a2|WideOr5~0 (
// Equation(s):
// \externalOut0|a2|WideOr5~0_combout  = (\externalOut0|out [6] & ((\externalOut0|out [5] & (!\externalOut0|out [7] & \externalOut0|out [4])) # (!\externalOut0|out [5] & (\externalOut0|out [7])))) # (!\externalOut0|out [6] & (!\externalOut0|out [7] & 
// ((\externalOut0|out [5]) # (\externalOut0|out [4]))))

	.dataa(\externalOut0|out [6]),
	.datab(\externalOut0|out [5]),
	.datac(\externalOut0|out [7]),
	.datad(\externalOut0|out [4]),
	.cin(gnd),
	.combout(\externalOut0|a2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a2|WideOr5~0 .lut_mask = 16'h2D24;
defparam \externalOut0|a2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N30
cycloneive_lcell_comb \externalOut0|a2|WideOr4~0 (
// Equation(s):
// \externalOut0|a2|WideOr4~0_combout  = (\externalOut0|out [5] & (((!\externalOut0|out [7] & \externalOut0|out [4])))) # (!\externalOut0|out [5] & ((\externalOut0|out [6] & (!\externalOut0|out [7])) # (!\externalOut0|out [6] & ((\externalOut0|out [4])))))

	.dataa(\externalOut0|out [6]),
	.datab(\externalOut0|out [5]),
	.datac(\externalOut0|out [7]),
	.datad(\externalOut0|out [4]),
	.cin(gnd),
	.combout(\externalOut0|a2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a2|WideOr4~0 .lut_mask = 16'h1F02;
defparam \externalOut0|a2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N10
cycloneive_lcell_comb \externalOut0|a2|WideOr3~0 (
// Equation(s):
// \externalOut0|a2|WideOr3~0_combout  = (\externalOut0|out [5] & ((\externalOut0|out [6] & ((\externalOut0|out [4]))) # (!\externalOut0|out [6] & (\externalOut0|out [7] & !\externalOut0|out [4])))) # (!\externalOut0|out [5] & (!\externalOut0|out [7] & 
// (\externalOut0|out [6] $ (\externalOut0|out [4]))))

	.dataa(\externalOut0|out [6]),
	.datab(\externalOut0|out [7]),
	.datac(\externalOut0|out [4]),
	.datad(\externalOut0|out [5]),
	.cin(gnd),
	.combout(\externalOut0|a2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a2|WideOr3~0 .lut_mask = 16'hA412;
defparam \externalOut0|a2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N20
cycloneive_lcell_comb \externalOut0|a2|WideOr2~0 (
// Equation(s):
// \externalOut0|a2|WideOr2~0_combout  = (\externalOut0|out [6] & (\externalOut0|out [7] & ((\externalOut0|out [5]) # (!\externalOut0|out [4])))) # (!\externalOut0|out [6] & (!\externalOut0|out [7] & (\externalOut0|out [5] & !\externalOut0|out [4])))

	.dataa(\externalOut0|out [6]),
	.datab(\externalOut0|out [7]),
	.datac(\externalOut0|out [5]),
	.datad(\externalOut0|out [4]),
	.cin(gnd),
	.combout(\externalOut0|a2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a2|WideOr2~0 .lut_mask = 16'h8098;
defparam \externalOut0|a2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N22
cycloneive_lcell_comb \externalOut0|a2|WideOr1~0 (
// Equation(s):
// \externalOut0|a2|WideOr1~0_combout  = (\externalOut0|out [7] & ((\externalOut0|out [4] & ((\externalOut0|out [5]))) # (!\externalOut0|out [4] & (\externalOut0|out [6])))) # (!\externalOut0|out [7] & (\externalOut0|out [6] & (\externalOut0|out [4] $ 
// (\externalOut0|out [5]))))

	.dataa(\externalOut0|out [4]),
	.datab(\externalOut0|out [7]),
	.datac(\externalOut0|out [6]),
	.datad(\externalOut0|out [5]),
	.cin(gnd),
	.combout(\externalOut0|a2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a2|WideOr1~0 .lut_mask = 16'hD860;
defparam \externalOut0|a2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N8
cycloneive_lcell_comb \externalOut0|a2|WideOr0~0 (
// Equation(s):
// \externalOut0|a2|WideOr0~0_combout  = (\externalOut0|out [6] & (!\externalOut0|out [5] & ((\externalOut0|out [7]) # (!\externalOut0|out [4])))) # (!\externalOut0|out [6] & (\externalOut0|out [4] & (\externalOut0|out [5] $ (!\externalOut0|out [7]))))

	.dataa(\externalOut0|out [6]),
	.datab(\externalOut0|out [5]),
	.datac(\externalOut0|out [7]),
	.datad(\externalOut0|out [4]),
	.cin(gnd),
	.combout(\externalOut0|a2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a2|WideOr0~0 .lut_mask = 16'h6122;
defparam \externalOut0|a2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N21
dffeas \externalOut0|out[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[0] .is_wysiwyg = "true";
defparam \externalOut0|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \externalOut0|out[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[3] .is_wysiwyg = "true";
defparam \externalOut0|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \externalOut0|out[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[1] .is_wysiwyg = "true";
defparam \externalOut0|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \externalOut0|out[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ar0|register [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control3|p3_outputEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\externalOut0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \externalOut0|out[2] .is_wysiwyg = "true";
defparam \externalOut0|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \externalOut0|a3|WideOr6~0 (
// Equation(s):
// \externalOut0|a3|WideOr6~0_combout  = (\externalOut0|out [3]) # ((\externalOut0|out [1] & ((!\externalOut0|out [2]) # (!\externalOut0|out [0]))) # (!\externalOut0|out [1] & ((\externalOut0|out [2]))))

	.dataa(\externalOut0|out [0]),
	.datab(\externalOut0|out [3]),
	.datac(\externalOut0|out [1]),
	.datad(\externalOut0|out [2]),
	.cin(gnd),
	.combout(\externalOut0|a3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a3|WideOr6~0 .lut_mask = 16'hDFFC;
defparam \externalOut0|a3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \externalOut0|a3|WideOr5~0 (
// Equation(s):
// \externalOut0|a3|WideOr5~0_combout  = (\externalOut0|out [3] & (((!\externalOut0|out [1] & \externalOut0|out [2])))) # (!\externalOut0|out [3] & ((\externalOut0|out [0] & ((\externalOut0|out [1]) # (!\externalOut0|out [2]))) # (!\externalOut0|out [0] & 
// (\externalOut0|out [1] & !\externalOut0|out [2]))))

	.dataa(\externalOut0|out [0]),
	.datab(\externalOut0|out [3]),
	.datac(\externalOut0|out [1]),
	.datad(\externalOut0|out [2]),
	.cin(gnd),
	.combout(\externalOut0|a3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a3|WideOr5~0 .lut_mask = 16'h2C32;
defparam \externalOut0|a3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \externalOut0|a3|WideOr4~0 (
// Equation(s):
// \externalOut0|a3|WideOr4~0_combout  = (\externalOut0|out [1] & (\externalOut0|out [0] & (!\externalOut0|out [3]))) # (!\externalOut0|out [1] & ((\externalOut0|out [2] & ((!\externalOut0|out [3]))) # (!\externalOut0|out [2] & (\externalOut0|out [0]))))

	.dataa(\externalOut0|out [0]),
	.datab(\externalOut0|out [3]),
	.datac(\externalOut0|out [1]),
	.datad(\externalOut0|out [2]),
	.cin(gnd),
	.combout(\externalOut0|a3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a3|WideOr4~0 .lut_mask = 16'h232A;
defparam \externalOut0|a3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \externalOut0|a3|WideOr3~0 (
// Equation(s):
// \externalOut0|a3|WideOr3~0_combout  = (\externalOut0|out [1] & ((\externalOut0|out [0] & ((\externalOut0|out [2]))) # (!\externalOut0|out [0] & (\externalOut0|out [3] & !\externalOut0|out [2])))) # (!\externalOut0|out [1] & (!\externalOut0|out [3] & 
// (\externalOut0|out [0] $ (\externalOut0|out [2]))))

	.dataa(\externalOut0|out [0]),
	.datab(\externalOut0|out [3]),
	.datac(\externalOut0|out [1]),
	.datad(\externalOut0|out [2]),
	.cin(gnd),
	.combout(\externalOut0|a3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a3|WideOr3~0 .lut_mask = 16'hA142;
defparam \externalOut0|a3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \externalOut0|a3|WideOr2~0 (
// Equation(s):
// \externalOut0|a3|WideOr2~0_combout  = (\externalOut0|out [3] & (\externalOut0|out [2] & ((\externalOut0|out [1]) # (!\externalOut0|out [0])))) # (!\externalOut0|out [3] & (!\externalOut0|out [0] & (\externalOut0|out [1] & !\externalOut0|out [2])))

	.dataa(\externalOut0|out [0]),
	.datab(\externalOut0|out [3]),
	.datac(\externalOut0|out [1]),
	.datad(\externalOut0|out [2]),
	.cin(gnd),
	.combout(\externalOut0|a3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a3|WideOr2~0 .lut_mask = 16'hC410;
defparam \externalOut0|a3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \externalOut0|a3|WideOr1~0 (
// Equation(s):
// \externalOut0|a3|WideOr1~0_combout  = (\externalOut0|out [1] & ((\externalOut0|out [0] & ((\externalOut0|out [3]))) # (!\externalOut0|out [0] & (\externalOut0|out [2])))) # (!\externalOut0|out [1] & (\externalOut0|out [2] & (\externalOut0|out [0] $ 
// (\externalOut0|out [3]))))

	.dataa(\externalOut0|out [0]),
	.datab(\externalOut0|out [1]),
	.datac(\externalOut0|out [2]),
	.datad(\externalOut0|out [3]),
	.cin(gnd),
	.combout(\externalOut0|a3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a3|WideOr1~0 .lut_mask = 16'hD860;
defparam \externalOut0|a3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \externalOut0|a3|WideOr0~0 (
// Equation(s):
// \externalOut0|a3|WideOr0~0_combout  = (\externalOut0|out [1] & (\externalOut0|out [0] & (\externalOut0|out [3] & !\externalOut0|out [2]))) # (!\externalOut0|out [1] & (\externalOut0|out [2] $ (((\externalOut0|out [0] & !\externalOut0|out [3])))))

	.dataa(\externalOut0|out [0]),
	.datab(\externalOut0|out [1]),
	.datac(\externalOut0|out [3]),
	.datad(\externalOut0|out [2]),
	.cin(gnd),
	.combout(\externalOut0|a3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \externalOut0|a3|WideOr0~0 .lut_mask = 16'h3182;
defparam \externalOut0|a3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N0
cycloneive_lcell_comb \cycleCount0|Add1~0 (
// Equation(s):
// \cycleCount0|Add1~0_combout  = \cycleCount0|selectCount [0] $ (VCC)
// \cycleCount0|Add1~1  = CARRY(\cycleCount0|selectCount [0])

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cycleCount0|Add1~0_combout ),
	.cout(\cycleCount0|Add1~1 ));
// synopsys translate_off
defparam \cycleCount0|Add1~0 .lut_mask = 16'h33CC;
defparam \cycleCount0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y34_N1
dffeas \cycleCount0|selectCount[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[0] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N2
cycloneive_lcell_comb \cycleCount0|Add1~2 (
// Equation(s):
// \cycleCount0|Add1~2_combout  = (\cycleCount0|selectCount [1] & (!\cycleCount0|Add1~1 )) # (!\cycleCount0|selectCount [1] & ((\cycleCount0|Add1~1 ) # (GND)))
// \cycleCount0|Add1~3  = CARRY((!\cycleCount0|Add1~1 ) # (!\cycleCount0|selectCount [1]))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~1 ),
	.combout(\cycleCount0|Add1~2_combout ),
	.cout(\cycleCount0|Add1~3 ));
// synopsys translate_off
defparam \cycleCount0|Add1~2 .lut_mask = 16'h3C3F;
defparam \cycleCount0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N3
dffeas \cycleCount0|selectCount[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[1] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N4
cycloneive_lcell_comb \cycleCount0|Add1~4 (
// Equation(s):
// \cycleCount0|Add1~4_combout  = (\cycleCount0|selectCount [2] & (\cycleCount0|Add1~3  $ (GND))) # (!\cycleCount0|selectCount [2] & (!\cycleCount0|Add1~3  & VCC))
// \cycleCount0|Add1~5  = CARRY((\cycleCount0|selectCount [2] & !\cycleCount0|Add1~3 ))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~3 ),
	.combout(\cycleCount0|Add1~4_combout ),
	.cout(\cycleCount0|Add1~5 ));
// synopsys translate_off
defparam \cycleCount0|Add1~4 .lut_mask = 16'hC30C;
defparam \cycleCount0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N5
dffeas \cycleCount0|selectCount[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[2] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N6
cycloneive_lcell_comb \cycleCount0|Add1~6 (
// Equation(s):
// \cycleCount0|Add1~6_combout  = (\cycleCount0|selectCount [3] & (!\cycleCount0|Add1~5 )) # (!\cycleCount0|selectCount [3] & ((\cycleCount0|Add1~5 ) # (GND)))
// \cycleCount0|Add1~7  = CARRY((!\cycleCount0|Add1~5 ) # (!\cycleCount0|selectCount [3]))

	.dataa(\cycleCount0|selectCount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~5 ),
	.combout(\cycleCount0|Add1~6_combout ),
	.cout(\cycleCount0|Add1~7 ));
// synopsys translate_off
defparam \cycleCount0|Add1~6 .lut_mask = 16'h5A5F;
defparam \cycleCount0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N7
dffeas \cycleCount0|selectCount[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[3] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N8
cycloneive_lcell_comb \cycleCount0|Add1~8 (
// Equation(s):
// \cycleCount0|Add1~8_combout  = (\cycleCount0|selectCount [4] & (\cycleCount0|Add1~7  $ (GND))) # (!\cycleCount0|selectCount [4] & (!\cycleCount0|Add1~7  & VCC))
// \cycleCount0|Add1~9  = CARRY((\cycleCount0|selectCount [4] & !\cycleCount0|Add1~7 ))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~7 ),
	.combout(\cycleCount0|Add1~8_combout ),
	.cout(\cycleCount0|Add1~9 ));
// synopsys translate_off
defparam \cycleCount0|Add1~8 .lut_mask = 16'hC30C;
defparam \cycleCount0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N9
dffeas \cycleCount0|selectCount[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[4] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N10
cycloneive_lcell_comb \cycleCount0|Add1~10 (
// Equation(s):
// \cycleCount0|Add1~10_combout  = (\cycleCount0|selectCount [5] & (!\cycleCount0|Add1~9 )) # (!\cycleCount0|selectCount [5] & ((\cycleCount0|Add1~9 ) # (GND)))
// \cycleCount0|Add1~11  = CARRY((!\cycleCount0|Add1~9 ) # (!\cycleCount0|selectCount [5]))

	.dataa(\cycleCount0|selectCount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~9 ),
	.combout(\cycleCount0|Add1~10_combout ),
	.cout(\cycleCount0|Add1~11 ));
// synopsys translate_off
defparam \cycleCount0|Add1~10 .lut_mask = 16'h5A5F;
defparam \cycleCount0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N11
dffeas \cycleCount0|selectCount[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[5] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N12
cycloneive_lcell_comb \cycleCount0|Add1~12 (
// Equation(s):
// \cycleCount0|Add1~12_combout  = (\cycleCount0|selectCount [6] & (\cycleCount0|Add1~11  $ (GND))) # (!\cycleCount0|selectCount [6] & (!\cycleCount0|Add1~11  & VCC))
// \cycleCount0|Add1~13  = CARRY((\cycleCount0|selectCount [6] & !\cycleCount0|Add1~11 ))

	.dataa(\cycleCount0|selectCount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~11 ),
	.combout(\cycleCount0|Add1~12_combout ),
	.cout(\cycleCount0|Add1~13 ));
// synopsys translate_off
defparam \cycleCount0|Add1~12 .lut_mask = 16'hA50A;
defparam \cycleCount0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N13
dffeas \cycleCount0|selectCount[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[6] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N14
cycloneive_lcell_comb \cycleCount0|Add1~14 (
// Equation(s):
// \cycleCount0|Add1~14_combout  = (\cycleCount0|selectCount [7] & (!\cycleCount0|Add1~13 )) # (!\cycleCount0|selectCount [7] & ((\cycleCount0|Add1~13 ) # (GND)))
// \cycleCount0|Add1~15  = CARRY((!\cycleCount0|Add1~13 ) # (!\cycleCount0|selectCount [7]))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~13 ),
	.combout(\cycleCount0|Add1~14_combout ),
	.cout(\cycleCount0|Add1~15 ));
// synopsys translate_off
defparam \cycleCount0|Add1~14 .lut_mask = 16'h3C3F;
defparam \cycleCount0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N15
dffeas \cycleCount0|selectCount[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[7] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y34_N10
cycloneive_lcell_comb \cycleCount0|Equal0~1 (
// Equation(s):
// \cycleCount0|Equal0~1_combout  = (\cycleCount0|selectCount [5] & (\cycleCount0|selectCount [4] & (\cycleCount0|selectCount [6] & \cycleCount0|selectCount [7])))

	.dataa(\cycleCount0|selectCount [5]),
	.datab(\cycleCount0|selectCount [4]),
	.datac(\cycleCount0|selectCount [6]),
	.datad(\cycleCount0|selectCount [7]),
	.cin(gnd),
	.combout(\cycleCount0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|Equal0~1 .lut_mask = 16'h8000;
defparam \cycleCount0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y34_N24
cycloneive_lcell_comb \cycleCount0|Equal0~0 (
// Equation(s):
// \cycleCount0|Equal0~0_combout  = (\cycleCount0|selectCount [1] & (\cycleCount0|selectCount [3] & (\cycleCount0|selectCount [0] & \cycleCount0|selectCount [2])))

	.dataa(\cycleCount0|selectCount [1]),
	.datab(\cycleCount0|selectCount [3]),
	.datac(\cycleCount0|selectCount [0]),
	.datad(\cycleCount0|selectCount [2]),
	.cin(gnd),
	.combout(\cycleCount0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|Equal0~0 .lut_mask = 16'h8000;
defparam \cycleCount0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N16
cycloneive_lcell_comb \cycleCount0|Add1~16 (
// Equation(s):
// \cycleCount0|Add1~16_combout  = (\cycleCount0|selectCount [8] & (\cycleCount0|Add1~15  $ (GND))) # (!\cycleCount0|selectCount [8] & (!\cycleCount0|Add1~15  & VCC))
// \cycleCount0|Add1~17  = CARRY((\cycleCount0|selectCount [8] & !\cycleCount0|Add1~15 ))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~15 ),
	.combout(\cycleCount0|Add1~16_combout ),
	.cout(\cycleCount0|Add1~17 ));
// synopsys translate_off
defparam \cycleCount0|Add1~16 .lut_mask = 16'hC30C;
defparam \cycleCount0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N17
dffeas \cycleCount0|selectCount[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[8] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N18
cycloneive_lcell_comb \cycleCount0|Add1~18 (
// Equation(s):
// \cycleCount0|Add1~18_combout  = (\cycleCount0|selectCount [9] & (!\cycleCount0|Add1~17 )) # (!\cycleCount0|selectCount [9] & ((\cycleCount0|Add1~17 ) # (GND)))
// \cycleCount0|Add1~19  = CARRY((!\cycleCount0|Add1~17 ) # (!\cycleCount0|selectCount [9]))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~17 ),
	.combout(\cycleCount0|Add1~18_combout ),
	.cout(\cycleCount0|Add1~19 ));
// synopsys translate_off
defparam \cycleCount0|Add1~18 .lut_mask = 16'h3C3F;
defparam \cycleCount0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N19
dffeas \cycleCount0|selectCount[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[9] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N20
cycloneive_lcell_comb \cycleCount0|Add1~20 (
// Equation(s):
// \cycleCount0|Add1~20_combout  = (\cycleCount0|selectCount [10] & (\cycleCount0|Add1~19  $ (GND))) # (!\cycleCount0|selectCount [10] & (!\cycleCount0|Add1~19  & VCC))
// \cycleCount0|Add1~21  = CARRY((\cycleCount0|selectCount [10] & !\cycleCount0|Add1~19 ))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~19 ),
	.combout(\cycleCount0|Add1~20_combout ),
	.cout(\cycleCount0|Add1~21 ));
// synopsys translate_off
defparam \cycleCount0|Add1~20 .lut_mask = 16'hC30C;
defparam \cycleCount0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N21
dffeas \cycleCount0|selectCount[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[10] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N22
cycloneive_lcell_comb \cycleCount0|Add1~22 (
// Equation(s):
// \cycleCount0|Add1~22_combout  = (\cycleCount0|selectCount [11] & (!\cycleCount0|Add1~21 )) # (!\cycleCount0|selectCount [11] & ((\cycleCount0|Add1~21 ) # (GND)))
// \cycleCount0|Add1~23  = CARRY((!\cycleCount0|Add1~21 ) # (!\cycleCount0|selectCount [11]))

	.dataa(\cycleCount0|selectCount [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~21 ),
	.combout(\cycleCount0|Add1~22_combout ),
	.cout(\cycleCount0|Add1~23 ));
// synopsys translate_off
defparam \cycleCount0|Add1~22 .lut_mask = 16'h5A5F;
defparam \cycleCount0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N23
dffeas \cycleCount0|selectCount[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[11] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N24
cycloneive_lcell_comb \cycleCount0|Add1~24 (
// Equation(s):
// \cycleCount0|Add1~24_combout  = (\cycleCount0|selectCount [12] & (\cycleCount0|Add1~23  $ (GND))) # (!\cycleCount0|selectCount [12] & (!\cycleCount0|Add1~23  & VCC))
// \cycleCount0|Add1~25  = CARRY((\cycleCount0|selectCount [12] & !\cycleCount0|Add1~23 ))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~23 ),
	.combout(\cycleCount0|Add1~24_combout ),
	.cout(\cycleCount0|Add1~25 ));
// synopsys translate_off
defparam \cycleCount0|Add1~24 .lut_mask = 16'hC30C;
defparam \cycleCount0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N25
dffeas \cycleCount0|selectCount[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[12] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N26
cycloneive_lcell_comb \cycleCount0|Add1~26 (
// Equation(s):
// \cycleCount0|Add1~26_combout  = (\cycleCount0|selectCount [13] & (!\cycleCount0|Add1~25 )) # (!\cycleCount0|selectCount [13] & ((\cycleCount0|Add1~25 ) # (GND)))
// \cycleCount0|Add1~27  = CARRY((!\cycleCount0|Add1~25 ) # (!\cycleCount0|selectCount [13]))

	.dataa(\cycleCount0|selectCount [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~25 ),
	.combout(\cycleCount0|Add1~26_combout ),
	.cout(\cycleCount0|Add1~27 ));
// synopsys translate_off
defparam \cycleCount0|Add1~26 .lut_mask = 16'h5A5F;
defparam \cycleCount0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N27
dffeas \cycleCount0|selectCount[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[13] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N28
cycloneive_lcell_comb \cycleCount0|Add1~28 (
// Equation(s):
// \cycleCount0|Add1~28_combout  = (\cycleCount0|selectCount [14] & (\cycleCount0|Add1~27  $ (GND))) # (!\cycleCount0|selectCount [14] & (!\cycleCount0|Add1~27  & VCC))
// \cycleCount0|Add1~29  = CARRY((\cycleCount0|selectCount [14] & !\cycleCount0|Add1~27 ))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~27 ),
	.combout(\cycleCount0|Add1~28_combout ),
	.cout(\cycleCount0|Add1~29 ));
// synopsys translate_off
defparam \cycleCount0|Add1~28 .lut_mask = 16'hC30C;
defparam \cycleCount0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N29
dffeas \cycleCount0|selectCount[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[14] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y34_N30
cycloneive_lcell_comb \cycleCount0|Add1~30 (
// Equation(s):
// \cycleCount0|Add1~30_combout  = (\cycleCount0|selectCount [15] & (!\cycleCount0|Add1~29 )) # (!\cycleCount0|selectCount [15] & ((\cycleCount0|Add1~29 ) # (GND)))
// \cycleCount0|Add1~31  = CARRY((!\cycleCount0|Add1~29 ) # (!\cycleCount0|selectCount [15]))

	.dataa(\cycleCount0|selectCount [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~29 ),
	.combout(\cycleCount0|Add1~30_combout ),
	.cout(\cycleCount0|Add1~31 ));
// synopsys translate_off
defparam \cycleCount0|Add1~30 .lut_mask = 16'h5A5F;
defparam \cycleCount0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y34_N31
dffeas \cycleCount0|selectCount[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[15] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y34_N24
cycloneive_lcell_comb \cycleCount0|Equal0~3 (
// Equation(s):
// \cycleCount0|Equal0~3_combout  = (\cycleCount0|selectCount [12] & (\cycleCount0|selectCount [14] & (\cycleCount0|selectCount [13] & \cycleCount0|selectCount [15])))

	.dataa(\cycleCount0|selectCount [12]),
	.datab(\cycleCount0|selectCount [14]),
	.datac(\cycleCount0|selectCount [13]),
	.datad(\cycleCount0|selectCount [15]),
	.cin(gnd),
	.combout(\cycleCount0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|Equal0~3 .lut_mask = 16'h8000;
defparam \cycleCount0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y34_N12
cycloneive_lcell_comb \cycleCount0|Equal0~2 (
// Equation(s):
// \cycleCount0|Equal0~2_combout  = (\cycleCount0|selectCount [8] & (\cycleCount0|selectCount [11] & (\cycleCount0|selectCount [10] & \cycleCount0|selectCount [9])))

	.dataa(\cycleCount0|selectCount [8]),
	.datab(\cycleCount0|selectCount [11]),
	.datac(\cycleCount0|selectCount [10]),
	.datad(\cycleCount0|selectCount [9]),
	.cin(gnd),
	.combout(\cycleCount0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|Equal0~2 .lut_mask = 16'h8000;
defparam \cycleCount0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y34_N30
cycloneive_lcell_comb \cycleCount0|Equal0~4 (
// Equation(s):
// \cycleCount0|Equal0~4_combout  = (\cycleCount0|Equal0~1_combout  & (\cycleCount0|Equal0~0_combout  & (\cycleCount0|Equal0~3_combout  & \cycleCount0|Equal0~2_combout )))

	.dataa(\cycleCount0|Equal0~1_combout ),
	.datab(\cycleCount0|Equal0~0_combout ),
	.datac(\cycleCount0|Equal0~3_combout ),
	.datad(\cycleCount0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cycleCount0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|Equal0~4 .lut_mask = 16'h8000;
defparam \cycleCount0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N0
cycloneive_lcell_comb \cycleCount0|Add1~32 (
// Equation(s):
// \cycleCount0|Add1~32_combout  = (\cycleCount0|selectCount [16] & (\cycleCount0|Add1~31  $ (GND))) # (!\cycleCount0|selectCount [16] & (!\cycleCount0|Add1~31  & VCC))
// \cycleCount0|Add1~33  = CARRY((\cycleCount0|selectCount [16] & !\cycleCount0|Add1~31 ))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~31 ),
	.combout(\cycleCount0|Add1~32_combout ),
	.cout(\cycleCount0|Add1~33 ));
// synopsys translate_off
defparam \cycleCount0|Add1~32 .lut_mask = 16'hC30C;
defparam \cycleCount0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N1
dffeas \cycleCount0|selectCount[16] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[16] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N2
cycloneive_lcell_comb \cycleCount0|Add1~34 (
// Equation(s):
// \cycleCount0|Add1~34_combout  = (\cycleCount0|selectCount [17] & (!\cycleCount0|Add1~33 )) # (!\cycleCount0|selectCount [17] & ((\cycleCount0|Add1~33 ) # (GND)))
// \cycleCount0|Add1~35  = CARRY((!\cycleCount0|Add1~33 ) # (!\cycleCount0|selectCount [17]))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~33 ),
	.combout(\cycleCount0|Add1~34_combout ),
	.cout(\cycleCount0|Add1~35 ));
// synopsys translate_off
defparam \cycleCount0|Add1~34 .lut_mask = 16'h3C3F;
defparam \cycleCount0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N3
dffeas \cycleCount0|selectCount[17] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[17] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N4
cycloneive_lcell_comb \cycleCount0|Add1~36 (
// Equation(s):
// \cycleCount0|Add1~36_combout  = (\cycleCount0|selectCount [18] & (\cycleCount0|Add1~35  $ (GND))) # (!\cycleCount0|selectCount [18] & (!\cycleCount0|Add1~35  & VCC))
// \cycleCount0|Add1~37  = CARRY((\cycleCount0|selectCount [18] & !\cycleCount0|Add1~35 ))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~35 ),
	.combout(\cycleCount0|Add1~36_combout ),
	.cout(\cycleCount0|Add1~37 ));
// synopsys translate_off
defparam \cycleCount0|Add1~36 .lut_mask = 16'hC30C;
defparam \cycleCount0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N5
dffeas \cycleCount0|selectCount[18] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[18] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N6
cycloneive_lcell_comb \cycleCount0|Add1~38 (
// Equation(s):
// \cycleCount0|Add1~38_combout  = (\cycleCount0|selectCount [19] & (!\cycleCount0|Add1~37 )) # (!\cycleCount0|selectCount [19] & ((\cycleCount0|Add1~37 ) # (GND)))
// \cycleCount0|Add1~39  = CARRY((!\cycleCount0|Add1~37 ) # (!\cycleCount0|selectCount [19]))

	.dataa(\cycleCount0|selectCount [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~37 ),
	.combout(\cycleCount0|Add1~38_combout ),
	.cout(\cycleCount0|Add1~39 ));
// synopsys translate_off
defparam \cycleCount0|Add1~38 .lut_mask = 16'h5A5F;
defparam \cycleCount0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N7
dffeas \cycleCount0|selectCount[19] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[19] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N8
cycloneive_lcell_comb \cycleCount0|Add1~40 (
// Equation(s):
// \cycleCount0|Add1~40_combout  = (\cycleCount0|selectCount [20] & (\cycleCount0|Add1~39  $ (GND))) # (!\cycleCount0|selectCount [20] & (!\cycleCount0|Add1~39  & VCC))
// \cycleCount0|Add1~41  = CARRY((\cycleCount0|selectCount [20] & !\cycleCount0|Add1~39 ))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~39 ),
	.combout(\cycleCount0|Add1~40_combout ),
	.cout(\cycleCount0|Add1~41 ));
// synopsys translate_off
defparam \cycleCount0|Add1~40 .lut_mask = 16'hC30C;
defparam \cycleCount0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N9
dffeas \cycleCount0|selectCount[20] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[20] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N10
cycloneive_lcell_comb \cycleCount0|Add1~42 (
// Equation(s):
// \cycleCount0|Add1~42_combout  = (\cycleCount0|selectCount [21] & (!\cycleCount0|Add1~41 )) # (!\cycleCount0|selectCount [21] & ((\cycleCount0|Add1~41 ) # (GND)))
// \cycleCount0|Add1~43  = CARRY((!\cycleCount0|Add1~41 ) # (!\cycleCount0|selectCount [21]))

	.dataa(\cycleCount0|selectCount [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~41 ),
	.combout(\cycleCount0|Add1~42_combout ),
	.cout(\cycleCount0|Add1~43 ));
// synopsys translate_off
defparam \cycleCount0|Add1~42 .lut_mask = 16'h5A5F;
defparam \cycleCount0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N11
dffeas \cycleCount0|selectCount[21] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[21] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N12
cycloneive_lcell_comb \cycleCount0|Add1~44 (
// Equation(s):
// \cycleCount0|Add1~44_combout  = (\cycleCount0|selectCount [22] & (\cycleCount0|Add1~43  $ (GND))) # (!\cycleCount0|selectCount [22] & (!\cycleCount0|Add1~43  & VCC))
// \cycleCount0|Add1~45  = CARRY((\cycleCount0|selectCount [22] & !\cycleCount0|Add1~43 ))

	.dataa(\cycleCount0|selectCount [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~43 ),
	.combout(\cycleCount0|Add1~44_combout ),
	.cout(\cycleCount0|Add1~45 ));
// synopsys translate_off
defparam \cycleCount0|Add1~44 .lut_mask = 16'hA50A;
defparam \cycleCount0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N13
dffeas \cycleCount0|selectCount[22] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[22] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N14
cycloneive_lcell_comb \cycleCount0|Add1~46 (
// Equation(s):
// \cycleCount0|Add1~46_combout  = (\cycleCount0|selectCount [23] & (!\cycleCount0|Add1~45 )) # (!\cycleCount0|selectCount [23] & ((\cycleCount0|Add1~45 ) # (GND)))
// \cycleCount0|Add1~47  = CARRY((!\cycleCount0|Add1~45 ) # (!\cycleCount0|selectCount [23]))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~45 ),
	.combout(\cycleCount0|Add1~46_combout ),
	.cout(\cycleCount0|Add1~47 ));
// synopsys translate_off
defparam \cycleCount0|Add1~46 .lut_mask = 16'h3C3F;
defparam \cycleCount0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N15
dffeas \cycleCount0|selectCount[23] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[23] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N16
cycloneive_lcell_comb \cycleCount0|Add1~48 (
// Equation(s):
// \cycleCount0|Add1~48_combout  = (\cycleCount0|selectCount [24] & (\cycleCount0|Add1~47  $ (GND))) # (!\cycleCount0|selectCount [24] & (!\cycleCount0|Add1~47  & VCC))
// \cycleCount0|Add1~49  = CARRY((\cycleCount0|selectCount [24] & !\cycleCount0|Add1~47 ))

	.dataa(\cycleCount0|selectCount [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~47 ),
	.combout(\cycleCount0|Add1~48_combout ),
	.cout(\cycleCount0|Add1~49 ));
// synopsys translate_off
defparam \cycleCount0|Add1~48 .lut_mask = 16'hA50A;
defparam \cycleCount0|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N0
cycloneive_lcell_comb \cycleCount0|selectCount~2 (
// Equation(s):
// \cycleCount0|selectCount~2_combout  = (\cycleCount0|Add1~48_combout  & ((!\cycleCount0|Equal0~9_combout ) # (!\cycleCount0|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\cycleCount0|Equal0~4_combout ),
	.datac(\cycleCount0|Equal0~9_combout ),
	.datad(\cycleCount0|Add1~48_combout ),
	.cin(gnd),
	.combout(\cycleCount0|selectCount~2_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|selectCount~2 .lut_mask = 16'h3F00;
defparam \cycleCount0|selectCount~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y33_N1
dffeas \cycleCount0|selectCount[24] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|selectCount~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[24] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N18
cycloneive_lcell_comb \cycleCount0|Add1~50 (
// Equation(s):
// \cycleCount0|Add1~50_combout  = (\cycleCount0|selectCount [25] & (!\cycleCount0|Add1~49 )) # (!\cycleCount0|selectCount [25] & ((\cycleCount0|Add1~49 ) # (GND)))
// \cycleCount0|Add1~51  = CARRY((!\cycleCount0|Add1~49 ) # (!\cycleCount0|selectCount [25]))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~49 ),
	.combout(\cycleCount0|Add1~50_combout ),
	.cout(\cycleCount0|Add1~51 ));
// synopsys translate_off
defparam \cycleCount0|Add1~50 .lut_mask = 16'h3C3F;
defparam \cycleCount0|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N19
dffeas \cycleCount0|selectCount[25] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[25] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N20
cycloneive_lcell_comb \cycleCount0|Add1~52 (
// Equation(s):
// \cycleCount0|Add1~52_combout  = (\cycleCount0|selectCount [26] & (\cycleCount0|Add1~51  $ (GND))) # (!\cycleCount0|selectCount [26] & (!\cycleCount0|Add1~51  & VCC))
// \cycleCount0|Add1~53  = CARRY((\cycleCount0|selectCount [26] & !\cycleCount0|Add1~51 ))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~51 ),
	.combout(\cycleCount0|Add1~52_combout ),
	.cout(\cycleCount0|Add1~53 ));
// synopsys translate_off
defparam \cycleCount0|Add1~52 .lut_mask = 16'hC30C;
defparam \cycleCount0|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N21
dffeas \cycleCount0|selectCount[26] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[26] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N22
cycloneive_lcell_comb \cycleCount0|Add1~54 (
// Equation(s):
// \cycleCount0|Add1~54_combout  = (\cycleCount0|selectCount [27] & (!\cycleCount0|Add1~53 )) # (!\cycleCount0|selectCount [27] & ((\cycleCount0|Add1~53 ) # (GND)))
// \cycleCount0|Add1~55  = CARRY((!\cycleCount0|Add1~53 ) # (!\cycleCount0|selectCount [27]))

	.dataa(\cycleCount0|selectCount [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~53 ),
	.combout(\cycleCount0|Add1~54_combout ),
	.cout(\cycleCount0|Add1~55 ));
// synopsys translate_off
defparam \cycleCount0|Add1~54 .lut_mask = 16'h5A5F;
defparam \cycleCount0|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N23
dffeas \cycleCount0|selectCount[27] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[27] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N10
cycloneive_lcell_comb \cycleCount0|Equal0~7 (
// Equation(s):
// \cycleCount0|Equal0~7_combout  = (!\cycleCount0|selectCount [24] & (!\cycleCount0|selectCount [27] & (!\cycleCount0|selectCount [26] & !\cycleCount0|selectCount [25])))

	.dataa(\cycleCount0|selectCount [24]),
	.datab(\cycleCount0|selectCount [27]),
	.datac(\cycleCount0|selectCount [26]),
	.datad(\cycleCount0|selectCount [25]),
	.cin(gnd),
	.combout(\cycleCount0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|Equal0~7 .lut_mask = 16'h0001;
defparam \cycleCount0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N20
cycloneive_lcell_comb \cycleCount0|Equal0~5 (
// Equation(s):
// \cycleCount0|Equal0~5_combout  = (\cycleCount0|selectCount [19] & (\cycleCount0|selectCount [18] & (\cycleCount0|selectCount [16] & \cycleCount0|selectCount [17])))

	.dataa(\cycleCount0|selectCount [19]),
	.datab(\cycleCount0|selectCount [18]),
	.datac(\cycleCount0|selectCount [16]),
	.datad(\cycleCount0|selectCount [17]),
	.cin(gnd),
	.combout(\cycleCount0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|Equal0~5 .lut_mask = 16'h8000;
defparam \cycleCount0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N22
cycloneive_lcell_comb \cycleCount0|Equal0~6 (
// Equation(s):
// \cycleCount0|Equal0~6_combout  = (\cycleCount0|selectCount [20] & (\cycleCount0|selectCount [23] & (\cycleCount0|selectCount [22] & \cycleCount0|selectCount [21])))

	.dataa(\cycleCount0|selectCount [20]),
	.datab(\cycleCount0|selectCount [23]),
	.datac(\cycleCount0|selectCount [22]),
	.datad(\cycleCount0|selectCount [21]),
	.cin(gnd),
	.combout(\cycleCount0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|Equal0~6 .lut_mask = 16'h8000;
defparam \cycleCount0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N24
cycloneive_lcell_comb \cycleCount0|Add1~56 (
// Equation(s):
// \cycleCount0|Add1~56_combout  = (\cycleCount0|selectCount [28] & (\cycleCount0|Add1~55  $ (GND))) # (!\cycleCount0|selectCount [28] & (!\cycleCount0|Add1~55  & VCC))
// \cycleCount0|Add1~57  = CARRY((\cycleCount0|selectCount [28] & !\cycleCount0|Add1~55 ))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~55 ),
	.combout(\cycleCount0|Add1~56_combout ),
	.cout(\cycleCount0|Add1~57 ));
// synopsys translate_off
defparam \cycleCount0|Add1~56 .lut_mask = 16'hC30C;
defparam \cycleCount0|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N25
dffeas \cycleCount0|selectCount[28] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[28] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N26
cycloneive_lcell_comb \cycleCount0|Add1~58 (
// Equation(s):
// \cycleCount0|Add1~58_combout  = (\cycleCount0|selectCount [29] & (!\cycleCount0|Add1~57 )) # (!\cycleCount0|selectCount [29] & ((\cycleCount0|Add1~57 ) # (GND)))
// \cycleCount0|Add1~59  = CARRY((!\cycleCount0|Add1~57 ) # (!\cycleCount0|selectCount [29]))

	.dataa(\cycleCount0|selectCount [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~57 ),
	.combout(\cycleCount0|Add1~58_combout ),
	.cout(\cycleCount0|Add1~59 ));
// synopsys translate_off
defparam \cycleCount0|Add1~58 .lut_mask = 16'h5A5F;
defparam \cycleCount0|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N27
dffeas \cycleCount0|selectCount[29] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[29] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N28
cycloneive_lcell_comb \cycleCount0|Add1~60 (
// Equation(s):
// \cycleCount0|Add1~60_combout  = (\cycleCount0|selectCount [30] & (\cycleCount0|Add1~59  $ (GND))) # (!\cycleCount0|selectCount [30] & (!\cycleCount0|Add1~59  & VCC))
// \cycleCount0|Add1~61  = CARRY((\cycleCount0|selectCount [30] & !\cycleCount0|Add1~59 ))

	.dataa(gnd),
	.datab(\cycleCount0|selectCount [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|Add1~59 ),
	.combout(\cycleCount0|Add1~60_combout ),
	.cout(\cycleCount0|Add1~61 ));
// synopsys translate_off
defparam \cycleCount0|Add1~60 .lut_mask = 16'hC30C;
defparam \cycleCount0|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N29
dffeas \cycleCount0|selectCount[30] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[30] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N30
cycloneive_lcell_comb \cycleCount0|Add1~62 (
// Equation(s):
// \cycleCount0|Add1~62_combout  = \cycleCount0|selectCount [31] $ (\cycleCount0|Add1~61 )

	.dataa(\cycleCount0|selectCount [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cycleCount0|Add1~61 ),
	.combout(\cycleCount0|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|Add1~62 .lut_mask = 16'h5A5A;
defparam \cycleCount0|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y33_N31
dffeas \cycleCount0|selectCount[31] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|Add1~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|selectCount [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|selectCount[31] .is_wysiwyg = "true";
defparam \cycleCount0|selectCount[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y33_N8
cycloneive_lcell_comb \cycleCount0|Equal0~8 (
// Equation(s):
// \cycleCount0|Equal0~8_combout  = (!\cycleCount0|selectCount [28] & (!\cycleCount0|selectCount [30] & (!\cycleCount0|selectCount [29] & !\cycleCount0|selectCount [31])))

	.dataa(\cycleCount0|selectCount [28]),
	.datab(\cycleCount0|selectCount [30]),
	.datac(\cycleCount0|selectCount [29]),
	.datad(\cycleCount0|selectCount [31]),
	.cin(gnd),
	.combout(\cycleCount0|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|Equal0~8 .lut_mask = 16'h0001;
defparam \cycleCount0|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N28
cycloneive_lcell_comb \cycleCount0|Equal0~9 (
// Equation(s):
// \cycleCount0|Equal0~9_combout  = (\cycleCount0|Equal0~7_combout  & (\cycleCount0|Equal0~5_combout  & (\cycleCount0|Equal0~6_combout  & \cycleCount0|Equal0~8_combout )))

	.dataa(\cycleCount0|Equal0~7_combout ),
	.datab(\cycleCount0|Equal0~5_combout ),
	.datac(\cycleCount0|Equal0~6_combout ),
	.datad(\cycleCount0|Equal0~8_combout ),
	.cin(gnd),
	.combout(\cycleCount0|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|Equal0~9 .lut_mask = 16'h8000;
defparam \cycleCount0|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N18
cycloneive_lcell_comb \cycleCount0|Equal0~10 (
// Equation(s):
// \cycleCount0|Equal0~10_combout  = (\cycleCount0|Equal0~9_combout  & \cycleCount0|Equal0~4_combout )

	.dataa(gnd),
	.datab(\cycleCount0|Equal0~9_combout ),
	.datac(gnd),
	.datad(\cycleCount0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\cycleCount0|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|Equal0~10 .lut_mask = 16'hCC00;
defparam \cycleCount0|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N30
cycloneive_lcell_comb \cycleCount0|cycle_selectorA[1]~0 (
// Equation(s):
// \cycleCount0|cycle_selectorA[1]~0_combout  = (\cycleCount0|Equal0~9_combout  & (\reset1~q  & \cycleCount0|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\cycleCount0|Equal0~9_combout ),
	.datac(\reset1~q ),
	.datad(\cycleCount0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\cycleCount0|cycle_selectorA[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|cycle_selectorA[1]~0 .lut_mask = 16'hC000;
defparam \cycleCount0|cycle_selectorA[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N24
cycloneive_lcell_comb \cycleCount0|cycle_selectorA~1 (
// Equation(s):
// \cycleCount0|cycle_selectorA~1_combout  = (\cycleCount0|Equal0~9_combout  & ((\cycleCount0|Equal0~4_combout  & (\cycleCount0|cycle_selectorA [3])) # (!\cycleCount0|Equal0~4_combout  & ((\cycleCount0|cycle_selectorA [0]))))) # 
// (!\cycleCount0|Equal0~9_combout  & (((\cycleCount0|cycle_selectorA [0]))))

	.dataa(\cycleCount0|cycle_selectorA [3]),
	.datab(\cycleCount0|Equal0~9_combout ),
	.datac(\cycleCount0|cycle_selectorA [0]),
	.datad(\cycleCount0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\cycleCount0|cycle_selectorA~1_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|cycle_selectorA~1 .lut_mask = 16'hB8F0;
defparam \cycleCount0|cycle_selectorA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y33_N25
dffeas \cycleCount0|cycle_selectorA[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|cycle_selectorA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|cycle_selectorA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|cycle_selectorA[0] .is_wysiwyg = "true";
defparam \cycleCount0|cycle_selectorA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N2
cycloneive_lcell_comb \cycleCount0|LEDB[7]~1 (
// Equation(s):
// \cycleCount0|LEDB[7]~1_combout  = (\cycleCount0|cycle_selectorA [3] & \cycleCount0|cycle_selectorA [2])

	.dataa(\cycleCount0|cycle_selectorA [3]),
	.datab(gnd),
	.datac(\cycleCount0|cycle_selectorA [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cycleCount0|LEDB[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB[7]~1 .lut_mask = 16'hA0A0;
defparam \cycleCount0|LEDB[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N26
cycloneive_lcell_comb \cycleCount0|cycle_selectorA[1]~2 (
// Equation(s):
// \cycleCount0|cycle_selectorA[1]~2_combout  = (\cycleCount0|cycle_selectorA[1]~0_combout  & ((\cycleCount0|cycle_selectorA [0]) # ((!\cycleCount0|LEDB[7]~1_combout ) # (!\cycleCount0|cycle_selectorA [1])))) # (!\cycleCount0|cycle_selectorA[1]~0_combout  & 
// (((\cycleCount0|cycle_selectorA [1]))))

	.dataa(\cycleCount0|cycle_selectorA[1]~0_combout ),
	.datab(\cycleCount0|cycle_selectorA [0]),
	.datac(\cycleCount0|cycle_selectorA [1]),
	.datad(\cycleCount0|LEDB[7]~1_combout ),
	.cin(gnd),
	.combout(\cycleCount0|cycle_selectorA[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|cycle_selectorA[1]~2 .lut_mask = 16'hDAFA;
defparam \cycleCount0|cycle_selectorA[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y33_N27
dffeas \cycleCount0|cycle_selectorA[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|cycle_selectorA[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|cycle_selectorA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|cycle_selectorA[1] .is_wysiwyg = "true";
defparam \cycleCount0|cycle_selectorA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N4
cycloneive_lcell_comb \cycleCount0|cycle_selectorA[2]~3 (
// Equation(s):
// \cycleCount0|cycle_selectorA[2]~3_combout  = (\cycleCount0|Equal0~10_combout  & (((\cycleCount0|cycle_selectorA [1]) # (!\cycleCount0|cycle_selectorA [2])) # (!\cycleCount0|cycle_selectorA [3]))) # (!\cycleCount0|Equal0~10_combout  & 
// (((\cycleCount0|cycle_selectorA [2]))))

	.dataa(\cycleCount0|cycle_selectorA [3]),
	.datab(\cycleCount0|Equal0~10_combout ),
	.datac(\cycleCount0|cycle_selectorA [2]),
	.datad(\cycleCount0|cycle_selectorA [1]),
	.cin(gnd),
	.combout(\cycleCount0|cycle_selectorA[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|cycle_selectorA[2]~3 .lut_mask = 16'hFC7C;
defparam \cycleCount0|cycle_selectorA[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y33_N5
dffeas \cycleCount0|cycle_selectorA[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|cycle_selectorA[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|cycle_selectorA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|cycle_selectorA[2] .is_wysiwyg = "true";
defparam \cycleCount0|cycle_selectorA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N6
cycloneive_lcell_comb \cycleCount0|cycle_selectorA[3]~4 (
// Equation(s):
// \cycleCount0|cycle_selectorA[3]~4_combout  = (\cycleCount0|Equal0~9_combout  & ((\cycleCount0|cycle_selectorA [3] & ((\cycleCount0|cycle_selectorA [2]) # (!\cycleCount0|Equal0~4_combout ))) # (!\cycleCount0|cycle_selectorA [3] & 
// ((\cycleCount0|Equal0~4_combout ))))) # (!\cycleCount0|Equal0~9_combout  & (((\cycleCount0|cycle_selectorA [3]))))

	.dataa(\cycleCount0|Equal0~9_combout ),
	.datab(\cycleCount0|cycle_selectorA [2]),
	.datac(\cycleCount0|cycle_selectorA [3]),
	.datad(\cycleCount0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\cycleCount0|cycle_selectorA[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|cycle_selectorA[3]~4 .lut_mask = 16'hDAF0;
defparam \cycleCount0|cycle_selectorA[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y33_N7
dffeas \cycleCount0|cycle_selectorA[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|cycle_selectorA[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|cycle_selectorA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|cycle_selectorA[3] .is_wysiwyg = "true";
defparam \cycleCount0|cycle_selectorA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N8
cycloneive_lcell_comb \cycleCount0|LEDB[7]~0 (
// Equation(s):
// \cycleCount0|LEDB[7]~0_combout  = (\cycleCount0|cycle_selectorA [3] & ((\cycleCount0|cycle_selectorA [1]) # (!\cycleCount0|cycle_selectorA [2])))

	.dataa(\cycleCount0|cycle_selectorA [3]),
	.datab(\cycleCount0|cycle_selectorA [1]),
	.datac(\cycleCount0|cycle_selectorA [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cycleCount0|LEDB[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB[7]~0 .lut_mask = 16'h8A8A;
defparam \cycleCount0|LEDB[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N0
cycloneive_lcell_comb \cycleCount0|count[0]~32 (
// Equation(s):
// \cycleCount0|count[0]~32_combout  = (\control0|systemStopped~q  & (\cycleCount0|count [0] & VCC)) # (!\control0|systemStopped~q  & (\cycleCount0|count [0] $ (VCC)))
// \cycleCount0|count[0]~33  = CARRY((!\control0|systemStopped~q  & \cycleCount0|count [0]))

	.dataa(\control0|systemStopped~q ),
	.datab(\cycleCount0|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cycleCount0|count[0]~32_combout ),
	.cout(\cycleCount0|count[0]~33 ));
// synopsys translate_off
defparam \cycleCount0|count[0]~32 .lut_mask = 16'h9944;
defparam \cycleCount0|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y39_N1
dffeas \cycleCount0|count[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[0] .is_wysiwyg = "true";
defparam \cycleCount0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N2
cycloneive_lcell_comb \cycleCount0|count[1]~34 (
// Equation(s):
// \cycleCount0|count[1]~34_combout  = (\cycleCount0|count [1] & (!\cycleCount0|count[0]~33 )) # (!\cycleCount0|count [1] & ((\cycleCount0|count[0]~33 ) # (GND)))
// \cycleCount0|count[1]~35  = CARRY((!\cycleCount0|count[0]~33 ) # (!\cycleCount0|count [1]))

	.dataa(gnd),
	.datab(\cycleCount0|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[0]~33 ),
	.combout(\cycleCount0|count[1]~34_combout ),
	.cout(\cycleCount0|count[1]~35 ));
// synopsys translate_off
defparam \cycleCount0|count[1]~34 .lut_mask = 16'h3C3F;
defparam \cycleCount0|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N3
dffeas \cycleCount0|count[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[1] .is_wysiwyg = "true";
defparam \cycleCount0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N4
cycloneive_lcell_comb \cycleCount0|count[2]~36 (
// Equation(s):
// \cycleCount0|count[2]~36_combout  = (\cycleCount0|count [2] & (\cycleCount0|count[1]~35  $ (GND))) # (!\cycleCount0|count [2] & (!\cycleCount0|count[1]~35  & VCC))
// \cycleCount0|count[2]~37  = CARRY((\cycleCount0|count [2] & !\cycleCount0|count[1]~35 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[1]~35 ),
	.combout(\cycleCount0|count[2]~36_combout ),
	.cout(\cycleCount0|count[2]~37 ));
// synopsys translate_off
defparam \cycleCount0|count[2]~36 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N5
dffeas \cycleCount0|count[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[2] .is_wysiwyg = "true";
defparam \cycleCount0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N6
cycloneive_lcell_comb \cycleCount0|count[3]~38 (
// Equation(s):
// \cycleCount0|count[3]~38_combout  = (\cycleCount0|count [3] & (!\cycleCount0|count[2]~37 )) # (!\cycleCount0|count [3] & ((\cycleCount0|count[2]~37 ) # (GND)))
// \cycleCount0|count[3]~39  = CARRY((!\cycleCount0|count[2]~37 ) # (!\cycleCount0|count [3]))

	.dataa(\cycleCount0|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[2]~37 ),
	.combout(\cycleCount0|count[3]~38_combout ),
	.cout(\cycleCount0|count[3]~39 ));
// synopsys translate_off
defparam \cycleCount0|count[3]~38 .lut_mask = 16'h5A5F;
defparam \cycleCount0|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N7
dffeas \cycleCount0|count[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[3] .is_wysiwyg = "true";
defparam \cycleCount0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N8
cycloneive_lcell_comb \cycleCount0|count[4]~40 (
// Equation(s):
// \cycleCount0|count[4]~40_combout  = (\cycleCount0|count [4] & (\cycleCount0|count[3]~39  $ (GND))) # (!\cycleCount0|count [4] & (!\cycleCount0|count[3]~39  & VCC))
// \cycleCount0|count[4]~41  = CARRY((\cycleCount0|count [4] & !\cycleCount0|count[3]~39 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[3]~39 ),
	.combout(\cycleCount0|count[4]~40_combout ),
	.cout(\cycleCount0|count[4]~41 ));
// synopsys translate_off
defparam \cycleCount0|count[4]~40 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N9
dffeas \cycleCount0|count[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[4] .is_wysiwyg = "true";
defparam \cycleCount0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N10
cycloneive_lcell_comb \cycleCount0|count[5]~42 (
// Equation(s):
// \cycleCount0|count[5]~42_combout  = (\cycleCount0|count [5] & (!\cycleCount0|count[4]~41 )) # (!\cycleCount0|count [5] & ((\cycleCount0|count[4]~41 ) # (GND)))
// \cycleCount0|count[5]~43  = CARRY((!\cycleCount0|count[4]~41 ) # (!\cycleCount0|count [5]))

	.dataa(\cycleCount0|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[4]~41 ),
	.combout(\cycleCount0|count[5]~42_combout ),
	.cout(\cycleCount0|count[5]~43 ));
// synopsys translate_off
defparam \cycleCount0|count[5]~42 .lut_mask = 16'h5A5F;
defparam \cycleCount0|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N11
dffeas \cycleCount0|count[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[5] .is_wysiwyg = "true";
defparam \cycleCount0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N12
cycloneive_lcell_comb \cycleCount0|count[6]~44 (
// Equation(s):
// \cycleCount0|count[6]~44_combout  = (\cycleCount0|count [6] & (\cycleCount0|count[5]~43  $ (GND))) # (!\cycleCount0|count [6] & (!\cycleCount0|count[5]~43  & VCC))
// \cycleCount0|count[6]~45  = CARRY((\cycleCount0|count [6] & !\cycleCount0|count[5]~43 ))

	.dataa(\cycleCount0|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[5]~43 ),
	.combout(\cycleCount0|count[6]~44_combout ),
	.cout(\cycleCount0|count[6]~45 ));
// synopsys translate_off
defparam \cycleCount0|count[6]~44 .lut_mask = 16'hA50A;
defparam \cycleCount0|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N13
dffeas \cycleCount0|count[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[6] .is_wysiwyg = "true";
defparam \cycleCount0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N14
cycloneive_lcell_comb \cycleCount0|count[7]~46 (
// Equation(s):
// \cycleCount0|count[7]~46_combout  = (\cycleCount0|count [7] & (!\cycleCount0|count[6]~45 )) # (!\cycleCount0|count [7] & ((\cycleCount0|count[6]~45 ) # (GND)))
// \cycleCount0|count[7]~47  = CARRY((!\cycleCount0|count[6]~45 ) # (!\cycleCount0|count [7]))

	.dataa(gnd),
	.datab(\cycleCount0|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[6]~45 ),
	.combout(\cycleCount0|count[7]~46_combout ),
	.cout(\cycleCount0|count[7]~47 ));
// synopsys translate_off
defparam \cycleCount0|count[7]~46 .lut_mask = 16'h3C3F;
defparam \cycleCount0|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N15
dffeas \cycleCount0|count[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[7] .is_wysiwyg = "true";
defparam \cycleCount0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N16
cycloneive_lcell_comb \cycleCount0|count[8]~48 (
// Equation(s):
// \cycleCount0|count[8]~48_combout  = (\cycleCount0|count [8] & (\cycleCount0|count[7]~47  $ (GND))) # (!\cycleCount0|count [8] & (!\cycleCount0|count[7]~47  & VCC))
// \cycleCount0|count[8]~49  = CARRY((\cycleCount0|count [8] & !\cycleCount0|count[7]~47 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[7]~47 ),
	.combout(\cycleCount0|count[8]~48_combout ),
	.cout(\cycleCount0|count[8]~49 ));
// synopsys translate_off
defparam \cycleCount0|count[8]~48 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N17
dffeas \cycleCount0|count[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[8] .is_wysiwyg = "true";
defparam \cycleCount0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N18
cycloneive_lcell_comb \cycleCount0|count[9]~50 (
// Equation(s):
// \cycleCount0|count[9]~50_combout  = (\cycleCount0|count [9] & (!\cycleCount0|count[8]~49 )) # (!\cycleCount0|count [9] & ((\cycleCount0|count[8]~49 ) # (GND)))
// \cycleCount0|count[9]~51  = CARRY((!\cycleCount0|count[8]~49 ) # (!\cycleCount0|count [9]))

	.dataa(gnd),
	.datab(\cycleCount0|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[8]~49 ),
	.combout(\cycleCount0|count[9]~50_combout ),
	.cout(\cycleCount0|count[9]~51 ));
// synopsys translate_off
defparam \cycleCount0|count[9]~50 .lut_mask = 16'h3C3F;
defparam \cycleCount0|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N19
dffeas \cycleCount0|count[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[9] .is_wysiwyg = "true";
defparam \cycleCount0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N20
cycloneive_lcell_comb \cycleCount0|count[10]~52 (
// Equation(s):
// \cycleCount0|count[10]~52_combout  = (\cycleCount0|count [10] & (\cycleCount0|count[9]~51  $ (GND))) # (!\cycleCount0|count [10] & (!\cycleCount0|count[9]~51  & VCC))
// \cycleCount0|count[10]~53  = CARRY((\cycleCount0|count [10] & !\cycleCount0|count[9]~51 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[9]~51 ),
	.combout(\cycleCount0|count[10]~52_combout ),
	.cout(\cycleCount0|count[10]~53 ));
// synopsys translate_off
defparam \cycleCount0|count[10]~52 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N21
dffeas \cycleCount0|count[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[10] .is_wysiwyg = "true";
defparam \cycleCount0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N22
cycloneive_lcell_comb \cycleCount0|count[11]~54 (
// Equation(s):
// \cycleCount0|count[11]~54_combout  = (\cycleCount0|count [11] & (!\cycleCount0|count[10]~53 )) # (!\cycleCount0|count [11] & ((\cycleCount0|count[10]~53 ) # (GND)))
// \cycleCount0|count[11]~55  = CARRY((!\cycleCount0|count[10]~53 ) # (!\cycleCount0|count [11]))

	.dataa(\cycleCount0|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[10]~53 ),
	.combout(\cycleCount0|count[11]~54_combout ),
	.cout(\cycleCount0|count[11]~55 ));
// synopsys translate_off
defparam \cycleCount0|count[11]~54 .lut_mask = 16'h5A5F;
defparam \cycleCount0|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N23
dffeas \cycleCount0|count[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[11] .is_wysiwyg = "true";
defparam \cycleCount0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N24
cycloneive_lcell_comb \cycleCount0|count[12]~56 (
// Equation(s):
// \cycleCount0|count[12]~56_combout  = (\cycleCount0|count [12] & (\cycleCount0|count[11]~55  $ (GND))) # (!\cycleCount0|count [12] & (!\cycleCount0|count[11]~55  & VCC))
// \cycleCount0|count[12]~57  = CARRY((\cycleCount0|count [12] & !\cycleCount0|count[11]~55 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[11]~55 ),
	.combout(\cycleCount0|count[12]~56_combout ),
	.cout(\cycleCount0|count[12]~57 ));
// synopsys translate_off
defparam \cycleCount0|count[12]~56 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N25
dffeas \cycleCount0|count[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[12] .is_wysiwyg = "true";
defparam \cycleCount0|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N26
cycloneive_lcell_comb \cycleCount0|count[13]~58 (
// Equation(s):
// \cycleCount0|count[13]~58_combout  = (\cycleCount0|count [13] & (!\cycleCount0|count[12]~57 )) # (!\cycleCount0|count [13] & ((\cycleCount0|count[12]~57 ) # (GND)))
// \cycleCount0|count[13]~59  = CARRY((!\cycleCount0|count[12]~57 ) # (!\cycleCount0|count [13]))

	.dataa(\cycleCount0|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[12]~57 ),
	.combout(\cycleCount0|count[13]~58_combout ),
	.cout(\cycleCount0|count[13]~59 ));
// synopsys translate_off
defparam \cycleCount0|count[13]~58 .lut_mask = 16'h5A5F;
defparam \cycleCount0|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N27
dffeas \cycleCount0|count[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[13] .is_wysiwyg = "true";
defparam \cycleCount0|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N28
cycloneive_lcell_comb \cycleCount0|count[14]~60 (
// Equation(s):
// \cycleCount0|count[14]~60_combout  = (\cycleCount0|count [14] & (\cycleCount0|count[13]~59  $ (GND))) # (!\cycleCount0|count [14] & (!\cycleCount0|count[13]~59  & VCC))
// \cycleCount0|count[14]~61  = CARRY((\cycleCount0|count [14] & !\cycleCount0|count[13]~59 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[13]~59 ),
	.combout(\cycleCount0|count[14]~60_combout ),
	.cout(\cycleCount0|count[14]~61 ));
// synopsys translate_off
defparam \cycleCount0|count[14]~60 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N29
dffeas \cycleCount0|count[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[14] .is_wysiwyg = "true";
defparam \cycleCount0|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N30
cycloneive_lcell_comb \cycleCount0|count[15]~62 (
// Equation(s):
// \cycleCount0|count[15]~62_combout  = (\cycleCount0|count [15] & (!\cycleCount0|count[14]~61 )) # (!\cycleCount0|count [15] & ((\cycleCount0|count[14]~61 ) # (GND)))
// \cycleCount0|count[15]~63  = CARRY((!\cycleCount0|count[14]~61 ) # (!\cycleCount0|count [15]))

	.dataa(\cycleCount0|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[14]~61 ),
	.combout(\cycleCount0|count[15]~62_combout ),
	.cout(\cycleCount0|count[15]~63 ));
// synopsys translate_off
defparam \cycleCount0|count[15]~62 .lut_mask = 16'h5A5F;
defparam \cycleCount0|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y39_N31
dffeas \cycleCount0|count[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[15] .is_wysiwyg = "true";
defparam \cycleCount0|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N0
cycloneive_lcell_comb \cycleCount0|count[16]~64 (
// Equation(s):
// \cycleCount0|count[16]~64_combout  = (\cycleCount0|count [16] & (\cycleCount0|count[15]~63  $ (GND))) # (!\cycleCount0|count [16] & (!\cycleCount0|count[15]~63  & VCC))
// \cycleCount0|count[16]~65  = CARRY((\cycleCount0|count [16] & !\cycleCount0|count[15]~63 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[15]~63 ),
	.combout(\cycleCount0|count[16]~64_combout ),
	.cout(\cycleCount0|count[16]~65 ));
// synopsys translate_off
defparam \cycleCount0|count[16]~64 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N1
dffeas \cycleCount0|count[16] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[16] .is_wysiwyg = "true";
defparam \cycleCount0|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N2
cycloneive_lcell_comb \cycleCount0|count[17]~66 (
// Equation(s):
// \cycleCount0|count[17]~66_combout  = (\cycleCount0|count [17] & (!\cycleCount0|count[16]~65 )) # (!\cycleCount0|count [17] & ((\cycleCount0|count[16]~65 ) # (GND)))
// \cycleCount0|count[17]~67  = CARRY((!\cycleCount0|count[16]~65 ) # (!\cycleCount0|count [17]))

	.dataa(gnd),
	.datab(\cycleCount0|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[16]~65 ),
	.combout(\cycleCount0|count[17]~66_combout ),
	.cout(\cycleCount0|count[17]~67 ));
// synopsys translate_off
defparam \cycleCount0|count[17]~66 .lut_mask = 16'h3C3F;
defparam \cycleCount0|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N3
dffeas \cycleCount0|count[17] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[17] .is_wysiwyg = "true";
defparam \cycleCount0|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N4
cycloneive_lcell_comb \cycleCount0|count[18]~68 (
// Equation(s):
// \cycleCount0|count[18]~68_combout  = (\cycleCount0|count [18] & (\cycleCount0|count[17]~67  $ (GND))) # (!\cycleCount0|count [18] & (!\cycleCount0|count[17]~67  & VCC))
// \cycleCount0|count[18]~69  = CARRY((\cycleCount0|count [18] & !\cycleCount0|count[17]~67 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[17]~67 ),
	.combout(\cycleCount0|count[18]~68_combout ),
	.cout(\cycleCount0|count[18]~69 ));
// synopsys translate_off
defparam \cycleCount0|count[18]~68 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N5
dffeas \cycleCount0|count[18] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[18] .is_wysiwyg = "true";
defparam \cycleCount0|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N6
cycloneive_lcell_comb \cycleCount0|count[19]~70 (
// Equation(s):
// \cycleCount0|count[19]~70_combout  = (\cycleCount0|count [19] & (!\cycleCount0|count[18]~69 )) # (!\cycleCount0|count [19] & ((\cycleCount0|count[18]~69 ) # (GND)))
// \cycleCount0|count[19]~71  = CARRY((!\cycleCount0|count[18]~69 ) # (!\cycleCount0|count [19]))

	.dataa(\cycleCount0|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[18]~69 ),
	.combout(\cycleCount0|count[19]~70_combout ),
	.cout(\cycleCount0|count[19]~71 ));
// synopsys translate_off
defparam \cycleCount0|count[19]~70 .lut_mask = 16'h5A5F;
defparam \cycleCount0|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N7
dffeas \cycleCount0|count[19] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[19] .is_wysiwyg = "true";
defparam \cycleCount0|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N8
cycloneive_lcell_comb \cycleCount0|count[20]~72 (
// Equation(s):
// \cycleCount0|count[20]~72_combout  = (\cycleCount0|count [20] & (\cycleCount0|count[19]~71  $ (GND))) # (!\cycleCount0|count [20] & (!\cycleCount0|count[19]~71  & VCC))
// \cycleCount0|count[20]~73  = CARRY((\cycleCount0|count [20] & !\cycleCount0|count[19]~71 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[19]~71 ),
	.combout(\cycleCount0|count[20]~72_combout ),
	.cout(\cycleCount0|count[20]~73 ));
// synopsys translate_off
defparam \cycleCount0|count[20]~72 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N9
dffeas \cycleCount0|count[20] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[20] .is_wysiwyg = "true";
defparam \cycleCount0|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N10
cycloneive_lcell_comb \cycleCount0|count[21]~74 (
// Equation(s):
// \cycleCount0|count[21]~74_combout  = (\cycleCount0|count [21] & (!\cycleCount0|count[20]~73 )) # (!\cycleCount0|count [21] & ((\cycleCount0|count[20]~73 ) # (GND)))
// \cycleCount0|count[21]~75  = CARRY((!\cycleCount0|count[20]~73 ) # (!\cycleCount0|count [21]))

	.dataa(\cycleCount0|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[20]~73 ),
	.combout(\cycleCount0|count[21]~74_combout ),
	.cout(\cycleCount0|count[21]~75 ));
// synopsys translate_off
defparam \cycleCount0|count[21]~74 .lut_mask = 16'h5A5F;
defparam \cycleCount0|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N11
dffeas \cycleCount0|count[21] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[21] .is_wysiwyg = "true";
defparam \cycleCount0|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N12
cycloneive_lcell_comb \cycleCount0|count[22]~76 (
// Equation(s):
// \cycleCount0|count[22]~76_combout  = (\cycleCount0|count [22] & (\cycleCount0|count[21]~75  $ (GND))) # (!\cycleCount0|count [22] & (!\cycleCount0|count[21]~75  & VCC))
// \cycleCount0|count[22]~77  = CARRY((\cycleCount0|count [22] & !\cycleCount0|count[21]~75 ))

	.dataa(\cycleCount0|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[21]~75 ),
	.combout(\cycleCount0|count[22]~76_combout ),
	.cout(\cycleCount0|count[22]~77 ));
// synopsys translate_off
defparam \cycleCount0|count[22]~76 .lut_mask = 16'hA50A;
defparam \cycleCount0|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N13
dffeas \cycleCount0|count[22] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[22] .is_wysiwyg = "true";
defparam \cycleCount0|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N14
cycloneive_lcell_comb \cycleCount0|count[23]~78 (
// Equation(s):
// \cycleCount0|count[23]~78_combout  = (\cycleCount0|count [23] & (!\cycleCount0|count[22]~77 )) # (!\cycleCount0|count [23] & ((\cycleCount0|count[22]~77 ) # (GND)))
// \cycleCount0|count[23]~79  = CARRY((!\cycleCount0|count[22]~77 ) # (!\cycleCount0|count [23]))

	.dataa(gnd),
	.datab(\cycleCount0|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[22]~77 ),
	.combout(\cycleCount0|count[23]~78_combout ),
	.cout(\cycleCount0|count[23]~79 ));
// synopsys translate_off
defparam \cycleCount0|count[23]~78 .lut_mask = 16'h3C3F;
defparam \cycleCount0|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N15
dffeas \cycleCount0|count[23] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[23] .is_wysiwyg = "true";
defparam \cycleCount0|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N16
cycloneive_lcell_comb \cycleCount0|count[24]~80 (
// Equation(s):
// \cycleCount0|count[24]~80_combout  = (\cycleCount0|count [24] & (\cycleCount0|count[23]~79  $ (GND))) # (!\cycleCount0|count [24] & (!\cycleCount0|count[23]~79  & VCC))
// \cycleCount0|count[24]~81  = CARRY((\cycleCount0|count [24] & !\cycleCount0|count[23]~79 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[23]~79 ),
	.combout(\cycleCount0|count[24]~80_combout ),
	.cout(\cycleCount0|count[24]~81 ));
// synopsys translate_off
defparam \cycleCount0|count[24]~80 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N17
dffeas \cycleCount0|count[24] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[24] .is_wysiwyg = "true";
defparam \cycleCount0|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N18
cycloneive_lcell_comb \cycleCount0|count[25]~82 (
// Equation(s):
// \cycleCount0|count[25]~82_combout  = (\cycleCount0|count [25] & (!\cycleCount0|count[24]~81 )) # (!\cycleCount0|count [25] & ((\cycleCount0|count[24]~81 ) # (GND)))
// \cycleCount0|count[25]~83  = CARRY((!\cycleCount0|count[24]~81 ) # (!\cycleCount0|count [25]))

	.dataa(gnd),
	.datab(\cycleCount0|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[24]~81 ),
	.combout(\cycleCount0|count[25]~82_combout ),
	.cout(\cycleCount0|count[25]~83 ));
// synopsys translate_off
defparam \cycleCount0|count[25]~82 .lut_mask = 16'h3C3F;
defparam \cycleCount0|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N19
dffeas \cycleCount0|count[25] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[25] .is_wysiwyg = "true";
defparam \cycleCount0|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N20
cycloneive_lcell_comb \cycleCount0|count[26]~84 (
// Equation(s):
// \cycleCount0|count[26]~84_combout  = (\cycleCount0|count [26] & (\cycleCount0|count[25]~83  $ (GND))) # (!\cycleCount0|count [26] & (!\cycleCount0|count[25]~83  & VCC))
// \cycleCount0|count[26]~85  = CARRY((\cycleCount0|count [26] & !\cycleCount0|count[25]~83 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[25]~83 ),
	.combout(\cycleCount0|count[26]~84_combout ),
	.cout(\cycleCount0|count[26]~85 ));
// synopsys translate_off
defparam \cycleCount0|count[26]~84 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N21
dffeas \cycleCount0|count[26] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[26] .is_wysiwyg = "true";
defparam \cycleCount0|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N22
cycloneive_lcell_comb \cycleCount0|count[27]~86 (
// Equation(s):
// \cycleCount0|count[27]~86_combout  = (\cycleCount0|count [27] & (!\cycleCount0|count[26]~85 )) # (!\cycleCount0|count [27] & ((\cycleCount0|count[26]~85 ) # (GND)))
// \cycleCount0|count[27]~87  = CARRY((!\cycleCount0|count[26]~85 ) # (!\cycleCount0|count [27]))

	.dataa(\cycleCount0|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[26]~85 ),
	.combout(\cycleCount0|count[27]~86_combout ),
	.cout(\cycleCount0|count[27]~87 ));
// synopsys translate_off
defparam \cycleCount0|count[27]~86 .lut_mask = 16'h5A5F;
defparam \cycleCount0|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N23
dffeas \cycleCount0|count[27] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[27] .is_wysiwyg = "true";
defparam \cycleCount0|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N24
cycloneive_lcell_comb \cycleCount0|count[28]~88 (
// Equation(s):
// \cycleCount0|count[28]~88_combout  = (\cycleCount0|count [28] & (\cycleCount0|count[27]~87  $ (GND))) # (!\cycleCount0|count [28] & (!\cycleCount0|count[27]~87  & VCC))
// \cycleCount0|count[28]~89  = CARRY((\cycleCount0|count [28] & !\cycleCount0|count[27]~87 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[27]~87 ),
	.combout(\cycleCount0|count[28]~88_combout ),
	.cout(\cycleCount0|count[28]~89 ));
// synopsys translate_off
defparam \cycleCount0|count[28]~88 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N25
dffeas \cycleCount0|count[28] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[28] .is_wysiwyg = "true";
defparam \cycleCount0|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N26
cycloneive_lcell_comb \cycleCount0|count[29]~90 (
// Equation(s):
// \cycleCount0|count[29]~90_combout  = (\cycleCount0|count [29] & (!\cycleCount0|count[28]~89 )) # (!\cycleCount0|count [29] & ((\cycleCount0|count[28]~89 ) # (GND)))
// \cycleCount0|count[29]~91  = CARRY((!\cycleCount0|count[28]~89 ) # (!\cycleCount0|count [29]))

	.dataa(\cycleCount0|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[28]~89 ),
	.combout(\cycleCount0|count[29]~90_combout ),
	.cout(\cycleCount0|count[29]~91 ));
// synopsys translate_off
defparam \cycleCount0|count[29]~90 .lut_mask = 16'h5A5F;
defparam \cycleCount0|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N27
dffeas \cycleCount0|count[29] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[29] .is_wysiwyg = "true";
defparam \cycleCount0|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N28
cycloneive_lcell_comb \cycleCount0|count[30]~92 (
// Equation(s):
// \cycleCount0|count[30]~92_combout  = (\cycleCount0|count [30] & (\cycleCount0|count[29]~91  $ (GND))) # (!\cycleCount0|count [30] & (!\cycleCount0|count[29]~91  & VCC))
// \cycleCount0|count[30]~93  = CARRY((\cycleCount0|count [30] & !\cycleCount0|count[29]~91 ))

	.dataa(gnd),
	.datab(\cycleCount0|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycleCount0|count[29]~91 ),
	.combout(\cycleCount0|count[30]~92_combout ),
	.cout(\cycleCount0|count[30]~93 ));
// synopsys translate_off
defparam \cycleCount0|count[30]~92 .lut_mask = 16'hC30C;
defparam \cycleCount0|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N29
dffeas \cycleCount0|count[30] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[30] .is_wysiwyg = "true";
defparam \cycleCount0|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N30
cycloneive_lcell_comb \cycleCount0|count[31]~94 (
// Equation(s):
// \cycleCount0|count[31]~94_combout  = \cycleCount0|count [31] $ (\cycleCount0|count[30]~93 )

	.dataa(\cycleCount0|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cycleCount0|count[30]~93 ),
	.combout(\cycleCount0|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|count[31]~94 .lut_mask = 16'h5A5A;
defparam \cycleCount0|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y38_N31
dffeas \cycleCount0|count[31] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|count[31] .is_wysiwyg = "true";
defparam \cycleCount0|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y38_N0
cycloneive_lcell_comb \cycleCount0|a0|WideOr6~0 (
// Equation(s):
// \cycleCount0|a0|WideOr6~0_combout  = (\cycleCount0|count [31]) # ((\cycleCount0|count [30] & ((!\cycleCount0|count [28]) # (!\cycleCount0|count [29]))) # (!\cycleCount0|count [30] & (\cycleCount0|count [29])))

	.dataa(\cycleCount0|count [31]),
	.datab(\cycleCount0|count [30]),
	.datac(\cycleCount0|count [29]),
	.datad(\cycleCount0|count [28]),
	.cin(gnd),
	.combout(\cycleCount0|a0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a0|WideOr6~0 .lut_mask = 16'hBEFE;
defparam \cycleCount0|a0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N2
cycloneive_lcell_comb \cycleCount0|a2|WideOr6~0 (
// Equation(s):
// \cycleCount0|a2|WideOr6~0_combout  = (\cycleCount0|count [23]) # ((\cycleCount0|count [22] & ((!\cycleCount0|count [21]) # (!\cycleCount0|count [20]))) # (!\cycleCount0|count [22] & ((\cycleCount0|count [21]))))

	.dataa(\cycleCount0|count [23]),
	.datab(\cycleCount0|count [22]),
	.datac(\cycleCount0|count [20]),
	.datad(\cycleCount0|count [21]),
	.cin(gnd),
	.combout(\cycleCount0|a2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a2|WideOr6~0 .lut_mask = 16'hBFEE;
defparam \cycleCount0|a2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y38_N26
cycloneive_lcell_comb \cycleCount0|LEDA~0 (
// Equation(s):
// \cycleCount0|LEDA~0_combout  = (\cycleCount0|LEDB[7]~0_combout  & (((\cycleCount0|LEDB[7]~1_combout )))) # (!\cycleCount0|LEDB[7]~0_combout  & ((\cycleCount0|LEDB[7]~1_combout  & ((\cycleCount0|a2|WideOr6~0_combout ))) # (!\cycleCount0|LEDB[7]~1_combout  
// & (\cycleCount0|a0|WideOr6~0_combout ))))

	.dataa(\cycleCount0|LEDB[7]~0_combout ),
	.datab(\cycleCount0|a0|WideOr6~0_combout ),
	.datac(\cycleCount0|LEDB[7]~1_combout ),
	.datad(\cycleCount0|a2|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~0 .lut_mask = 16'hF4A4;
defparam \cycleCount0|LEDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N14
cycloneive_lcell_comb \cycleCount0|a1|WideOr6~0 (
// Equation(s):
// \cycleCount0|a1|WideOr6~0_combout  = (\cycleCount0|count [27]) # ((\cycleCount0|count [25] & ((!\cycleCount0|count [26]) # (!\cycleCount0|count [24]))) # (!\cycleCount0|count [25] & ((\cycleCount0|count [26]))))

	.dataa(\cycleCount0|count [24]),
	.datab(\cycleCount0|count [25]),
	.datac(\cycleCount0|count [26]),
	.datad(\cycleCount0|count [27]),
	.cin(gnd),
	.combout(\cycleCount0|a1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a1|WideOr6~0 .lut_mask = 16'hFF7C;
defparam \cycleCount0|a1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N28
cycloneive_lcell_comb \cycleCount0|a3|WideOr6~0 (
// Equation(s):
// \cycleCount0|a3|WideOr6~0_combout  = (\cycleCount0|count [19]) # ((\cycleCount0|count [18] & ((!\cycleCount0|count [17]) # (!\cycleCount0|count [16]))) # (!\cycleCount0|count [18] & ((\cycleCount0|count [17]))))

	.dataa(\cycleCount0|count [19]),
	.datab(\cycleCount0|count [16]),
	.datac(\cycleCount0|count [18]),
	.datad(\cycleCount0|count [17]),
	.cin(gnd),
	.combout(\cycleCount0|a3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a3|WideOr6~0 .lut_mask = 16'hBFFA;
defparam \cycleCount0|a3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N0
cycloneive_lcell_comb \cycleCount0|LEDA~1 (
// Equation(s):
// \cycleCount0|LEDA~1_combout  = (\cycleCount0|LEDA~0_combout  & ((\cycleCount0|a1|WideOr6~0_combout ) # ((!\cycleCount0|LEDB[7]~0_combout )))) # (!\cycleCount0|LEDA~0_combout  & (((\cycleCount0|LEDB[7]~0_combout  & \cycleCount0|a3|WideOr6~0_combout ))))

	.dataa(\cycleCount0|LEDA~0_combout ),
	.datab(\cycleCount0|a1|WideOr6~0_combout ),
	.datac(\cycleCount0|LEDB[7]~0_combout ),
	.datad(\cycleCount0|a3|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~1 .lut_mask = 16'hDA8A;
defparam \cycleCount0|LEDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N16
cycloneive_lcell_comb \cycleCount0|LEDA[1]~2 (
// Equation(s):
// \cycleCount0|LEDA[1]~2_combout  = (\cycleCount0|cycle_selectorA[1]~0_combout  & (((!\cycleCount0|cycle_selectorA [0]) # (!\cycleCount0|LEDB[7]~1_combout )) # (!\cycleCount0|cycle_selectorA [1])))

	.dataa(\cycleCount0|cycle_selectorA [1]),
	.datab(\cycleCount0|LEDB[7]~1_combout ),
	.datac(\cycleCount0|cycle_selectorA[1]~0_combout ),
	.datad(\cycleCount0|cycle_selectorA [0]),
	.cin(gnd),
	.combout(\cycleCount0|LEDA[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA[1]~2 .lut_mask = 16'h70F0;
defparam \cycleCount0|LEDA[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y38_N1
dffeas \cycleCount0|LEDA[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDA[1] .is_wysiwyg = "true";
defparam \cycleCount0|LEDA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y38_N20
cycloneive_lcell_comb \cycleCount0|a0|WideOr5~0 (
// Equation(s):
// \cycleCount0|a0|WideOr5~0_combout  = (\cycleCount0|count [31] & (\cycleCount0|count [30] & (!\cycleCount0|count [29]))) # (!\cycleCount0|count [31] & ((\cycleCount0|count [30] & (\cycleCount0|count [29] & \cycleCount0|count [28])) # (!\cycleCount0|count 
// [30] & ((\cycleCount0|count [29]) # (\cycleCount0|count [28])))))

	.dataa(\cycleCount0|count [31]),
	.datab(\cycleCount0|count [30]),
	.datac(\cycleCount0|count [29]),
	.datad(\cycleCount0|count [28]),
	.cin(gnd),
	.combout(\cycleCount0|a0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a0|WideOr5~0 .lut_mask = 16'h5918;
defparam \cycleCount0|a0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N8
cycloneive_lcell_comb \cycleCount0|a3|WideOr5~0 (
// Equation(s):
// \cycleCount0|a3|WideOr5~0_combout  = (\cycleCount0|count [19] & (((\cycleCount0|count [18] & !\cycleCount0|count [17])))) # (!\cycleCount0|count [19] & ((\cycleCount0|count [16] & ((\cycleCount0|count [17]) # (!\cycleCount0|count [18]))) # 
// (!\cycleCount0|count [16] & (!\cycleCount0|count [18] & \cycleCount0|count [17]))))

	.dataa(\cycleCount0|count [19]),
	.datab(\cycleCount0|count [16]),
	.datac(\cycleCount0|count [18]),
	.datad(\cycleCount0|count [17]),
	.cin(gnd),
	.combout(\cycleCount0|a3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a3|WideOr5~0 .lut_mask = 16'h45A4;
defparam \cycleCount0|a3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N6
cycloneive_lcell_comb \cycleCount0|LEDA~3 (
// Equation(s):
// \cycleCount0|LEDA~3_combout  = (\cycleCount0|LEDB[7]~1_combout  & (((\cycleCount0|LEDB[7]~0_combout )))) # (!\cycleCount0|LEDB[7]~1_combout  & ((\cycleCount0|LEDB[7]~0_combout  & ((!\cycleCount0|a3|WideOr5~0_combout ))) # (!\cycleCount0|LEDB[7]~0_combout  
// & (!\cycleCount0|a0|WideOr5~0_combout ))))

	.dataa(\cycleCount0|LEDB[7]~1_combout ),
	.datab(\cycleCount0|a0|WideOr5~0_combout ),
	.datac(\cycleCount0|a3|WideOr5~0_combout ),
	.datad(\cycleCount0|LEDB[7]~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~3_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~3 .lut_mask = 16'hAF11;
defparam \cycleCount0|LEDA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N20
cycloneive_lcell_comb \cycleCount0|a2|WideOr5~0 (
// Equation(s):
// \cycleCount0|a2|WideOr5~0_combout  = (\cycleCount0|count [23] & (\cycleCount0|count [22] & ((!\cycleCount0|count [21])))) # (!\cycleCount0|count [23] & ((\cycleCount0|count [22] & (\cycleCount0|count [20] & \cycleCount0|count [21])) # (!\cycleCount0|count 
// [22] & ((\cycleCount0|count [20]) # (\cycleCount0|count [21])))))

	.dataa(\cycleCount0|count [23]),
	.datab(\cycleCount0|count [22]),
	.datac(\cycleCount0|count [20]),
	.datad(\cycleCount0|count [21]),
	.cin(gnd),
	.combout(\cycleCount0|a2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a2|WideOr5~0 .lut_mask = 16'h5198;
defparam \cycleCount0|a2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N18
cycloneive_lcell_comb \cycleCount0|a1|WideOr5~0 (
// Equation(s):
// \cycleCount0|a1|WideOr5~0_combout  = (\cycleCount0|count [25] & (!\cycleCount0|count [27] & ((\cycleCount0|count [24]) # (!\cycleCount0|count [26])))) # (!\cycleCount0|count [25] & ((\cycleCount0|count [26] & ((\cycleCount0|count [27]))) # 
// (!\cycleCount0|count [26] & (\cycleCount0|count [24] & !\cycleCount0|count [27]))))

	.dataa(\cycleCount0|count [24]),
	.datab(\cycleCount0|count [25]),
	.datac(\cycleCount0|count [26]),
	.datad(\cycleCount0|count [27]),
	.cin(gnd),
	.combout(\cycleCount0|a1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a1|WideOr5~0 .lut_mask = 16'h308E;
defparam \cycleCount0|a1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N24
cycloneive_lcell_comb \cycleCount0|LEDA~4 (
// Equation(s):
// \cycleCount0|LEDA~4_combout  = (\cycleCount0|LEDA~3_combout  & (((!\cycleCount0|a1|WideOr5~0_combout ) # (!\cycleCount0|LEDB[7]~1_combout )))) # (!\cycleCount0|LEDA~3_combout  & (!\cycleCount0|a2|WideOr5~0_combout  & (\cycleCount0|LEDB[7]~1_combout )))

	.dataa(\cycleCount0|LEDA~3_combout ),
	.datab(\cycleCount0|a2|WideOr5~0_combout ),
	.datac(\cycleCount0|LEDB[7]~1_combout ),
	.datad(\cycleCount0|a1|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~4_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~4 .lut_mask = 16'h1ABA;
defparam \cycleCount0|LEDA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y38_N25
dffeas \cycleCount0|LEDA[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDA[2] .is_wysiwyg = "true";
defparam \cycleCount0|LEDA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N4
cycloneive_lcell_comb \cycleCount0|a3|WideOr4~0 (
// Equation(s):
// \cycleCount0|a3|WideOr4~0_combout  = (\cycleCount0|count [17] & (!\cycleCount0|count [19] & (\cycleCount0|count [16]))) # (!\cycleCount0|count [17] & ((\cycleCount0|count [18] & (!\cycleCount0|count [19])) # (!\cycleCount0|count [18] & 
// ((\cycleCount0|count [16])))))

	.dataa(\cycleCount0|count [19]),
	.datab(\cycleCount0|count [16]),
	.datac(\cycleCount0|count [18]),
	.datad(\cycleCount0|count [17]),
	.cin(gnd),
	.combout(\cycleCount0|a3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a3|WideOr4~0 .lut_mask = 16'h445C;
defparam \cycleCount0|a3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N16
cycloneive_lcell_comb \cycleCount0|a2|WideOr4~0 (
// Equation(s):
// \cycleCount0|a2|WideOr4~0_combout  = (\cycleCount0|count [21] & (!\cycleCount0|count [23] & ((\cycleCount0|count [20])))) # (!\cycleCount0|count [21] & ((\cycleCount0|count [22] & (!\cycleCount0|count [23])) # (!\cycleCount0|count [22] & 
// ((\cycleCount0|count [20])))))

	.dataa(\cycleCount0|count [23]),
	.datab(\cycleCount0|count [22]),
	.datac(\cycleCount0|count [20]),
	.datad(\cycleCount0|count [21]),
	.cin(gnd),
	.combout(\cycleCount0|a2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a2|WideOr4~0 .lut_mask = 16'h5074;
defparam \cycleCount0|a2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y38_N22
cycloneive_lcell_comb \cycleCount0|a0|WideOr4~0 (
// Equation(s):
// \cycleCount0|a0|WideOr4~0_combout  = (\cycleCount0|count [29] & (!\cycleCount0|count [31] & ((\cycleCount0|count [28])))) # (!\cycleCount0|count [29] & ((\cycleCount0|count [30] & (!\cycleCount0|count [31])) # (!\cycleCount0|count [30] & 
// ((\cycleCount0|count [28])))))

	.dataa(\cycleCount0|count [31]),
	.datab(\cycleCount0|count [30]),
	.datac(\cycleCount0|count [29]),
	.datad(\cycleCount0|count [28]),
	.cin(gnd),
	.combout(\cycleCount0|a0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a0|WideOr4~0 .lut_mask = 16'h5704;
defparam \cycleCount0|a0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N26
cycloneive_lcell_comb \cycleCount0|LEDA~5 (
// Equation(s):
// \cycleCount0|LEDA~5_combout  = (\cycleCount0|LEDB[7]~1_combout  & (((\cycleCount0|LEDB[7]~0_combout )) # (!\cycleCount0|a2|WideOr4~0_combout ))) # (!\cycleCount0|LEDB[7]~1_combout  & (((!\cycleCount0|LEDB[7]~0_combout  & !\cycleCount0|a0|WideOr4~0_combout 
// ))))

	.dataa(\cycleCount0|LEDB[7]~1_combout ),
	.datab(\cycleCount0|a2|WideOr4~0_combout ),
	.datac(\cycleCount0|LEDB[7]~0_combout ),
	.datad(\cycleCount0|a0|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~5_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~5 .lut_mask = 16'hA2A7;
defparam \cycleCount0|LEDA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N22
cycloneive_lcell_comb \cycleCount0|a1|WideOr4~0 (
// Equation(s):
// \cycleCount0|a1|WideOr4~0_combout  = (\cycleCount0|count [25] & (\cycleCount0|count [24] & ((!\cycleCount0|count [27])))) # (!\cycleCount0|count [25] & ((\cycleCount0|count [26] & ((!\cycleCount0|count [27]))) # (!\cycleCount0|count [26] & 
// (\cycleCount0|count [24]))))

	.dataa(\cycleCount0|count [24]),
	.datab(\cycleCount0|count [25]),
	.datac(\cycleCount0|count [26]),
	.datad(\cycleCount0|count [27]),
	.cin(gnd),
	.combout(\cycleCount0|a1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a1|WideOr4~0 .lut_mask = 16'h02BA;
defparam \cycleCount0|a1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N18
cycloneive_lcell_comb \cycleCount0|LEDA~6 (
// Equation(s):
// \cycleCount0|LEDA~6_combout  = (\cycleCount0|LEDA~5_combout  & (((!\cycleCount0|a1|WideOr4~0_combout ) # (!\cycleCount0|LEDB[7]~0_combout )))) # (!\cycleCount0|LEDA~5_combout  & (!\cycleCount0|a3|WideOr4~0_combout  & (\cycleCount0|LEDB[7]~0_combout )))

	.dataa(\cycleCount0|a3|WideOr4~0_combout ),
	.datab(\cycleCount0|LEDA~5_combout ),
	.datac(\cycleCount0|LEDB[7]~0_combout ),
	.datad(\cycleCount0|a1|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~6_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~6 .lut_mask = 16'h1CDC;
defparam \cycleCount0|LEDA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y38_N19
dffeas \cycleCount0|LEDA[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDA~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDA[3] .is_wysiwyg = "true";
defparam \cycleCount0|LEDA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N28
cycloneive_lcell_comb \cycleCount0|a2|WideOr3~0 (
// Equation(s):
// \cycleCount0|a2|WideOr3~0_combout  = (\cycleCount0|count [21] & ((\cycleCount0|count [22] & ((\cycleCount0|count [20]))) # (!\cycleCount0|count [22] & (\cycleCount0|count [23] & !\cycleCount0|count [20])))) # (!\cycleCount0|count [21] & 
// (!\cycleCount0|count [23] & (\cycleCount0|count [22] $ (\cycleCount0|count [20]))))

	.dataa(\cycleCount0|count [23]),
	.datab(\cycleCount0|count [22]),
	.datac(\cycleCount0|count [20]),
	.datad(\cycleCount0|count [21]),
	.cin(gnd),
	.combout(\cycleCount0|a2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a2|WideOr3~0 .lut_mask = 16'hC214;
defparam \cycleCount0|a2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N16
cycloneive_lcell_comb \cycleCount0|a3|WideOr3~0 (
// Equation(s):
// \cycleCount0|a3|WideOr3~0_combout  = (\cycleCount0|count [17] & ((\cycleCount0|count [16] & ((\cycleCount0|count [18]))) # (!\cycleCount0|count [16] & (\cycleCount0|count [19] & !\cycleCount0|count [18])))) # (!\cycleCount0|count [17] & 
// (!\cycleCount0|count [19] & (\cycleCount0|count [16] $ (\cycleCount0|count [18]))))

	.dataa(\cycleCount0|count [19]),
	.datab(\cycleCount0|count [16]),
	.datac(\cycleCount0|count [18]),
	.datad(\cycleCount0|count [17]),
	.cin(gnd),
	.combout(\cycleCount0|a3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a3|WideOr3~0 .lut_mask = 16'hC214;
defparam \cycleCount0|a3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y38_N8
cycloneive_lcell_comb \cycleCount0|a0|WideOr3~0 (
// Equation(s):
// \cycleCount0|a0|WideOr3~0_combout  = (\cycleCount0|count [29] & ((\cycleCount0|count [30] & ((\cycleCount0|count [28]))) # (!\cycleCount0|count [30] & (\cycleCount0|count [31] & !\cycleCount0|count [28])))) # (!\cycleCount0|count [29] & 
// (!\cycleCount0|count [31] & (\cycleCount0|count [30] $ (\cycleCount0|count [28]))))

	.dataa(\cycleCount0|count [31]),
	.datab(\cycleCount0|count [30]),
	.datac(\cycleCount0|count [29]),
	.datad(\cycleCount0|count [28]),
	.cin(gnd),
	.combout(\cycleCount0|a0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a0|WideOr3~0 .lut_mask = 16'hC124;
defparam \cycleCount0|a0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N30
cycloneive_lcell_comb \cycleCount0|LEDA~7 (
// Equation(s):
// \cycleCount0|LEDA~7_combout  = (\cycleCount0|LEDB[7]~0_combout  & (((\cycleCount0|LEDB[7]~1_combout )) # (!\cycleCount0|a3|WideOr3~0_combout ))) # (!\cycleCount0|LEDB[7]~0_combout  & (((!\cycleCount0|LEDB[7]~1_combout  & !\cycleCount0|a0|WideOr3~0_combout 
// ))))

	.dataa(\cycleCount0|LEDB[7]~0_combout ),
	.datab(\cycleCount0|a3|WideOr3~0_combout ),
	.datac(\cycleCount0|LEDB[7]~1_combout ),
	.datad(\cycleCount0|a0|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~7_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~7 .lut_mask = 16'hA2A7;
defparam \cycleCount0|LEDA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N2
cycloneive_lcell_comb \cycleCount0|a1|WideOr3~0 (
// Equation(s):
// \cycleCount0|a1|WideOr3~0_combout  = (\cycleCount0|count [25] & ((\cycleCount0|count [24] & (\cycleCount0|count [26])) # (!\cycleCount0|count [24] & (!\cycleCount0|count [26] & \cycleCount0|count [27])))) # (!\cycleCount0|count [25] & (!\cycleCount0|count 
// [27] & (\cycleCount0|count [24] $ (\cycleCount0|count [26]))))

	.dataa(\cycleCount0|count [24]),
	.datab(\cycleCount0|count [25]),
	.datac(\cycleCount0|count [26]),
	.datad(\cycleCount0|count [27]),
	.cin(gnd),
	.combout(\cycleCount0|a1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a1|WideOr3~0 .lut_mask = 16'h8492;
defparam \cycleCount0|a1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N4
cycloneive_lcell_comb \cycleCount0|LEDA~8 (
// Equation(s):
// \cycleCount0|LEDA~8_combout  = (\cycleCount0|LEDB[7]~1_combout  & ((\cycleCount0|LEDA~7_combout  & ((!\cycleCount0|a1|WideOr3~0_combout ))) # (!\cycleCount0|LEDA~7_combout  & (!\cycleCount0|a2|WideOr3~0_combout )))) # (!\cycleCount0|LEDB[7]~1_combout  & 
// (((\cycleCount0|LEDA~7_combout ))))

	.dataa(\cycleCount0|LEDB[7]~1_combout ),
	.datab(\cycleCount0|a2|WideOr3~0_combout ),
	.datac(\cycleCount0|LEDA~7_combout ),
	.datad(\cycleCount0|a1|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~8_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~8 .lut_mask = 16'h52F2;
defparam \cycleCount0|LEDA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y38_N5
dffeas \cycleCount0|LEDA[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDA~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDA[4] .is_wysiwyg = "true";
defparam \cycleCount0|LEDA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y38_N4
cycloneive_lcell_comb \cycleCount0|a0|WideOr2~0 (
// Equation(s):
// \cycleCount0|a0|WideOr2~0_combout  = (\cycleCount0|count [31] & (\cycleCount0|count [30] & ((\cycleCount0|count [29]) # (!\cycleCount0|count [28])))) # (!\cycleCount0|count [31] & (!\cycleCount0|count [30] & (\cycleCount0|count [29] & !\cycleCount0|count 
// [28])))

	.dataa(\cycleCount0|count [31]),
	.datab(\cycleCount0|count [30]),
	.datac(\cycleCount0|count [29]),
	.datad(\cycleCount0|count [28]),
	.cin(gnd),
	.combout(\cycleCount0|a0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a0|WideOr2~0 .lut_mask = 16'h8098;
defparam \cycleCount0|a0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y38_N10
cycloneive_lcell_comb \cycleCount0|a2|WideOr2~0 (
// Equation(s):
// \cycleCount0|a2|WideOr2~0_combout  = (\cycleCount0|count [23] & (\cycleCount0|count [22] & ((\cycleCount0|count [21]) # (!\cycleCount0|count [20])))) # (!\cycleCount0|count [23] & (!\cycleCount0|count [20] & (!\cycleCount0|count [22] & \cycleCount0|count 
// [21])))

	.dataa(\cycleCount0|count [23]),
	.datab(\cycleCount0|count [20]),
	.datac(\cycleCount0|count [22]),
	.datad(\cycleCount0|count [21]),
	.cin(gnd),
	.combout(\cycleCount0|a2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a2|WideOr2~0 .lut_mask = 16'hA120;
defparam \cycleCount0|a2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N8
cycloneive_lcell_comb \cycleCount0|LEDA~9 (
// Equation(s):
// \cycleCount0|LEDA~9_combout  = (\cycleCount0|LEDB[7]~1_combout  & (((\cycleCount0|LEDB[7]~0_combout ) # (!\cycleCount0|a2|WideOr2~0_combout )))) # (!\cycleCount0|LEDB[7]~1_combout  & (!\cycleCount0|a0|WideOr2~0_combout  & (!\cycleCount0|LEDB[7]~0_combout 
// )))

	.dataa(\cycleCount0|LEDB[7]~1_combout ),
	.datab(\cycleCount0|a0|WideOr2~0_combout ),
	.datac(\cycleCount0|LEDB[7]~0_combout ),
	.datad(\cycleCount0|a2|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~9_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~9 .lut_mask = 16'hA1AB;
defparam \cycleCount0|LEDA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N20
cycloneive_lcell_comb \cycleCount0|a3|WideOr2~0 (
// Equation(s):
// \cycleCount0|a3|WideOr2~0_combout  = (\cycleCount0|count [19] & (\cycleCount0|count [18] & ((\cycleCount0|count [17]) # (!\cycleCount0|count [16])))) # (!\cycleCount0|count [19] & (!\cycleCount0|count [16] & (!\cycleCount0|count [18] & \cycleCount0|count 
// [17])))

	.dataa(\cycleCount0|count [19]),
	.datab(\cycleCount0|count [16]),
	.datac(\cycleCount0|count [18]),
	.datad(\cycleCount0|count [17]),
	.cin(gnd),
	.combout(\cycleCount0|a3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a3|WideOr2~0 .lut_mask = 16'hA120;
defparam \cycleCount0|a3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N6
cycloneive_lcell_comb \cycleCount0|a1|WideOr2~0 (
// Equation(s):
// \cycleCount0|a1|WideOr2~0_combout  = (\cycleCount0|count [26] & (\cycleCount0|count [27] & ((\cycleCount0|count [25]) # (!\cycleCount0|count [24])))) # (!\cycleCount0|count [26] & (!\cycleCount0|count [24] & (\cycleCount0|count [25] & !\cycleCount0|count 
// [27])))

	.dataa(\cycleCount0|count [24]),
	.datab(\cycleCount0|count [25]),
	.datac(\cycleCount0|count [26]),
	.datad(\cycleCount0|count [27]),
	.cin(gnd),
	.combout(\cycleCount0|a1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a1|WideOr2~0 .lut_mask = 16'hD004;
defparam \cycleCount0|a1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N26
cycloneive_lcell_comb \cycleCount0|LEDA~10 (
// Equation(s):
// \cycleCount0|LEDA~10_combout  = (\cycleCount0|LEDA~9_combout  & (((!\cycleCount0|a1|WideOr2~0_combout ) # (!\cycleCount0|LEDB[7]~0_combout )))) # (!\cycleCount0|LEDA~9_combout  & (!\cycleCount0|a3|WideOr2~0_combout  & (\cycleCount0|LEDB[7]~0_combout )))

	.dataa(\cycleCount0|LEDA~9_combout ),
	.datab(\cycleCount0|a3|WideOr2~0_combout ),
	.datac(\cycleCount0|LEDB[7]~0_combout ),
	.datad(\cycleCount0|a1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~10_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~10 .lut_mask = 16'h1ABA;
defparam \cycleCount0|LEDA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y38_N27
dffeas \cycleCount0|LEDA[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDA~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDA[5] .is_wysiwyg = "true";
defparam \cycleCount0|LEDA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N10
cycloneive_lcell_comb \cycleCount0|a2|WideOr1~0 (
// Equation(s):
// \cycleCount0|a2|WideOr1~0_combout  = (\cycleCount0|count [23] & ((\cycleCount0|count [20] & ((\cycleCount0|count [21]))) # (!\cycleCount0|count [20] & (\cycleCount0|count [22])))) # (!\cycleCount0|count [23] & (\cycleCount0|count [22] & 
// (\cycleCount0|count [20] $ (\cycleCount0|count [21]))))

	.dataa(\cycleCount0|count [23]),
	.datab(\cycleCount0|count [22]),
	.datac(\cycleCount0|count [20]),
	.datad(\cycleCount0|count [21]),
	.cin(gnd),
	.combout(\cycleCount0|a2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a2|WideOr1~0 .lut_mask = 16'hAC48;
defparam \cycleCount0|a2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N10
cycloneive_lcell_comb \cycleCount0|a1|WideOr1~0 (
// Equation(s):
// \cycleCount0|a1|WideOr1~0_combout  = (\cycleCount0|count [25] & ((\cycleCount0|count [24] & ((\cycleCount0|count [27]))) # (!\cycleCount0|count [24] & (\cycleCount0|count [26])))) # (!\cycleCount0|count [25] & (\cycleCount0|count [26] & 
// (\cycleCount0|count [24] $ (\cycleCount0|count [27]))))

	.dataa(\cycleCount0|count [24]),
	.datab(\cycleCount0|count [25]),
	.datac(\cycleCount0|count [26]),
	.datad(\cycleCount0|count [27]),
	.cin(gnd),
	.combout(\cycleCount0|a1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a1|WideOr1~0 .lut_mask = 16'hD860;
defparam \cycleCount0|a1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y38_N14
cycloneive_lcell_comb \cycleCount0|a0|WideOr1~0 (
// Equation(s):
// \cycleCount0|a0|WideOr1~0_combout  = (\cycleCount0|count [31] & ((\cycleCount0|count [28] & ((\cycleCount0|count [29]))) # (!\cycleCount0|count [28] & (\cycleCount0|count [30])))) # (!\cycleCount0|count [31] & (\cycleCount0|count [30] & 
// (\cycleCount0|count [29] $ (\cycleCount0|count [28]))))

	.dataa(\cycleCount0|count [31]),
	.datab(\cycleCount0|count [30]),
	.datac(\cycleCount0|count [29]),
	.datad(\cycleCount0|count [28]),
	.cin(gnd),
	.combout(\cycleCount0|a0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a0|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \cycleCount0|a0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N24
cycloneive_lcell_comb \cycleCount0|a3|WideOr1~0 (
// Equation(s):
// \cycleCount0|a3|WideOr1~0_combout  = (\cycleCount0|count [19] & ((\cycleCount0|count [16] & ((\cycleCount0|count [17]))) # (!\cycleCount0|count [16] & (\cycleCount0|count [18])))) # (!\cycleCount0|count [19] & (\cycleCount0|count [18] & 
// (\cycleCount0|count [16] $ (\cycleCount0|count [17]))))

	.dataa(\cycleCount0|count [19]),
	.datab(\cycleCount0|count [16]),
	.datac(\cycleCount0|count [18]),
	.datad(\cycleCount0|count [17]),
	.cin(gnd),
	.combout(\cycleCount0|a3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a3|WideOr1~0 .lut_mask = 16'hB860;
defparam \cycleCount0|a3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N12
cycloneive_lcell_comb \cycleCount0|LEDA~11 (
// Equation(s):
// \cycleCount0|LEDA~11_combout  = (\cycleCount0|LEDB[7]~0_combout  & (((\cycleCount0|LEDB[7]~1_combout ) # (!\cycleCount0|a3|WideOr1~0_combout )))) # (!\cycleCount0|LEDB[7]~0_combout  & (!\cycleCount0|a0|WideOr1~0_combout  & (!\cycleCount0|LEDB[7]~1_combout 
// )))

	.dataa(\cycleCount0|LEDB[7]~0_combout ),
	.datab(\cycleCount0|a0|WideOr1~0_combout ),
	.datac(\cycleCount0|LEDB[7]~1_combout ),
	.datad(\cycleCount0|a3|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~11_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~11 .lut_mask = 16'hA1AB;
defparam \cycleCount0|LEDA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N14
cycloneive_lcell_comb \cycleCount0|LEDA~12 (
// Equation(s):
// \cycleCount0|LEDA~12_combout  = (\cycleCount0|LEDB[7]~1_combout  & ((\cycleCount0|LEDA~11_combout  & ((!\cycleCount0|a1|WideOr1~0_combout ))) # (!\cycleCount0|LEDA~11_combout  & (!\cycleCount0|a2|WideOr1~0_combout )))) # (!\cycleCount0|LEDB[7]~1_combout  
// & (((\cycleCount0|LEDA~11_combout ))))

	.dataa(\cycleCount0|a2|WideOr1~0_combout ),
	.datab(\cycleCount0|a1|WideOr1~0_combout ),
	.datac(\cycleCount0|LEDB[7]~1_combout ),
	.datad(\cycleCount0|LEDA~11_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~12_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~12 .lut_mask = 16'h3F50;
defparam \cycleCount0|LEDA~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y38_N15
dffeas \cycleCount0|LEDA[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDA~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDA[6] .is_wysiwyg = "true";
defparam \cycleCount0|LEDA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N30
cycloneive_lcell_comb \cycleCount0|a1|WideOr0~0 (
// Equation(s):
// \cycleCount0|a1|WideOr0~0_combout  = (\cycleCount0|count [25] & (\cycleCount0|count [24] & (!\cycleCount0|count [26] & \cycleCount0|count [27]))) # (!\cycleCount0|count [25] & (\cycleCount0|count [26] $ (((\cycleCount0|count [24] & !\cycleCount0|count 
// [27])))))

	.dataa(\cycleCount0|count [24]),
	.datab(\cycleCount0|count [25]),
	.datac(\cycleCount0|count [26]),
	.datad(\cycleCount0|count [27]),
	.cin(gnd),
	.combout(\cycleCount0|a1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a1|WideOr0~0 .lut_mask = 16'h3812;
defparam \cycleCount0|a1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N22
cycloneive_lcell_comb \cycleCount0|a2|WideOr0~0 (
// Equation(s):
// \cycleCount0|a2|WideOr0~0_combout  = (\cycleCount0|count [22] & (!\cycleCount0|count [21] & ((\cycleCount0|count [23]) # (!\cycleCount0|count [20])))) # (!\cycleCount0|count [22] & (\cycleCount0|count [20] & (\cycleCount0|count [23] $ (!\cycleCount0|count 
// [21]))))

	.dataa(\cycleCount0|count [23]),
	.datab(\cycleCount0|count [22]),
	.datac(\cycleCount0|count [20]),
	.datad(\cycleCount0|count [21]),
	.cin(gnd),
	.combout(\cycleCount0|a2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a2|WideOr0~0 .lut_mask = 16'h209C;
defparam \cycleCount0|a2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y38_N24
cycloneive_lcell_comb \cycleCount0|a0|WideOr0~0 (
// Equation(s):
// \cycleCount0|a0|WideOr0~0_combout  = (\cycleCount0|count [30] & (!\cycleCount0|count [29] & ((\cycleCount0|count [31]) # (!\cycleCount0|count [28])))) # (!\cycleCount0|count [30] & (\cycleCount0|count [28] & (\cycleCount0|count [31] $ (!\cycleCount0|count 
// [29]))))

	.dataa(\cycleCount0|count [31]),
	.datab(\cycleCount0|count [30]),
	.datac(\cycleCount0|count [29]),
	.datad(\cycleCount0|count [28]),
	.cin(gnd),
	.combout(\cycleCount0|a0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a0|WideOr0~0 .lut_mask = 16'h290C;
defparam \cycleCount0|a0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y38_N18
cycloneive_lcell_comb \cycleCount0|LEDA~13 (
// Equation(s):
// \cycleCount0|LEDA~13_combout  = (\cycleCount0|LEDB[7]~1_combout  & (((\cycleCount0|LEDB[7]~0_combout )) # (!\cycleCount0|a2|WideOr0~0_combout ))) # (!\cycleCount0|LEDB[7]~1_combout  & (((!\cycleCount0|LEDB[7]~0_combout  & 
// !\cycleCount0|a0|WideOr0~0_combout ))))

	.dataa(\cycleCount0|LEDB[7]~1_combout ),
	.datab(\cycleCount0|a2|WideOr0~0_combout ),
	.datac(\cycleCount0|LEDB[7]~0_combout ),
	.datad(\cycleCount0|a0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~13_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~13 .lut_mask = 16'hA2A7;
defparam \cycleCount0|LEDA~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N12
cycloneive_lcell_comb \cycleCount0|a3|WideOr0~0 (
// Equation(s):
// \cycleCount0|a3|WideOr0~0_combout  = (\cycleCount0|count [18] & (!\cycleCount0|count [17] & ((\cycleCount0|count [19]) # (!\cycleCount0|count [16])))) # (!\cycleCount0|count [18] & (\cycleCount0|count [16] & (\cycleCount0|count [19] $ (!\cycleCount0|count 
// [17]))))

	.dataa(\cycleCount0|count [19]),
	.datab(\cycleCount0|count [16]),
	.datac(\cycleCount0|count [18]),
	.datad(\cycleCount0|count [17]),
	.cin(gnd),
	.combout(\cycleCount0|a3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a3|WideOr0~0 .lut_mask = 16'h08B4;
defparam \cycleCount0|a3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N0
cycloneive_lcell_comb \cycleCount0|LEDA~14 (
// Equation(s):
// \cycleCount0|LEDA~14_combout  = (\cycleCount0|LEDA~13_combout  & (((!\cycleCount0|LEDB[7]~0_combout )) # (!\cycleCount0|a1|WideOr0~0_combout ))) # (!\cycleCount0|LEDA~13_combout  & (((!\cycleCount0|a3|WideOr0~0_combout  & \cycleCount0|LEDB[7]~0_combout 
// ))))

	.dataa(\cycleCount0|a1|WideOr0~0_combout ),
	.datab(\cycleCount0|LEDA~13_combout ),
	.datac(\cycleCount0|a3|WideOr0~0_combout ),
	.datad(\cycleCount0|LEDB[7]~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDA~14_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDA~14 .lut_mask = 16'h47CC;
defparam \cycleCount0|LEDA~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y38_N1
dffeas \cycleCount0|LEDA[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDA~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDA[7] .is_wysiwyg = "true";
defparam \cycleCount0|LEDA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N2
cycloneive_lcell_comb \cycleCount0|a4|WideOr6~0 (
// Equation(s):
// \cycleCount0|a4|WideOr6~0_combout  = (\cycleCount0|count [15]) # ((\cycleCount0|count [13] & ((!\cycleCount0|count [12]) # (!\cycleCount0|count [14]))) # (!\cycleCount0|count [13] & (\cycleCount0|count [14])))

	.dataa(\cycleCount0|count [13]),
	.datab(\cycleCount0|count [14]),
	.datac(\cycleCount0|count [15]),
	.datad(\cycleCount0|count [12]),
	.cin(gnd),
	.combout(\cycleCount0|a4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a4|WideOr6~0 .lut_mask = 16'hF6FE;
defparam \cycleCount0|a4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N28
cycloneive_lcell_comb \cycleCount0|a7|WideOr6~0 (
// Equation(s):
// \cycleCount0|a7|WideOr6~0_combout  = (\cycleCount0|count [3]) # ((\cycleCount0|count [2] & ((!\cycleCount0|count [1]) # (!\cycleCount0|count [0]))) # (!\cycleCount0|count [2] & ((\cycleCount0|count [1]))))

	.dataa(\cycleCount0|count [0]),
	.datab(\cycleCount0|count [2]),
	.datac(\cycleCount0|count [1]),
	.datad(\cycleCount0|count [3]),
	.cin(gnd),
	.combout(\cycleCount0|a7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a7|WideOr6~0 .lut_mask = 16'hFF7C;
defparam \cycleCount0|a7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N30
cycloneive_lcell_comb \cycleCount0|LEDB~2 (
// Equation(s):
// \cycleCount0|LEDB~2_combout  = (\cycleCount0|LEDB[7]~0_combout  & (((\cycleCount0|LEDB[7]~1_combout ) # (\cycleCount0|a7|WideOr6~0_combout )))) # (!\cycleCount0|LEDB[7]~0_combout  & (\cycleCount0|a4|WideOr6~0_combout  & (!\cycleCount0|LEDB[7]~1_combout 
// )))

	.dataa(\cycleCount0|a4|WideOr6~0_combout ),
	.datab(\cycleCount0|LEDB[7]~0_combout ),
	.datac(\cycleCount0|LEDB[7]~1_combout ),
	.datad(\cycleCount0|a7|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~2_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~2 .lut_mask = 16'hCEC2;
defparam \cycleCount0|LEDB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N10
cycloneive_lcell_comb \cycleCount0|a5|WideOr6~0 (
// Equation(s):
// \cycleCount0|a5|WideOr6~0_combout  = (\cycleCount0|count [11]) # ((\cycleCount0|count [10] & ((!\cycleCount0|count [9]) # (!\cycleCount0|count [8]))) # (!\cycleCount0|count [10] & ((\cycleCount0|count [9]))))

	.dataa(\cycleCount0|count [8]),
	.datab(\cycleCount0|count [11]),
	.datac(\cycleCount0|count [10]),
	.datad(\cycleCount0|count [9]),
	.cin(gnd),
	.combout(\cycleCount0|a5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a5|WideOr6~0 .lut_mask = 16'hDFFC;
defparam \cycleCount0|a5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N24
cycloneive_lcell_comb \cycleCount0|a6|WideOr6~0 (
// Equation(s):
// \cycleCount0|a6|WideOr6~0_combout  = (\cycleCount0|count [7]) # ((\cycleCount0|count [6] & ((!\cycleCount0|count [4]) # (!\cycleCount0|count [5]))) # (!\cycleCount0|count [6] & (\cycleCount0|count [5])))

	.dataa(\cycleCount0|count [6]),
	.datab(\cycleCount0|count [7]),
	.datac(\cycleCount0|count [5]),
	.datad(\cycleCount0|count [4]),
	.cin(gnd),
	.combout(\cycleCount0|a6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a6|WideOr6~0 .lut_mask = 16'hDEFE;
defparam \cycleCount0|a6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N0
cycloneive_lcell_comb \cycleCount0|LEDB~3 (
// Equation(s):
// \cycleCount0|LEDB~3_combout  = (\cycleCount0|LEDB[7]~1_combout  & ((\cycleCount0|LEDB~2_combout  & (\cycleCount0|a5|WideOr6~0_combout )) # (!\cycleCount0|LEDB~2_combout  & ((\cycleCount0|a6|WideOr6~0_combout ))))) # (!\cycleCount0|LEDB[7]~1_combout  & 
// (\cycleCount0|LEDB~2_combout ))

	.dataa(\cycleCount0|LEDB[7]~1_combout ),
	.datab(\cycleCount0|LEDB~2_combout ),
	.datac(\cycleCount0|a5|WideOr6~0_combout ),
	.datad(\cycleCount0|a6|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~3_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~3 .lut_mask = 16'hE6C4;
defparam \cycleCount0|LEDB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y39_N1
dffeas \cycleCount0|LEDB[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDB~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDB[1] .is_wysiwyg = "true";
defparam \cycleCount0|LEDB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N6
cycloneive_lcell_comb \cycleCount0|a5|WideOr5~0 (
// Equation(s):
// \cycleCount0|a5|WideOr5~0_combout  = (\cycleCount0|count [11] & (((\cycleCount0|count [10] & !\cycleCount0|count [9])))) # (!\cycleCount0|count [11] & ((\cycleCount0|count [8] & ((\cycleCount0|count [9]) # (!\cycleCount0|count [10]))) # 
// (!\cycleCount0|count [8] & (!\cycleCount0|count [10] & \cycleCount0|count [9]))))

	.dataa(\cycleCount0|count [8]),
	.datab(\cycleCount0|count [11]),
	.datac(\cycleCount0|count [10]),
	.datad(\cycleCount0|count [9]),
	.cin(gnd),
	.combout(\cycleCount0|a5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a5|WideOr5~0 .lut_mask = 16'h23C2;
defparam \cycleCount0|a5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N8
cycloneive_lcell_comb \cycleCount0|a7|WideOr5~0 (
// Equation(s):
// \cycleCount0|a7|WideOr5~0_combout  = (\cycleCount0|count [2] & ((\cycleCount0|count [1] & (\cycleCount0|count [0] & !\cycleCount0|count [3])) # (!\cycleCount0|count [1] & ((\cycleCount0|count [3]))))) # (!\cycleCount0|count [2] & (!\cycleCount0|count [3] 
// & ((\cycleCount0|count [0]) # (\cycleCount0|count [1]))))

	.dataa(\cycleCount0|count [0]),
	.datab(\cycleCount0|count [2]),
	.datac(\cycleCount0|count [1]),
	.datad(\cycleCount0|count [3]),
	.cin(gnd),
	.combout(\cycleCount0|a7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a7|WideOr5~0 .lut_mask = 16'h0CB2;
defparam \cycleCount0|a7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N14
cycloneive_lcell_comb \cycleCount0|a4|WideOr5~0 (
// Equation(s):
// \cycleCount0|a4|WideOr5~0_combout  = (\cycleCount0|count [13] & (!\cycleCount0|count [15] & ((\cycleCount0|count [12]) # (!\cycleCount0|count [14])))) # (!\cycleCount0|count [13] & ((\cycleCount0|count [14] & (\cycleCount0|count [15])) # 
// (!\cycleCount0|count [14] & (!\cycleCount0|count [15] & \cycleCount0|count [12]))))

	.dataa(\cycleCount0|count [13]),
	.datab(\cycleCount0|count [14]),
	.datac(\cycleCount0|count [15]),
	.datad(\cycleCount0|count [12]),
	.cin(gnd),
	.combout(\cycleCount0|a4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a4|WideOr5~0 .lut_mask = 16'h4B42;
defparam \cycleCount0|a4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N4
cycloneive_lcell_comb \cycleCount0|a6|WideOr5~0 (
// Equation(s):
// \cycleCount0|a6|WideOr5~0_combout  = (\cycleCount0|count [6] & ((\cycleCount0|count [7] & (!\cycleCount0|count [5])) # (!\cycleCount0|count [7] & (\cycleCount0|count [5] & \cycleCount0|count [4])))) # (!\cycleCount0|count [6] & (!\cycleCount0|count [7] & 
// ((\cycleCount0|count [5]) # (\cycleCount0|count [4]))))

	.dataa(\cycleCount0|count [6]),
	.datab(\cycleCount0|count [7]),
	.datac(\cycleCount0|count [5]),
	.datad(\cycleCount0|count [4]),
	.cin(gnd),
	.combout(\cycleCount0|a6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a6|WideOr5~0 .lut_mask = 16'h3918;
defparam \cycleCount0|a6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N4
cycloneive_lcell_comb \cycleCount0|LEDB~4 (
// Equation(s):
// \cycleCount0|LEDB~4_combout  = (\cycleCount0|LEDB[7]~1_combout  & ((\cycleCount0|LEDB[7]~0_combout ) # ((!\cycleCount0|a6|WideOr5~0_combout )))) # (!\cycleCount0|LEDB[7]~1_combout  & (!\cycleCount0|LEDB[7]~0_combout  & (!\cycleCount0|a4|WideOr5~0_combout 
// )))

	.dataa(\cycleCount0|LEDB[7]~1_combout ),
	.datab(\cycleCount0|LEDB[7]~0_combout ),
	.datac(\cycleCount0|a4|WideOr5~0_combout ),
	.datad(\cycleCount0|a6|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~4_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~4 .lut_mask = 16'h89AB;
defparam \cycleCount0|LEDB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N0
cycloneive_lcell_comb \cycleCount0|LEDB~5 (
// Equation(s):
// \cycleCount0|LEDB~5_combout  = (\cycleCount0|LEDB[7]~0_combout  & ((\cycleCount0|LEDB~4_combout  & (!\cycleCount0|a5|WideOr5~0_combout )) # (!\cycleCount0|LEDB~4_combout  & ((!\cycleCount0|a7|WideOr5~0_combout ))))) # (!\cycleCount0|LEDB[7]~0_combout  & 
// (((\cycleCount0|LEDB~4_combout ))))

	.dataa(\cycleCount0|a5|WideOr5~0_combout ),
	.datab(\cycleCount0|LEDB[7]~0_combout ),
	.datac(\cycleCount0|a7|WideOr5~0_combout ),
	.datad(\cycleCount0|LEDB~4_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~5_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~5 .lut_mask = 16'h770C;
defparam \cycleCount0|LEDB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y39_N1
dffeas \cycleCount0|LEDB[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDB~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDB[2] .is_wysiwyg = "true";
defparam \cycleCount0|LEDB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N10
cycloneive_lcell_comb \cycleCount0|a7|WideOr4~0 (
// Equation(s):
// \cycleCount0|a7|WideOr4~0_combout  = (\cycleCount0|count [1] & (\cycleCount0|count [0] & ((!\cycleCount0|count [3])))) # (!\cycleCount0|count [1] & ((\cycleCount0|count [2] & ((!\cycleCount0|count [3]))) # (!\cycleCount0|count [2] & (\cycleCount0|count 
// [0]))))

	.dataa(\cycleCount0|count [0]),
	.datab(\cycleCount0|count [2]),
	.datac(\cycleCount0|count [1]),
	.datad(\cycleCount0|count [3]),
	.cin(gnd),
	.combout(\cycleCount0|a7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a7|WideOr4~0 .lut_mask = 16'h02AE;
defparam \cycleCount0|a7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N26
cycloneive_lcell_comb \cycleCount0|a4|WideOr4~0 (
// Equation(s):
// \cycleCount0|a4|WideOr4~0_combout  = (\cycleCount0|count [13] & (((!\cycleCount0|count [15] & \cycleCount0|count [12])))) # (!\cycleCount0|count [13] & ((\cycleCount0|count [14] & (!\cycleCount0|count [15])) # (!\cycleCount0|count [14] & 
// ((\cycleCount0|count [12])))))

	.dataa(\cycleCount0|count [13]),
	.datab(\cycleCount0|count [14]),
	.datac(\cycleCount0|count [15]),
	.datad(\cycleCount0|count [12]),
	.cin(gnd),
	.combout(\cycleCount0|a4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a4|WideOr4~0 .lut_mask = 16'h1F04;
defparam \cycleCount0|a4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N12
cycloneive_lcell_comb \cycleCount0|LEDB~6 (
// Equation(s):
// \cycleCount0|LEDB~6_combout  = (\cycleCount0|LEDB[7]~0_combout  & (((\cycleCount0|LEDB[7]~1_combout )) # (!\cycleCount0|a7|WideOr4~0_combout ))) # (!\cycleCount0|LEDB[7]~0_combout  & (((!\cycleCount0|LEDB[7]~1_combout  & !\cycleCount0|a4|WideOr4~0_combout 
// ))))

	.dataa(\cycleCount0|a7|WideOr4~0_combout ),
	.datab(\cycleCount0|LEDB[7]~0_combout ),
	.datac(\cycleCount0|LEDB[7]~1_combout ),
	.datad(\cycleCount0|a4|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~6_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~6 .lut_mask = 16'hC4C7;
defparam \cycleCount0|LEDB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N16
cycloneive_lcell_comb \cycleCount0|a5|WideOr4~0 (
// Equation(s):
// \cycleCount0|a5|WideOr4~0_combout  = (\cycleCount0|count [9] & (\cycleCount0|count [8] & (!\cycleCount0|count [11]))) # (!\cycleCount0|count [9] & ((\cycleCount0|count [10] & ((!\cycleCount0|count [11]))) # (!\cycleCount0|count [10] & (\cycleCount0|count 
// [8]))))

	.dataa(\cycleCount0|count [8]),
	.datab(\cycleCount0|count [11]),
	.datac(\cycleCount0|count [10]),
	.datad(\cycleCount0|count [9]),
	.cin(gnd),
	.combout(\cycleCount0|a5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a5|WideOr4~0 .lut_mask = 16'h223A;
defparam \cycleCount0|a5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N0
cycloneive_lcell_comb \cycleCount0|a6|WideOr4~0 (
// Equation(s):
// \cycleCount0|a6|WideOr4~0_combout  = (\cycleCount0|count [5] & (((!\cycleCount0|count [7] & \cycleCount0|count [4])))) # (!\cycleCount0|count [5] & ((\cycleCount0|count [6] & (!\cycleCount0|count [7])) # (!\cycleCount0|count [6] & ((\cycleCount0|count 
// [4])))))

	.dataa(\cycleCount0|count [6]),
	.datab(\cycleCount0|count [7]),
	.datac(\cycleCount0|count [5]),
	.datad(\cycleCount0|count [4]),
	.cin(gnd),
	.combout(\cycleCount0|a6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a6|WideOr4~0 .lut_mask = 16'h3702;
defparam \cycleCount0|a6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N26
cycloneive_lcell_comb \cycleCount0|LEDB~7 (
// Equation(s):
// \cycleCount0|LEDB~7_combout  = (\cycleCount0|LEDB~6_combout  & (((!\cycleCount0|LEDB[7]~1_combout )) # (!\cycleCount0|a5|WideOr4~0_combout ))) # (!\cycleCount0|LEDB~6_combout  & (((!\cycleCount0|a6|WideOr4~0_combout  & \cycleCount0|LEDB[7]~1_combout ))))

	.dataa(\cycleCount0|LEDB~6_combout ),
	.datab(\cycleCount0|a5|WideOr4~0_combout ),
	.datac(\cycleCount0|a6|WideOr4~0_combout ),
	.datad(\cycleCount0|LEDB[7]~1_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~7_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~7 .lut_mask = 16'h27AA;
defparam \cycleCount0|LEDB~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y39_N27
dffeas \cycleCount0|LEDB[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDB~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDB[3] .is_wysiwyg = "true";
defparam \cycleCount0|LEDB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N14
cycloneive_lcell_comb \cycleCount0|a7|WideOr3~0 (
// Equation(s):
// \cycleCount0|a7|WideOr3~0_combout  = (\cycleCount0|count [1] & ((\cycleCount0|count [0] & (\cycleCount0|count [2])) # (!\cycleCount0|count [0] & (!\cycleCount0|count [2] & \cycleCount0|count [3])))) # (!\cycleCount0|count [1] & (!\cycleCount0|count [3] & 
// (\cycleCount0|count [0] $ (\cycleCount0|count [2]))))

	.dataa(\cycleCount0|count [0]),
	.datab(\cycleCount0|count [2]),
	.datac(\cycleCount0|count [1]),
	.datad(\cycleCount0|count [3]),
	.cin(gnd),
	.combout(\cycleCount0|a7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a7|WideOr3~0 .lut_mask = 16'h9086;
defparam \cycleCount0|a7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N2
cycloneive_lcell_comb \cycleCount0|a5|WideOr3~0 (
// Equation(s):
// \cycleCount0|a5|WideOr3~0_combout  = (\cycleCount0|count [9] & ((\cycleCount0|count [8] & ((\cycleCount0|count [10]))) # (!\cycleCount0|count [8] & (\cycleCount0|count [11] & !\cycleCount0|count [10])))) # (!\cycleCount0|count [9] & (!\cycleCount0|count 
// [11] & (\cycleCount0|count [8] $ (\cycleCount0|count [10]))))

	.dataa(\cycleCount0|count [8]),
	.datab(\cycleCount0|count [11]),
	.datac(\cycleCount0|count [10]),
	.datad(\cycleCount0|count [9]),
	.cin(gnd),
	.combout(\cycleCount0|a5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a5|WideOr3~0 .lut_mask = 16'hA412;
defparam \cycleCount0|a5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N6
cycloneive_lcell_comb \cycleCount0|a4|WideOr3~0 (
// Equation(s):
// \cycleCount0|a4|WideOr3~0_combout  = (\cycleCount0|count [13] & ((\cycleCount0|count [14] & ((\cycleCount0|count [12]))) # (!\cycleCount0|count [14] & (\cycleCount0|count [15] & !\cycleCount0|count [12])))) # (!\cycleCount0|count [13] & 
// (!\cycleCount0|count [15] & (\cycleCount0|count [14] $ (\cycleCount0|count [12]))))

	.dataa(\cycleCount0|count [13]),
	.datab(\cycleCount0|count [14]),
	.datac(\cycleCount0|count [15]),
	.datad(\cycleCount0|count [12]),
	.cin(gnd),
	.combout(\cycleCount0|a4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a4|WideOr3~0 .lut_mask = 16'h8924;
defparam \cycleCount0|a4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N20
cycloneive_lcell_comb \cycleCount0|a6|WideOr3~0 (
// Equation(s):
// \cycleCount0|a6|WideOr3~0_combout  = (\cycleCount0|count [5] & ((\cycleCount0|count [6] & ((\cycleCount0|count [4]))) # (!\cycleCount0|count [6] & (\cycleCount0|count [7] & !\cycleCount0|count [4])))) # (!\cycleCount0|count [5] & (!\cycleCount0|count [7] 
// & (\cycleCount0|count [6] $ (\cycleCount0|count [4]))))

	.dataa(\cycleCount0|count [6]),
	.datab(\cycleCount0|count [7]),
	.datac(\cycleCount0|count [5]),
	.datad(\cycleCount0|count [4]),
	.cin(gnd),
	.combout(\cycleCount0|a6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a6|WideOr3~0 .lut_mask = 16'hA142;
defparam \cycleCount0|a6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N8
cycloneive_lcell_comb \cycleCount0|LEDB~8 (
// Equation(s):
// \cycleCount0|LEDB~8_combout  = (\cycleCount0|LEDB[7]~1_combout  & (((\cycleCount0|LEDB[7]~0_combout ) # (!\cycleCount0|a6|WideOr3~0_combout )))) # (!\cycleCount0|LEDB[7]~1_combout  & (!\cycleCount0|a4|WideOr3~0_combout  & (!\cycleCount0|LEDB[7]~0_combout 
// )))

	.dataa(\cycleCount0|a4|WideOr3~0_combout ),
	.datab(\cycleCount0|LEDB[7]~1_combout ),
	.datac(\cycleCount0|LEDB[7]~0_combout ),
	.datad(\cycleCount0|a6|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~8_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~8 .lut_mask = 16'hC1CD;
defparam \cycleCount0|LEDB~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N28
cycloneive_lcell_comb \cycleCount0|LEDB~9 (
// Equation(s):
// \cycleCount0|LEDB~9_combout  = (\cycleCount0|LEDB~8_combout  & (((!\cycleCount0|LEDB[7]~0_combout ) # (!\cycleCount0|a5|WideOr3~0_combout )))) # (!\cycleCount0|LEDB~8_combout  & (!\cycleCount0|a7|WideOr3~0_combout  & ((\cycleCount0|LEDB[7]~0_combout ))))

	.dataa(\cycleCount0|a7|WideOr3~0_combout ),
	.datab(\cycleCount0|a5|WideOr3~0_combout ),
	.datac(\cycleCount0|LEDB~8_combout ),
	.datad(\cycleCount0|LEDB[7]~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~9_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~9 .lut_mask = 16'h35F0;
defparam \cycleCount0|LEDB~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y39_N29
dffeas \cycleCount0|LEDB[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDB~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDB[4] .is_wysiwyg = "true";
defparam \cycleCount0|LEDB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N20
cycloneive_lcell_comb \cycleCount0|a5|WideOr2~0 (
// Equation(s):
// \cycleCount0|a5|WideOr2~0_combout  = (\cycleCount0|count [11] & (\cycleCount0|count [10] & ((\cycleCount0|count [9]) # (!\cycleCount0|count [8])))) # (!\cycleCount0|count [11] & (!\cycleCount0|count [8] & (!\cycleCount0|count [10] & \cycleCount0|count 
// [9])))

	.dataa(\cycleCount0|count [8]),
	.datab(\cycleCount0|count [11]),
	.datac(\cycleCount0|count [10]),
	.datad(\cycleCount0|count [9]),
	.cin(gnd),
	.combout(\cycleCount0|a5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a5|WideOr2~0 .lut_mask = 16'hC140;
defparam \cycleCount0|a5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N12
cycloneive_lcell_comb \cycleCount0|a4|WideOr2~0 (
// Equation(s):
// \cycleCount0|a4|WideOr2~0_combout  = (\cycleCount0|count [14] & (\cycleCount0|count [15] & ((\cycleCount0|count [13]) # (!\cycleCount0|count [12])))) # (!\cycleCount0|count [14] & (\cycleCount0|count [13] & (!\cycleCount0|count [15] & !\cycleCount0|count 
// [12])))

	.dataa(\cycleCount0|count [13]),
	.datab(\cycleCount0|count [14]),
	.datac(\cycleCount0|count [15]),
	.datad(\cycleCount0|count [12]),
	.cin(gnd),
	.combout(\cycleCount0|a4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a4|WideOr2~0 .lut_mask = 16'h80C2;
defparam \cycleCount0|a4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N24
cycloneive_lcell_comb \cycleCount0|a7|WideOr2~0 (
// Equation(s):
// \cycleCount0|a7|WideOr2~0_combout  = (\cycleCount0|count [2] & (\cycleCount0|count [3] & ((\cycleCount0|count [1]) # (!\cycleCount0|count [0])))) # (!\cycleCount0|count [2] & (!\cycleCount0|count [0] & (\cycleCount0|count [1] & !\cycleCount0|count [3])))

	.dataa(\cycleCount0|count [0]),
	.datab(\cycleCount0|count [2]),
	.datac(\cycleCount0|count [1]),
	.datad(\cycleCount0|count [3]),
	.cin(gnd),
	.combout(\cycleCount0|a7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a7|WideOr2~0 .lut_mask = 16'hC410;
defparam \cycleCount0|a7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N2
cycloneive_lcell_comb \cycleCount0|LEDB~10 (
// Equation(s):
// \cycleCount0|LEDB~10_combout  = (\cycleCount0|LEDB[7]~0_combout  & (((\cycleCount0|LEDB[7]~1_combout ) # (!\cycleCount0|a7|WideOr2~0_combout )))) # (!\cycleCount0|LEDB[7]~0_combout  & (!\cycleCount0|a4|WideOr2~0_combout  & (!\cycleCount0|LEDB[7]~1_combout 
// )))

	.dataa(\cycleCount0|a4|WideOr2~0_combout ),
	.datab(\cycleCount0|LEDB[7]~0_combout ),
	.datac(\cycleCount0|LEDB[7]~1_combout ),
	.datad(\cycleCount0|a7|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~10_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~10 .lut_mask = 16'hC1CD;
defparam \cycleCount0|LEDB~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N18
cycloneive_lcell_comb \cycleCount0|a6|WideOr2~0 (
// Equation(s):
// \cycleCount0|a6|WideOr2~0_combout  = (\cycleCount0|count [6] & (\cycleCount0|count [7] & ((\cycleCount0|count [5]) # (!\cycleCount0|count [4])))) # (!\cycleCount0|count [6] & (!\cycleCount0|count [7] & (\cycleCount0|count [5] & !\cycleCount0|count [4])))

	.dataa(\cycleCount0|count [6]),
	.datab(\cycleCount0|count [7]),
	.datac(\cycleCount0|count [5]),
	.datad(\cycleCount0|count [4]),
	.cin(gnd),
	.combout(\cycleCount0|a6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a6|WideOr2~0 .lut_mask = 16'h8098;
defparam \cycleCount0|a6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N14
cycloneive_lcell_comb \cycleCount0|LEDB~11 (
// Equation(s):
// \cycleCount0|LEDB~11_combout  = (\cycleCount0|LEDB[7]~1_combout  & ((\cycleCount0|LEDB~10_combout  & (!\cycleCount0|a5|WideOr2~0_combout )) # (!\cycleCount0|LEDB~10_combout  & ((!\cycleCount0|a6|WideOr2~0_combout ))))) # (!\cycleCount0|LEDB[7]~1_combout  
// & (((\cycleCount0|LEDB~10_combout ))))

	.dataa(\cycleCount0|LEDB[7]~1_combout ),
	.datab(\cycleCount0|a5|WideOr2~0_combout ),
	.datac(\cycleCount0|LEDB~10_combout ),
	.datad(\cycleCount0|a6|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~11_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~11 .lut_mask = 16'h707A;
defparam \cycleCount0|LEDB~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y39_N15
dffeas \cycleCount0|LEDB[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDB~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDB[5] .is_wysiwyg = "true";
defparam \cycleCount0|LEDB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N20
cycloneive_lcell_comb \cycleCount0|a7|WideOr1~0 (
// Equation(s):
// \cycleCount0|a7|WideOr1~0_combout  = (\cycleCount0|count [1] & ((\cycleCount0|count [0] & ((\cycleCount0|count [3]))) # (!\cycleCount0|count [0] & (\cycleCount0|count [2])))) # (!\cycleCount0|count [1] & (\cycleCount0|count [2] & (\cycleCount0|count [0] $ 
// (\cycleCount0|count [3]))))

	.dataa(\cycleCount0|count [0]),
	.datab(\cycleCount0|count [2]),
	.datac(\cycleCount0|count [1]),
	.datad(\cycleCount0|count [3]),
	.cin(gnd),
	.combout(\cycleCount0|a7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a7|WideOr1~0 .lut_mask = 16'hE448;
defparam \cycleCount0|a7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N24
cycloneive_lcell_comb \cycleCount0|a5|WideOr1~0 (
// Equation(s):
// \cycleCount0|a5|WideOr1~0_combout  = (\cycleCount0|count [11] & ((\cycleCount0|count [8] & ((\cycleCount0|count [9]))) # (!\cycleCount0|count [8] & (\cycleCount0|count [10])))) # (!\cycleCount0|count [11] & (\cycleCount0|count [10] & (\cycleCount0|count 
// [8] $ (\cycleCount0|count [9]))))

	.dataa(\cycleCount0|count [8]),
	.datab(\cycleCount0|count [11]),
	.datac(\cycleCount0|count [10]),
	.datad(\cycleCount0|count [9]),
	.cin(gnd),
	.combout(\cycleCount0|a5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a5|WideOr1~0 .lut_mask = 16'hD860;
defparam \cycleCount0|a5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N30
cycloneive_lcell_comb \cycleCount0|a6|WideOr1~0 (
// Equation(s):
// \cycleCount0|a6|WideOr1~0_combout  = (\cycleCount0|count [7] & ((\cycleCount0|count [4] & ((\cycleCount0|count [5]))) # (!\cycleCount0|count [4] & (\cycleCount0|count [6])))) # (!\cycleCount0|count [7] & (\cycleCount0|count [6] & (\cycleCount0|count [5] $ 
// (\cycleCount0|count [4]))))

	.dataa(\cycleCount0|count [6]),
	.datab(\cycleCount0|count [7]),
	.datac(\cycleCount0|count [5]),
	.datad(\cycleCount0|count [4]),
	.cin(gnd),
	.combout(\cycleCount0|a6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a6|WideOr1~0 .lut_mask = 16'hC2A8;
defparam \cycleCount0|a6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N16
cycloneive_lcell_comb \cycleCount0|a4|WideOr1~0 (
// Equation(s):
// \cycleCount0|a4|WideOr1~0_combout  = (\cycleCount0|count [13] & ((\cycleCount0|count [12] & ((\cycleCount0|count [15]))) # (!\cycleCount0|count [12] & (\cycleCount0|count [14])))) # (!\cycleCount0|count [13] & (\cycleCount0|count [14] & 
// (\cycleCount0|count [15] $ (\cycleCount0|count [12]))))

	.dataa(\cycleCount0|count [13]),
	.datab(\cycleCount0|count [14]),
	.datac(\cycleCount0|count [15]),
	.datad(\cycleCount0|count [12]),
	.cin(gnd),
	.combout(\cycleCount0|a4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a4|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \cycleCount0|a4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N30
cycloneive_lcell_comb \cycleCount0|LEDB~12 (
// Equation(s):
// \cycleCount0|LEDB~12_combout  = (\cycleCount0|LEDB[7]~1_combout  & ((\cycleCount0|LEDB[7]~0_combout ) # ((!\cycleCount0|a6|WideOr1~0_combout )))) # (!\cycleCount0|LEDB[7]~1_combout  & (!\cycleCount0|LEDB[7]~0_combout  & 
// ((!\cycleCount0|a4|WideOr1~0_combout ))))

	.dataa(\cycleCount0|LEDB[7]~1_combout ),
	.datab(\cycleCount0|LEDB[7]~0_combout ),
	.datac(\cycleCount0|a6|WideOr1~0_combout ),
	.datad(\cycleCount0|a4|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~12_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~12 .lut_mask = 16'h8A9B;
defparam \cycleCount0|LEDB~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N26
cycloneive_lcell_comb \cycleCount0|LEDB~13 (
// Equation(s):
// \cycleCount0|LEDB~13_combout  = (\cycleCount0|LEDB~12_combout  & (((!\cycleCount0|LEDB[7]~0_combout ) # (!\cycleCount0|a5|WideOr1~0_combout )))) # (!\cycleCount0|LEDB~12_combout  & (!\cycleCount0|a7|WideOr1~0_combout  & ((\cycleCount0|LEDB[7]~0_combout 
// ))))

	.dataa(\cycleCount0|a7|WideOr1~0_combout ),
	.datab(\cycleCount0|a5|WideOr1~0_combout ),
	.datac(\cycleCount0|LEDB~12_combout ),
	.datad(\cycleCount0|LEDB[7]~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~13_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~13 .lut_mask = 16'h35F0;
defparam \cycleCount0|LEDB~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y39_N27
dffeas \cycleCount0|LEDB[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDB~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDB[6] .is_wysiwyg = "true";
defparam \cycleCount0|LEDB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N12
cycloneive_lcell_comb \cycleCount0|a5|WideOr0~0 (
// Equation(s):
// \cycleCount0|a5|WideOr0~0_combout  = (\cycleCount0|count [10] & (!\cycleCount0|count [9] & ((\cycleCount0|count [11]) # (!\cycleCount0|count [8])))) # (!\cycleCount0|count [10] & (\cycleCount0|count [8] & (\cycleCount0|count [11] $ (!\cycleCount0|count 
// [9]))))

	.dataa(\cycleCount0|count [8]),
	.datab(\cycleCount0|count [11]),
	.datac(\cycleCount0|count [10]),
	.datad(\cycleCount0|count [9]),
	.cin(gnd),
	.combout(\cycleCount0|a5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a5|WideOr0~0 .lut_mask = 16'h08D2;
defparam \cycleCount0|a5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N6
cycloneive_lcell_comb \cycleCount0|a7|WideOr0~0 (
// Equation(s):
// \cycleCount0|a7|WideOr0~0_combout  = (\cycleCount0|count [2] & (!\cycleCount0|count [1] & ((\cycleCount0|count [3]) # (!\cycleCount0|count [0])))) # (!\cycleCount0|count [2] & (\cycleCount0|count [0] & (\cycleCount0|count [1] $ (!\cycleCount0|count 
// [3]))))

	.dataa(\cycleCount0|count [0]),
	.datab(\cycleCount0|count [2]),
	.datac(\cycleCount0|count [1]),
	.datad(\cycleCount0|count [3]),
	.cin(gnd),
	.combout(\cycleCount0|a7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a7|WideOr0~0 .lut_mask = 16'h2C06;
defparam \cycleCount0|a7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N28
cycloneive_lcell_comb \cycleCount0|a4|WideOr0~0 (
// Equation(s):
// \cycleCount0|a4|WideOr0~0_combout  = (\cycleCount0|count [13] & (!\cycleCount0|count [14] & (\cycleCount0|count [15] & \cycleCount0|count [12]))) # (!\cycleCount0|count [13] & (\cycleCount0|count [14] $ (((!\cycleCount0|count [15] & \cycleCount0|count 
// [12])))))

	.dataa(\cycleCount0|count [13]),
	.datab(\cycleCount0|count [14]),
	.datac(\cycleCount0|count [15]),
	.datad(\cycleCount0|count [12]),
	.cin(gnd),
	.combout(\cycleCount0|a4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a4|WideOr0~0 .lut_mask = 16'h6144;
defparam \cycleCount0|a4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N18
cycloneive_lcell_comb \cycleCount0|LEDB~14 (
// Equation(s):
// \cycleCount0|LEDB~14_combout  = (\cycleCount0|LEDB[7]~1_combout  & (\cycleCount0|LEDB[7]~0_combout )) # (!\cycleCount0|LEDB[7]~1_combout  & ((\cycleCount0|LEDB[7]~0_combout  & (!\cycleCount0|a7|WideOr0~0_combout )) # (!\cycleCount0|LEDB[7]~0_combout  & 
// ((!\cycleCount0|a4|WideOr0~0_combout )))))

	.dataa(\cycleCount0|LEDB[7]~1_combout ),
	.datab(\cycleCount0|LEDB[7]~0_combout ),
	.datac(\cycleCount0|a7|WideOr0~0_combout ),
	.datad(\cycleCount0|a4|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~14_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~14 .lut_mask = 16'h8C9D;
defparam \cycleCount0|LEDB~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N10
cycloneive_lcell_comb \cycleCount0|a6|WideOr0~0 (
// Equation(s):
// \cycleCount0|a6|WideOr0~0_combout  = (\cycleCount0|count [6] & (!\cycleCount0|count [5] & ((\cycleCount0|count [7]) # (!\cycleCount0|count [4])))) # (!\cycleCount0|count [6] & (\cycleCount0|count [4] & (\cycleCount0|count [7] $ (!\cycleCount0|count 
// [5]))))

	.dataa(\cycleCount0|count [6]),
	.datab(\cycleCount0|count [7]),
	.datac(\cycleCount0|count [5]),
	.datad(\cycleCount0|count [4]),
	.cin(gnd),
	.combout(\cycleCount0|a6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|a6|WideOr0~0 .lut_mask = 16'h490A;
defparam \cycleCount0|a6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N8
cycloneive_lcell_comb \cycleCount0|LEDB~15 (
// Equation(s):
// \cycleCount0|LEDB~15_combout  = (\cycleCount0|LEDB~14_combout  & (((!\cycleCount0|LEDB[7]~1_combout )) # (!\cycleCount0|a5|WideOr0~0_combout ))) # (!\cycleCount0|LEDB~14_combout  & (((!\cycleCount0|a6|WideOr0~0_combout  & \cycleCount0|LEDB[7]~1_combout 
// ))))

	.dataa(\cycleCount0|a5|WideOr0~0_combout ),
	.datab(\cycleCount0|LEDB~14_combout ),
	.datac(\cycleCount0|a6|WideOr0~0_combout ),
	.datad(\cycleCount0|LEDB[7]~1_combout ),
	.cin(gnd),
	.combout(\cycleCount0|LEDB~15_combout ),
	.cout());
// synopsys translate_off
defparam \cycleCount0|LEDB~15 .lut_mask = 16'h47CC;
defparam \cycleCount0|LEDB~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y39_N9
dffeas \cycleCount0|LEDB[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cycleCount0|LEDB~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cycleCount0|LEDA[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycleCount0|LEDB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cycleCount0|LEDB[7] .is_wysiwyg = "true";
defparam \cycleCount0|LEDB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneive_lcell_comb \control0|branchFlag~2 (
// Equation(s):
// \control0|branchFlag~2_combout  = (\reset1~q  & (\control0|branchFlag~1_combout  & ((\control0|Mux1~0_combout ) # (\control0|Mux1~2_combout ))))

	.dataa(\reset1~q ),
	.datab(\control0|Mux1~0_combout ),
	.datac(\control0|branchFlag~1_combout ),
	.datad(\control0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\control0|branchFlag~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|branchFlag~2 .lut_mask = 16'hA080;
defparam \control0|branchFlag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
