// Seed: 1515915987
module module_0 (
    input supply0 id_0,
    output wire id_1,
    output wor id_2
);
endmodule
module module_0 (
    output wand id_0,
    output logic id_1
    , id_27,
    input tri0 id_2,
    input wire id_3,
    input wor id_4,
    output wor id_5,
    input wand id_6,
    input uwire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wand id_10,
    input wand id_11,
    input supply0 id_12,
    input tri1 id_13
    , id_28,
    input tri id_14,
    input wire id_15,
    input tri1 id_16,
    output tri0 id_17,
    output supply1 id_18,
    input wand id_19,
    output tri1 id_20,
    input tri id_21,
    input uwire id_22,
    output wand id_23,
    output uwire id_24,
    input wand id_25
);
  wire id_29;
  always id_1 <= id_14;
  tri1  id_30;
  wire  id_31;
  logic module_1 = id_4;
  assign id_30 = 1'h0;
  assign id_24 = -1'b0;
  if (1) begin : LABEL_0
    assign id_0 = -1;
  end
  module_0 modCall_1 (
      id_6,
      id_24,
      id_5
  );
  assign modCall_1.id_0 = 0;
  parameter id_32 = 1;
endmodule
