#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 14 15:31:15 2020
# Process ID: 9208
# Current directory: C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/Prac5/Prac5.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/Prac5/Prac5.runs/synth_1/top.vds
# Journal file: C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/Prac5/Prac5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 724.945 ; gain = 177.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'Debounce_module' [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/Debounce_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Debounce_module' (1#1) [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/Debounce_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/Prac5/Prac5.runs/synth_1/.Xil/Vivado-9208-LAPTOP-HBP2TUAB/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (2#1) [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/Prac5/Prac5.runs/synth_1/.Xil/Vivado-9208-LAPTOP-HBP2TUAB/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pwm_module' [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/pwm_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pwm_module' (3#1) [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/pwm_module.v:23]
WARNING: [Synth 8-6014] Unused sequential element f_base_reg was removed.  [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/top.v:65]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/top.v:2]
WARNING: [Synth 8-3917] design top has port AUD_SD driven by constant 1
WARNING: [Synth 8-3917] design top has port LED[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[0] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port LED[2]
WARNING: [Synth 8-3331] design top has unconnected port SW[7]
WARNING: [Synth 8-3331] design top has unconnected port SW[6]
WARNING: [Synth 8-3331] design top has unconnected port SW[5]
WARNING: [Synth 8-3331] design top has unconnected port SW[4]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
WARNING: [Synth 8-3331] design top has unconnected port SW[2]
WARNING: [Synth 8-3331] design top has unconnected port SW[1]
WARNING: [Synth 8-3331] design top has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 791.277 ; gain = 244.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 791.277 ; gain = 244.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 791.277 ; gain = 244.219
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/Prac5/Prac5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'myMemory'
Finished Parsing XDC File [c:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/Prac5/Prac5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'myMemory'
Parsing XDC File [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'SevenSegment[0]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'SevenSegment[1]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'SevenSegment[2]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'SevenSegment[3]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'SevenSegment[4]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'SevenSegment[5]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'SevenSegment[6]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'SevenSegment[7]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'SegmentDrivers[0]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'SegmentDrivers[1]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'SegmentDrivers[2]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'SegmentDrivers[3]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc:79]
Finished Parsing XDC File [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/constraints/Prac5_constraints_file.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 908.102 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'myMemory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for myMemory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module Debounce_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pwm_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port AUD_SD driven by constant 1
WARNING: [Synth 8-3917] design top has port LED[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[0] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port LED[2]
WARNING: [Synth 8-3331] design top has unconnected port SW[7]
WARNING: [Synth 8-3331] design top has unconnected port SW[6]
WARNING: [Synth 8-3331] design top has unconnected port SW[5]
WARNING: [Synth 8-3331] design top has unconnected port SW[4]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
WARNING: [Synth 8-3331] design top has unconnected port SW[2]
WARNING: [Synth 8-3331] design top has unconnected port SW[1]
WARNING: [Synth 8-3331] design top has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:56 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |     6|
|4     |LUT1          |     3|
|5     |LUT2          |     6|
|6     |LUT3          |     4|
|7     |LUT4          |    14|
|8     |LUT5          |     3|
|9     |LUT6          |    10|
|10    |FDRE          |    55|
|11    |IBUF          |     1|
|12    |OBUF          |     4|
|13    |OBUFT         |     1|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   119|
|2     |  myPWM  |pwm_module |    52|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 917.504 ; gain = 370.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 917.504 ; gain = 244.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 917.504 ; gain = 370.445
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:23 . Memory (MB): peak = 925.480 ; gain = 633.766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.480 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/Prac5/Prac5.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 14 15:33:08 2020...
