\section{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\textbf{ client\+\_\+bw.\+h} \\*Interface to access client bandwidth counters }{\pageref{client__bw_8h}}{}
\item\contentsline{section}{\textbf{ cpuasynchcounter.\+h} \\*Implementation of a P\+O\+S\+IX thread that periodically saves the current state of counters and exposes them to other threads }{\pageref{cpuasynchcounter_8h}}{}
\item\contentsline{section}{\textbf{ cpucounters.\+cpp} \\*The bulk of \doxyref{P\+CM}{p.}{classPCM} implementation }{\pageref{cpucounters_8cpp}}{}
\item\contentsline{section}{\textbf{ cpucounters.\+h} \\*Main C\+PU counters header }{\pageref{cpucounters_8h}}{}
\item\contentsline{section}{{\bfseries dashboard.\+h} }{\pageref{dashboard_8h}}{}
\item\contentsline{section}{{\bfseries debug.\+h} }{\pageref{debug_8h}}{}
\item\contentsline{section}{{\bfseries favicon.\+ico.\+h} }{\pageref{favicon_8ico_8h}}{}
\item\contentsline{section}{{\bfseries lspci.\+h} }{\pageref{lspci_8h}}{}
\item\contentsline{section}{\textbf{ mmio.\+h} \\*Interface to access memory mapped IO registers }{\pageref{mmio_8h}}{}
\item\contentsline{section}{\textbf{ msr.\+h} \\*Low level interface to access hardware model specific registers }{\pageref{msr_8h}}{}
\item\contentsline{section}{{\bfseries mutex.\+h} }{\pageref{mutex_8h}}{}
\item\contentsline{section}{\textbf{ pci.\+h} \\*Low level interface to access P\+CI configuration space }{\pageref{pci_8h}}{}
\item\contentsline{section}{\textbf{ pcm-\/core.\+cpp} \\*Example of using C\+PU counters\+: implements a performance counter monitoring utility for Intel \doxyref{Core}{p.}{classCore}, Offcore events }{\pageref{pcm-core_8cpp}}{}
\item\contentsline{section}{\textbf{ pcm-\/memory.\+cpp} \\*Example of using C\+PU counters\+: implements a performance counter monitoring utility for memory controller channels and D\+I\+M\+Ms (ranks) + P\+MM memory traffic }{\pageref{pcm-memory_8cpp}}{}
\item\contentsline{section}{\textbf{ pcm-\/numa.\+cpp} \\*Example of using C\+PU counters\+: implements a performance counter monitoring utility for N\+U\+MA (remote and local memory accesses counting). Example for programming offcore response events }{\pageref{pcm-numa_8cpp}}{}
\item\contentsline{section}{\textbf{ pcm-\/pcie.\+cpp} \\*Example of using uncore C\+Bo counters\+: implements a performance counter monitoring utility for monitoring P\+C\+Ie bandwidth }{\pageref{pcm-pcie_8cpp}}{}
\item\contentsline{section}{{\bfseries pcm-\/pcie.\+h} }{\pageref{pcm-pcie_8h}}{}
\item\contentsline{section}{\textbf{ pcm-\/sensor.\+cpp} \\*Example of using C\+PU counters\+: implements a graphical plugin for K\+DE ksysguard }{\pageref{pcm-sensor_8cpp}}{}
\item\contentsline{section}{\textbf{ pcm-\/tsx.\+cpp} \\*Example of using C\+PU counters\+: implements a performance counter monitoring utility for Intel Transactional Synchronization Extensions }{\pageref{pcm-tsx_8cpp}}{}
\item\contentsline{section}{\textbf{ pcm.\+cpp} \\*Example of using C\+PU counters\+: implements a simple performance counter monitoring utility }{\pageref{pcm_8cpp}}{}
\item\contentsline{section}{\textbf{ realtime.\+cpp} \\*Two use-\/cases\+: realtime data structure performance analysis and memory-\/bandwidth aware scheduling }{\pageref{realtime_8cpp}}{}
\item\contentsline{section}{{\bfseries threadpool.\+h} }{\pageref{threadpool_8h}}{}
\item\contentsline{section}{{\bfseries topology.\+h} }{\pageref{topology_8h}}{}
\item\contentsline{section}{\textbf{ types.\+h} \\*Internal type and constant definitions }{\pageref{types_8h}}{}
\item\contentsline{section}{\textbf{ utils.\+h} \\*Some common utility routines }{\pageref{utils_8h}}{}
\item\contentsline{section}{\textbf{ width\+\_\+extender.\+h} \\*Provides 64-\/bit \char`\"{}virtual\char`\"{} counters from underlying 32-\/bit HW counters }{\pageref{width__extender_8h}}{}
\end{DoxyCompactList}
