<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F107xC HAL User Manual: PLLI2S Configuration</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F107xC HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">PLLI2S Configuration</div>  </div>
<div class="ingroups"><a class="el" href="group__RCCEx__Exported__Macros.html">RCCEx Exported Macros</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Configuration.html#ga397893a952906f8caa8579a56c3a17a6">__HAL_RCC_PLLI2S_ENABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCCEx__Private__Constants.html#gaba1aa8936828d49aab102dd1fcc1ce22">RCC_CR_PLLI2SON_BB</a> = ENABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable the main PLLI2S.  <a href="#ga397893a952906f8caa8579a56c3a17a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Configuration.html#ga44da2cd20aaa56a79141f6142dfb6942">__HAL_RCC_PLLI2S_DISABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCCEx__Private__Constants.html#gaba1aa8936828d49aab102dd1fcc1ce22">RCC_CR_PLLI2SON_BB</a> = DISABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to disable the main PLLI2S.  <a href="#ga44da2cd20aaa56a79141f6142dfb6942"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Configuration.html#gaa815731a52254b8f6f7d3d45c124b057">__HAL_RCC_PLLI2S_CONFIG</a>(__PLLI2SMUL__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PLL3MUL,(__PLLI2SMUL__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">macros to configure the main PLLI2S multiplication factor.  <a href="#gaa815731a52254b8f6f7d3d45c124b057"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Configuration.html#gacc1a8ad328f57e3dcade01e5355e0add">__HAL_RCC_PLL2_ENABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCCEx__Private__Constants.html#ga50f06a2402b0238d8646e8e59f072038">RCC_CR_PLL2ON_BB</a> = ENABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable the main PLL2.  <a href="#gacc1a8ad328f57e3dcade01e5355e0add"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Configuration.html#ga1e44121d27a8d6096c170d4a2e7c1981">__HAL_RCC_PLL2_DISABLE</a>()&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCCEx__Private__Constants.html#ga50f06a2402b0238d8646e8e59f072038">RCC_CR_PLL2ON_BB</a> = DISABLE)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to disable the main PLL2.  <a href="#ga1e44121d27a8d6096c170d4a2e7c1981"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__PLLI2S__Configuration.html#ga2cb62df2fea21933702ee7a2c59dac97">__HAL_RCC_PLL2_CONFIG</a>(__PLL2MUL__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PLL2MUL,(__PLL2MUL__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">macros to configure the main PLL2 multiplication factor.  <a href="#ga2cb62df2fea21933702ee7a2c59dac97"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga2cb62df2fea21933702ee7a2c59dac97"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::__HAL_RCC_PLL2_CONFIG" ref="ga2cb62df2fea21933702ee7a2c59dac97" args="(__PLL2MUL__)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__PLLI2S__Configuration.html#ga2cb62df2fea21933702ee7a2c59dac97">__HAL_RCC_PLL2_CONFIG</a></td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLL2MUL__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PLL2MUL,(__PLL2MUL__))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>macros to configure the main PLL2 multiplication factor. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function must be used only when the main PLL2 is disabled.</dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2MUL__</td><td>specifies the multiplication factor for PLL2 VCO output clock This parameter can be one of the following values: <ul>
<li><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga6ada5388ef796a8cce7be8dcc7c51f4f">RCC_PLL2_MUL8</a> PLL2VCO = PLL2 clock entry x 8 </li>
<li><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#gace7ab6e428feb3cb8b7cd207cda7a453">RCC_PLL2_MUL9</a> PLL2VCO = PLL2 clock entry x 9 </li>
<li><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga7ecae8ea875e656ad5ef50da990c8763">RCC_PLL2_MUL10</a> PLL2VCO = PLL2 clock entry x 10 </li>
<li><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#gad02c7dc77c2b7fd03ccbebde48254378">RCC_PLL2_MUL11</a> PLL2VCO = PLL2 clock entry x 11 </li>
<li><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga5020a4a21fcd55af1fae3ea0ce780328">RCC_PLL2_MUL12</a> PLL2VCO = PLL2 clock entry x 12 </li>
<li><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#gacce21515ef554cad6776897c10f782c9">RCC_PLL2_MUL13</a> PLL2VCO = PLL2 clock entry x 13 </li>
<li><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga0fcbd85a0f8496df9003ef3cbb152f8b">RCC_PLL2_MUL14</a> PLL2VCO = PLL2 clock entry x 14 </li>
<li><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga42f7071e4008d0b2600d1eee8218d67e">RCC_PLL2_MUL16</a> PLL2VCO = PLL2 clock entry x 16 </li>
<li><a class="el" href="group__RCCEx__PLL2__Multiplication__Factor.html#gaf955708383158ac3c0cf4d3f65c0dae8">RCC_PLL2_MUL20</a> PLL2VCO = PLL2 clock entry x 20 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l01797">1797</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__hal__rcc_8c_source.html#l00347">HAL_RCC_OscConfig()</a>, and <a class="el" href="stm32f1xx__hal__rcc__ex_8c_source.html#l00739">HAL_RCCEx_EnablePLL2()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e44121d27a8d6096c170d4a2e7c1981"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::__HAL_RCC_PLL2_DISABLE" ref="ga1e44121d27a8d6096c170d4a2e7c1981" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__PLLI2S__Configuration.html#ga1e44121d27a8d6096c170d4a2e7c1981">__HAL_RCC_PLL2_DISABLE</a></td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCCEx__Private__Constants.html#ga50f06a2402b0238d8646e8e59f072038">RCC_CR_PLL2ON_BB</a> = DISABLE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Macros to disable the main PLL2. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The main PLL2 can not be disabled if it is used indirectly as system clock source </dd>
<dd>
The main PLL2 is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l01779">1779</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__hal__rcc_8c_source.html#l00347">HAL_RCC_OscConfig()</a>, <a class="el" href="stm32f1xx__hal__rcc__ex_8c_source.html#l00810">HAL_RCCEx_DisablePLL2()</a>, and <a class="el" href="stm32f1xx__hal__rcc__ex_8c_source.html#l00739">HAL_RCCEx_EnablePLL2()</a>.</p>

</div>
</div>
<a class="anchor" id="gacc1a8ad328f57e3dcade01e5355e0add"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::__HAL_RCC_PLL2_ENABLE" ref="gacc1a8ad328f57e3dcade01e5355e0add" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__PLLI2S__Configuration.html#gacc1a8ad328f57e3dcade01e5355e0add">__HAL_RCC_PLL2_ENABLE</a></td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCCEx__Private__Constants.html#ga50f06a2402b0238d8646e8e59f072038">RCC_CR_PLL2ON_BB</a> = ENABLE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Macros to enable the main PLL2. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>After enabling the main PLL2, the application software should wait on PLL2RDY flag to be set indicating that PLL2 clock is stable and can be used as system clock source. </dd>
<dd>
The main PLL2 is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l01773">1773</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__hal__rcc_8c_source.html#l00347">HAL_RCC_OscConfig()</a>, and <a class="el" href="stm32f1xx__hal__rcc__ex_8c_source.html#l00739">HAL_RCCEx_EnablePLL2()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa815731a52254b8f6f7d3d45c124b057"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::__HAL_RCC_PLLI2S_CONFIG" ref="gaa815731a52254b8f6f7d3d45c124b057" args="(__PLLI2SMUL__)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__PLLI2S__Configuration.html#gaa815731a52254b8f6f7d3d45c124b057">__HAL_RCC_PLLI2S_CONFIG</a></td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SMUL__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PLL3MUL,(__PLLI2SMUL__))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>macros to configure the main PLLI2S multiplication factor. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function must be used only when the main PLLI2S is disabled.</dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLI2SMUL__</td><td>specifies the multiplication factor for PLLI2S VCO output clock This parameter can be one of the following values: <ul>
<li><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#gad1f3469e40927f31437d2375e45a6c2e">RCC_PLLI2S_MUL8</a> PLLI2SVCO = PLLI2S clock entry x 8 </li>
<li><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#gaf85434e22fa7c603f6b891464d2a16ac">RCC_PLLI2S_MUL9</a> PLLI2SVCO = PLLI2S clock entry x 9 </li>
<li><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga718129efff4c1ae14d3c3e66d4bc5deb">RCC_PLLI2S_MUL10</a> PLLI2SVCO = PLLI2S clock entry x 10 </li>
<li><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#gadd9f7c1b9533cf41755343ba29d9d1ef">RCC_PLLI2S_MUL11</a> PLLI2SVCO = PLLI2S clock entry x 11 </li>
<li><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga836072ab3818a30ed5747f3e99aaae8a">RCC_PLLI2S_MUL12</a> PLLI2SVCO = PLLI2S clock entry x 12 </li>
<li><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga8bfbbc75fa52ceaa25c86d121847d931">RCC_PLLI2S_MUL13</a> PLLI2SVCO = PLLI2S clock entry x 13 </li>
<li><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga684344656b942c18f1c616392819fbe6">RCC_PLLI2S_MUL14</a> PLLI2SVCO = PLLI2S clock entry x 14 </li>
<li><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga330a5a4b52e8f02eb8965564e0fa782e">RCC_PLLI2S_MUL16</a> PLLI2SVCO = PLLI2S clock entry x 16 </li>
<li><a class="el" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga89ce06d0541803aa7b9beee96f7916af">RCC_PLLI2S_MUL20</a> PLLI2SVCO = PLLI2S clock entry x 20 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l01659">1659</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__hal__rcc__ex_8c_source.html#l00613">HAL_RCCEx_EnablePLLI2S()</a>, and <a class="el" href="stm32f1xx__hal__rcc__ex_8c_source.html#l00100">HAL_RCCEx_PeriphCLKConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga44da2cd20aaa56a79141f6142dfb6942"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::__HAL_RCC_PLLI2S_DISABLE" ref="ga44da2cd20aaa56a79141f6142dfb6942" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__PLLI2S__Configuration.html#ga44da2cd20aaa56a79141f6142dfb6942">__HAL_RCC_PLLI2S_DISABLE</a></td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCCEx__Private__Constants.html#gaba1aa8936828d49aab102dd1fcc1ce22">RCC_CR_PLLI2SON_BB</a> = DISABLE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Macros to disable the main PLLI2S. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The main PLLI2S is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l01641">1641</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__hal__rcc__ex_8c_source.html#l00683">HAL_RCCEx_DisablePLLI2S()</a>, and <a class="el" href="stm32f1xx__hal__rcc__ex_8c_source.html#l00613">HAL_RCCEx_EnablePLLI2S()</a>.</p>

</div>
</div>
<a class="anchor" id="ga397893a952906f8caa8579a56c3a17a6"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::__HAL_RCC_PLLI2S_ENABLE" ref="ga397893a952906f8caa8579a56c3a17a6" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__PLLI2S__Configuration.html#ga397893a952906f8caa8579a56c3a17a6">__HAL_RCC_PLLI2S_ENABLE</a></td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(__IO uint32_t *) <a class="el" href="group__RCCEx__Private__Constants.html#gaba1aa8936828d49aab102dd1fcc1ce22">RCC_CR_PLLI2SON_BB</a> = ENABLE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Macros to enable the main PLLI2S. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>After enabling the main PLLI2S, the application software should wait on PLLI2SRDY flag to be set indicating that PLLI2S clock is stable and can be used as system clock source. </dd>
<dd>
The main PLLI2S is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l01636">1636</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__hal__rcc__ex_8c_source.html#l00613">HAL_RCCEx_EnablePLLI2S()</a>, and <a class="el" href="stm32f1xx__hal__rcc__ex_8c_source.html#l00100">HAL_RCCEx_PeriphCLKConfig()</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:58:41 for STM32F107xC HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
