ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 1
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"stm32_boot_lrun.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c"
  25              		.section	.text.MapMemory,"ax",%progbits
  26              		.align	1
  27              		.global	MapMemory
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  32              	MapMemory:
  33              	.LFB863:
   1:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /**
   2:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   ******************************************************************************
   3:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @file    stm32_boot_lrun.c
   4:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @author  MCD Application Team
   5:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @brief   This file manages booting in load and run mode.
   6:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   ******************************************************************************
   7:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @attention
   8:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   *
   9:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * All rights reserved.
  11:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   *
  12:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * in the root directory of this software component.
  14:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   *
  16:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   ******************************************************************************
  17:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   */
  18:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  19:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /* Includes ------------------------------------------------------------------*/
  20:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #include "stm32_boot_lrun.h"
  21:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  22:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /** @defgroup BOOT
  23:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @{
  24:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   */
  25:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 2


  26:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /** @defgroup BOOT_LRUN
  27:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @{
  28:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   */
  29:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  30:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /* Private typedefs ----------------------------------------------------------*/
  31:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /* Private defines -----------------------------------------------------------*/
  32:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  33:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /* offset of the vector table from the start of the image. Should be set in extmem_conf.h if needed
  34:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #ifndef EXTMEM_HEADER_OFFSET
  35:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #define EXTMEM_HEADER_OFFSET 0
  36:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #endif /* EXTMEM_HEADER_OFFSET */
  37:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  38:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #if defined(EXTMEM_LRUN_TS_ENABLE_NS) \
  39:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     && (!defined(EXTMEM_LRUN_DESTINATION_ADDRESS_NS) || !defined(EXTMEM_LRUN_SOURCE_ADDRESS_NS))
  40:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #error "ExtMem user configuration incorrect : undefined parameters for Non-Secure image loading"
  41:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #endif /* EXTMEM_LRUN_TS_ENABLE_NS) && (!EXTMEM_LRUN_DESTINATION_ADDRESS_NS || !EXTMEM_LRUN_SOURCE_
  42:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  43:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /* Private macros ------------------------------------------------------------*/
  44:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /* Private variables ---------------------------------------------------------*/
  45:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /* Private function prototypes -----------------------------------------------*/
  46:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** BOOTStatus_TypeDef MapMemory(void);
  47:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** BOOTStatus_TypeDef CopyApplication(void);
  48:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** BOOTStatus_TypeDef JumpToApplication(void);
  49:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** BOOTStatus_TypeDef GetBaseAddress(uint32_t MemIndex, uint32_t *BaseAddress);
  50:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  51:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /**
  52:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   *  @addtogroup BOOT_LRUN_Exported_Functions Boot LRUN exported functions
  53:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @{
  54:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   */
  55:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  56:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /**
  57:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @brief Boots the application by mapping memories, loading code, and jumping to the application.
  58:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @retval BOOTStatus_TypeDef Status of the operation.
  59:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   */
  60:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** BOOTStatus_TypeDef BOOT_Application(void)
  61:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** {
  62:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   BOOTStatus_TypeDef retr;
  63:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  64:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* Mount the memory */
  65:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   retr = MapMemory();
  66:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   if (BOOT_OK == retr)
  67:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
  68:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     retr = CopyApplication();
  69:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     if (BOOT_OK == retr)
  70:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     {
  71:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       /* Jump on the application */
  72:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       retr = JumpToApplication();
  73:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     }
  74:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   }
  75:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   return retr;
  76:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** }
  77:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  78:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /**
  79:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @}
  80:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   */
  81:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  82:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 3


  83:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   *  @defgroup BOOT_LRUN_Private_Functions Boot LRUN private functions
  84:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @{
  85:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   */
  86:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  87:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /**
  88:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @brief  Maps the external memory.
  89:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @retval BOOTStatus_TypeDef Status of the operation.
  90:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   */
  91:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** BOOTStatus_TypeDef MapMemory(void)
  92:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** {
  34              		.loc 1 92 1 view -0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 8
  37              		@ frame_needed = 0, uses_anonymous_args = 0
  38 0000 70B5     		push	{r4, r5, r6, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 16
  41              		.cfi_offset 4, -16
  42              		.cfi_offset 5, -12
  43              		.cfi_offset 6, -8
  44              		.cfi_offset 14, -4
  45 0002 82B0     		sub	sp, sp, #8
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 24
  93:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   BOOTStatus_TypeDef retr = BOOT_OK;
  48              		.loc 1 93 3 view .LVU1
  49              	.LVL0:
  94:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint32_t BaseAddress = 0;
  50              		.loc 1 94 3 view .LVU2
  51              		.loc 1 94 12 is_stmt 0 view .LVU3
  52 0004 0025     		movs	r5, #0
  53 0006 0195     		str	r5, [sp, #4]
  95:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
  96:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* Map all the memory */
  97:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   for (uint8_t index = 0; index < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)); 
  54              		.loc 1 97 3 is_stmt 1 view .LVU4
  55              	.LBB48:
  56              		.loc 1 97 8 view .LVU5
  57              	.LVL1:
  58              		.loc 1 97 16 is_stmt 0 view .LVU6
  59 0008 2C46     		mov	r4, r5
  60              		.loc 1 97 3 view .LVU7
  61 000a 02E0     		b	.L2
  62              	.LVL2:
  63              	.L5:
  98:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
  99:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     switch (EXTMEM_GetMapAddress(index, &BaseAddress))
 100:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     {
 101:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       case EXTMEM_OK :
 102:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 103:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         if (EXTMEM_MemoryMappedMode(index, EXTMEM_ENABLE) != EXTMEM_OK)
 104:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         {
 105:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****           retr = BOOT_ERROR_MAPPEDMODEFAIL;
 106:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         }
 107:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         break;
 108:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       }
 109:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       case EXTMEM_ERROR_NOTSUPPORTED :
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 4


 110:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 111:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         /* Memory doesn't support map mode, nothing to do */
 112:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         break;
 113:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       }
 114:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       default :
 115:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 116:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         retr = BOOT_ERROR_NOBASEADDRESS;
  64              		.loc 1 116 14 view .LVU8
  65 000c 0225     		movs	r5, #2
  66              	.LVL3:
  67              	.L3:
  97:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
  68              		.loc 1 97 105 is_stmt 1 discriminator 2 view .LVU9
  69 000e 0134     		adds	r4, r4, #1
  70              	.LVL4:
  97:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
  71              		.loc 1 97 105 is_stmt 0 discriminator 2 view .LVU10
  72 0010 E4B2     		uxtb	r4, r4
  73              	.LVL5:
  74              	.L2:
  97:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
  75              		.loc 1 97 33 is_stmt 1 discriminator 1 view .LVU11
  76 0012 012C     		cmp	r4, #1
  77 0014 10D8     		bhi	.L8
  99:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     {
  78              		.loc 1 99 5 view .LVU12
  99:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     {
  79              		.loc 1 99 13 is_stmt 0 view .LVU13
  80 0016 01A9     		add	r1, sp, #4
  81 0018 2046     		mov	r0, r4
  82 001a FFF7FEFF 		bl	EXTMEM_GetMapAddress
  83              	.LVL6:
  99:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     {
  84              		.loc 1 99 5 discriminator 1 view .LVU14
  85 001e B0F1FF3F 		cmp	r0, #-1
  86 0022 F4D0     		beq	.L3
  87 0024 0028     		cmp	r0, #0
  88 0026 F1D1     		bne	.L5
 103:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         {
  89              		.loc 1 103 9 is_stmt 1 view .LVU15
 103:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         {
  90              		.loc 1 103 13 is_stmt 0 view .LVU16
  91 0028 0021     		movs	r1, #0
  92 002a 2046     		mov	r0, r4
  93 002c FFF7FEFF 		bl	EXTMEM_MemoryMappedMode
  94              	.LVL7:
 103:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         {
  95              		.loc 1 103 12 discriminator 1 view .LVU17
  96 0030 0028     		cmp	r0, #0
  97 0032 ECD0     		beq	.L3
 105:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         }
  98              		.loc 1 105 16 view .LVU18
  99 0034 0325     		movs	r5, #3
 100              	.LVL8:
 105:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         }
 101              		.loc 1 105 16 view .LVU19
 102 0036 EAE7     		b	.L3
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 5


 103              	.LVL9:
 104              	.L8:
 105:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         }
 105              		.loc 1 105 16 view .LVU20
 106              	.LBE48:
 117:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         break;
 118:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       }
 119:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     }
 120:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   }
 121:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   return retr;
 107              		.loc 1 121 3 is_stmt 1 view .LVU21
 122:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** }
 108              		.loc 1 122 1 is_stmt 0 view .LVU22
 109 0038 2846     		mov	r0, r5
 110 003a 02B0     		add	sp, sp, #8
 111              	.LCFI2:
 112              		.cfi_def_cfa_offset 16
 113              		@ sp needed
 114 003c 70BD     		pop	{r4, r5, r6, pc}
 115              		.loc 1 122 1 view .LVU23
 116              		.cfi_endproc
 117              	.LFE863:
 119              		.section	.text.BOOT_GetApplicationSize,"ax",%progbits
 120              		.align	1
 121              		.weak	BOOT_GetApplicationSize
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 126              	BOOT_GetApplicationSize:
 127              	.LVL10:
 128              	.LFB866:
 123:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 124:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /**
 125:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @brief  Copies the application data from source to destination.
 126:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @retval BOOTStatus_TypeDef Status of the operation.
 127:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   */
 128:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** BOOTStatus_TypeDef CopyApplication(void)
 129:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** {
 130:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   BOOTStatus_TypeDef retr = BOOT_OK;
 131:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint8_t *source;
 132:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint8_t *destination;
 133:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint32_t MapAddress;
 134:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint32_t img_size;
 135:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 136:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #if defined(EXTMEM_LRUN_DESTINATION_INTERNAL)
 137:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* This case correspond to copy the SW from external memory into internal memory */
 138:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   destination = (uint8_t *)EXTMEM_LRUN_DESTINATION_ADDRESS;
 139:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #else
 140:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   if (EXTMEM_OK != EXTMEM_GetMapAddress(EXTMEM_LRUN_DESTINATION, &MapAddress))
 141:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 142:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     return BOOT_ERROR_MAPPEDMODEFAIL;
 143:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   }
 144:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   destination = (uint8_t *)(MapAddress + EXTMEM_LRUN_DESTINATION_ADDRESS);
 145:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #endif /* EXTMEM_LRUN_DESTINATION_INTERNAL */
 146:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 147:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* Get the map address of the source memory */
 148:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   switch (EXTMEM_GetMapAddress(EXTMEM_LRUN_SOURCE, &MapAddress))
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 6


 149:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 150:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     case EXTMEM_OK :
 151:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     {
 152:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       /* Manage the copy in mapped mode */
 153:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       source = (uint8_t *)(MapAddress + EXTMEM_LRUN_SOURCE_ADDRESS);
 154:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       img_size = BOOT_GetApplicationSize((uint32_t) source);
 155:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       /* Copy from source to destination in mapped mode */
 156:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       for (uint32_t index = 0; index < img_size; index++)
 157:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 158:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         destination[index] = source[index];
 159:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       }
 160:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #if defined(EXTMEM_LRUN_TZ_ENABLE_NS)
 161:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       source = (uint8_t *)(MapAddress + EXTMEM_LRUN_SOURCE_ADDRESS_NS);
 162:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       img_size = BOOT_GetApplicationSize((uint32_t) source);
 163:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       destination = (uint8_t *)EXTMEM_LRUN_DESTINATION_ADDRESS_NS;
 164:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       /* Copy Non-Secure from source to destination in mapped mode */
 165:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       for (uint32_t index = 0; index < img_size; index++)
 166:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 167:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         destination[index] = source[index];
 168:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       }
 169:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #endif /* EXTMEM_LRUN_TZ_ENABLE_NS */
 170:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       break;
 171:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     }
 172:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 173:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     case EXTMEM_ERROR_NOTSUPPORTED:
 174:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     {
 175:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       img_size = BOOT_GetApplicationSize(EXTMEM_LRUN_SOURCE_ADDRESS);
 176:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       /* Manage the copy using EXTMEM_Read */
 177:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       if (EXTMEM_OK != EXTMEM_Read(EXTMEM_LRUN_SOURCE, EXTMEM_LRUN_SOURCE_ADDRESS, destination, img
 178:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 179:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         retr = BOOT_ERROR_COPY;
 180:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       }
 181:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #if defined(EXTMEM_LRUN_TZ_ENABLE_NS)
 182:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       img_size = BOOT_GetApplicationSize(EXTMEM_LRUN_SOURCE_ADDRESS_NS);
 183:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       destination = (uint8_t *)EXTMEM_LRUN_DESTINATION_ADDRESS_NS;
 184:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       /* Copy Non-Secure from source to destination in mapped mode */
 185:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       if (EXTMEM_OK != EXTMEM_Read(EXTMEM_LRUN_SOURCE, EXTMEM_LRUN_SOURCE_ADDRESS_NS, destination, 
 186:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 187:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****         retr = BOOT_ERROR_COPY;
 188:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       }
 189:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #endif /* EXTMEM_LRUN_TZ_ENABLE_NS */
 190:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       break;
 191:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     }
 192:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 193:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     default :
 194:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     {
 195:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       /* Returns an error */
 196:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       retr = BOOT_ERROR_MAPPEDMODEFAIL;
 197:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       break;
 198:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     }
 199:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   }
 200:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   return retr;
 201:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** }
 202:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 203:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /**
 204:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @brief  Jumps to the application using its vector table.
 205:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @retval BOOTStatus_TypeDef Status of the operation.
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 7


 206:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   */
 207:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** BOOTStatus_TypeDef JumpToApplication(void)
 208:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** {
 209:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint32_t primask_bit;
 210:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   typedef  void (*pFunction)(void);
 211:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   static pFunction JumpToApp;
 212:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint32_t Application_vector;
 213:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* Suspend SysTick */
 214:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   HAL_SuspendTick();
 215:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 216:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #if defined(__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
 217:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* if I-Cache is enabled, disable I-Cache-----------------------------------*/
 218:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   if (SCB->CCR & SCB_CCR_IC_Msk)
 219:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 220:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     SCB_DisableICache();
 221:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   }
 222:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #endif /* ICACHE_PRESENT */
 223:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 224:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #if defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 225:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* if D-Cache is enabled, disable D-Cache-----------------------------------*/
 226:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   if (SCB->CCR & SCB_CCR_DC_Msk)
 227:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 228:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     SCB_DisableDCache();
 229:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   }
 230:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #endif /* DCACHE_PRESENT */
 231:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 232:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* Initialize user application's Stack Pointer & Jump to user application  */
 233:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   primask_bit = __get_PRIMASK();
 234:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   __disable_irq();
 235:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 236:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   Application_vector = BOOT_GetApplicationVectorTable();
 237:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 238:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   SCB->VTOR = (uint32_t)Application_vector;
 239:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   JumpToApp = (pFunction)(*(__IO uint32_t *)(Application_vector + 4));
 240:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 241:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #if (defined(__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))
 242:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* on ARM v8m, set MSPLIM before setting MSP to avoid unwanted stack overflow faults */
 243:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   __set_MSPLIM(0x00000000);
 244:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #elif (defined(__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1))
 245:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* on ARM v8m, set MSPLIM before setting MSP to avoid unwanted stack overflow faults */
 246:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   __set_MSPLIM(0x00000000);
 247:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #elif (defined(__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))
 248:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* on ARM v8m, set MSPLIM before setting MSP to avoid unwanted stack overflow faults */
 249:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   __set_MSPLIM(0x00000000);
 250:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #endif  /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8_1M_MAIN__ or __ARM_ARCH_8M_BASE__ */
 251:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 252:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   __set_MSP(*(__IO uint32_t *)Application_vector);
 253:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 254:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* Re-enable the interrupts */
 255:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   __set_PRIMASK(primask_bit);
 256:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 257:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   JumpToApp();
 258:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   return BOOT_OK;
 259:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** }
 260:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 261:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 262:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 8


 263:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @brief Gets the size of the application image.
 264:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @param img_addr Address of the application image.
 265:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @retval Size of the application image in bytes.
 266:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   */
 267:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** __weak uint32_t BOOT_GetApplicationSize(uint32_t img_addr)
 268:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** {
 129              		.loc 1 268 1 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 269:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   UNUSED(img_addr);
 134              		.loc 1 269 3 view .LVU25
 270:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   return EXTMEM_LRUN_SOURCE_SIZE;
 135              		.loc 1 270 3 view .LVU26
 271:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** }
 136              		.loc 1 271 1 is_stmt 0 view .LVU27
 137 0000 4FF48020 		mov	r0, #262144
 138              	.LVL11:
 139              		.loc 1 271 1 view .LVU28
 140 0004 7047     		bx	lr
 141              		.cfi_endproc
 142              	.LFE866:
 144              		.section	.text.CopyApplication,"ax",%progbits
 145              		.align	1
 146              		.global	CopyApplication
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	CopyApplication:
 152              	.LFB864:
 129:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   BOOTStatus_TypeDef retr = BOOT_OK;
 153              		.loc 1 129 1 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 8
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157 0000 10B5     		push	{r4, lr}
 158              	.LCFI3:
 159              		.cfi_def_cfa_offset 8
 160              		.cfi_offset 4, -8
 161              		.cfi_offset 14, -4
 162 0002 82B0     		sub	sp, sp, #8
 163              	.LCFI4:
 164              		.cfi_def_cfa_offset 16
 130:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint8_t *source;
 165              		.loc 1 130 3 view .LVU30
 166              	.LVL12:
 131:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint8_t *destination;
 167              		.loc 1 131 3 view .LVU31
 132:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint32_t MapAddress;
 168              		.loc 1 132 3 view .LVU32
 133:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint32_t img_size;
 169              		.loc 1 133 3 view .LVU33
 134:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 170              		.loc 1 134 3 view .LVU34
 138:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #else
 171              		.loc 1 138 3 view .LVU35
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 9


 148:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 172              		.loc 1 148 3 view .LVU36
 148:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 173              		.loc 1 148 11 is_stmt 0 view .LVU37
 174 0004 01A9     		add	r1, sp, #4
 175 0006 0020     		movs	r0, #0
 176 0008 FFF7FEFF 		bl	EXTMEM_GetMapAddress
 177              	.LVL13:
 148:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 178              		.loc 1 148 3 discriminator 1 view .LVU38
 179 000c B0F1FF3F 		cmp	r0, #-1
 180 0010 12D0     		beq	.L11
 181 0012 08BB     		cbnz	r0, .L15
 153:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       img_size = BOOT_GetApplicationSize((uint32_t) source);
 182              		.loc 1 153 7 is_stmt 1 view .LVU39
 153:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       img_size = BOOT_GetApplicationSize((uint32_t) source);
 183              		.loc 1 153 39 is_stmt 0 view .LVU40
 184 0014 019C     		ldr	r4, [sp, #4]
 185 0016 04F58014 		add	r4, r4, #1048576
 186              	.LVL14:
 154:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       /* Copy from source to destination in mapped mode */
 187              		.loc 1 154 7 is_stmt 1 view .LVU41
 154:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       /* Copy from source to destination in mapped mode */
 188              		.loc 1 154 18 is_stmt 0 view .LVU42
 189 001a 2046     		mov	r0, r4
 190 001c FFF7FEFF 		bl	BOOT_GetApplicationSize
 191              	.LVL15:
 156:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 192              		.loc 1 156 7 is_stmt 1 view .LVU43
 193              	.LBB49:
 156:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 194              		.loc 1 156 12 view .LVU44
 156:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 195              		.loc 1 156 21 is_stmt 0 view .LVU45
 196 0020 0023     		movs	r3, #0
 156:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 197              		.loc 1 156 7 view .LVU46
 198 0022 04E0     		b	.L13
 199              	.LVL16:
 200              	.L14:
 158:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       }
 201              		.loc 1 158 9 is_stmt 1 view .LVU47
 158:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       }
 202              		.loc 1 158 20 is_stmt 0 view .LVU48
 203 0024 03F15052 		add	r2, r3, #872415232
 158:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       }
 204              		.loc 1 158 36 view .LVU49
 205 0028 E15C     		ldrb	r1, [r4, r3]	@ zero_extendqisi2
 158:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       }
 206              		.loc 1 158 28 view .LVU50
 207 002a 1170     		strb	r1, [r2]
 156:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 208              		.loc 1 156 55 is_stmt 1 discriminator 3 view .LVU51
 209 002c 0133     		adds	r3, r3, #1
 210              	.LVL17:
 211              	.L13:
 156:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 10


 212              		.loc 1 156 38 discriminator 1 view .LVU52
 213 002e 8342     		cmp	r3, r0
 214 0030 F8D3     		bcc	.L14
 215              	.LBE49:
 130:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint8_t *source;
 216              		.loc 1 130 22 is_stmt 0 view .LVU53
 217 0032 0020     		movs	r0, #0
 218              	.LVL18:
 219              	.L12:
 200:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** }
 220              		.loc 1 200 3 is_stmt 1 view .LVU54
 201:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 221              		.loc 1 201 1 is_stmt 0 view .LVU55
 222 0034 02B0     		add	sp, sp, #8
 223              	.LCFI5:
 224              		.cfi_remember_state
 225              		.cfi_def_cfa_offset 8
 226              		@ sp needed
 227 0036 10BD     		pop	{r4, pc}
 228              	.LVL19:
 229              	.L11:
 230              	.LCFI6:
 231              		.cfi_restore_state
 175:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       /* Manage the copy using EXTMEM_Read */
 232              		.loc 1 175 7 is_stmt 1 view .LVU56
 175:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       /* Manage the copy using EXTMEM_Read */
 233              		.loc 1 175 18 is_stmt 0 view .LVU57
 234 0038 4FF48010 		mov	r0, #1048576
 235 003c FFF7FEFF 		bl	BOOT_GetApplicationSize
 236              	.LVL20:
 237 0040 0346     		mov	r3, r0
 238              	.LVL21:
 177:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 239              		.loc 1 177 7 is_stmt 1 view .LVU58
 177:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 240              		.loc 1 177 24 is_stmt 0 view .LVU59
 241 0042 4FF05052 		mov	r2, #872415232
 242 0046 4FF48011 		mov	r1, #1048576
 243 004a 0020     		movs	r0, #0
 244              	.LVL22:
 177:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 245              		.loc 1 177 24 view .LVU60
 246 004c FFF7FEFF 		bl	EXTMEM_Read
 247              	.LVL23:
 177:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       {
 248              		.loc 1 177 10 discriminator 1 view .LVU61
 249 0050 0028     		cmp	r0, #0
 250 0052 EFD0     		beq	.L12
 179:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****       }
 251              		.loc 1 179 14 view .LVU62
 252 0054 0420     		movs	r0, #4
 253 0056 EDE7     		b	.L12
 254              	.LVL24:
 255              	.L15:
 148:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 256              		.loc 1 148 3 discriminator 1 view .LVU63
 257 0058 0320     		movs	r0, #3
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 11


 258 005a EBE7     		b	.L12
 259              		.cfi_endproc
 260              	.LFE864:
 262              		.section	.text.BOOT_GetApplicationVectorTable,"ax",%progbits
 263              		.align	1
 264              		.weak	BOOT_GetApplicationVectorTable
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 269              	BOOT_GetApplicationVectorTable:
 270              	.LFB867:
 272:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 273:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** /**
 274:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @brief Gets the address of the application's vector table.
 275:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   * @retval Address of the vector table.
 276:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   */
 277:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** __weak uint32_t BOOT_GetApplicationVectorTable(void)
 278:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** {
 271              		.loc 1 278 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 279:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint32_t vector_table;
 276              		.loc 1 279 3 view .LVU65
 280:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #if defined(EXTMEM_LRUN_DESTINATION_INTERNAL)
 281:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   vector_table = EXTMEM_LRUN_DESTINATION_ADDRESS;
 277              		.loc 1 281 3 view .LVU66
 278              	.LVL25:
 282:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #else
 283:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   if (EXTMEM_OK != EXTMEM_GetMapAddress(EXTMEM_LRUN_DESTINATION, &vector_table))
 284:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 285:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     return 0xffffffff;
 286:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   }
 287:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   vector_table += EXTMEM_LRUN_DESTINATION_ADDRESS;
 288:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #endif /* EXTMEM_LRUN_DESTINATION_INTERNAL */
 289:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   vector_table += EXTMEM_HEADER_OFFSET;
 279              		.loc 1 289 3 view .LVU67
 290:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   return vector_table;
 280              		.loc 1 290 3 view .LVU68
 291:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** }
 281              		.loc 1 291 1 is_stmt 0 view .LVU69
 282 0000 0048     		ldr	r0, .L19
 283 0002 7047     		bx	lr
 284              	.L20:
 285              		.align	2
 286              	.L19:
 287 0004 00040034 		.word	872416256
 288              		.cfi_endproc
 289              	.LFE867:
 291              		.section	.text.JumpToApplication,"ax",%progbits
 292              		.align	1
 293              		.global	JumpToApplication
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	JumpToApplication:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 12


 299              	.LFB865:
 208:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint32_t primask_bit;
 300              		.loc 1 208 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 16
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304 0000 30B5     		push	{r4, r5, lr}
 305              	.LCFI7:
 306              		.cfi_def_cfa_offset 12
 307              		.cfi_offset 4, -12
 308              		.cfi_offset 5, -8
 309              		.cfi_offset 14, -4
 310 0002 85B0     		sub	sp, sp, #20
 311              	.LCFI8:
 312              		.cfi_def_cfa_offset 32
 209:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   typedef  void (*pFunction)(void);
 313              		.loc 1 209 3 view .LVU71
 210:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   static pFunction JumpToApp;
 314              		.loc 1 210 3 view .LVU72
 211:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   uint32_t Application_vector;
 315              		.loc 1 211 3 view .LVU73
 212:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   /* Suspend SysTick */
 316              		.loc 1 212 3 view .LVU74
 214:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 317              		.loc 1 214 3 view .LVU75
 318 0004 FFF7FEFF 		bl	HAL_SuspendTick
 319              	.LVL26:
 218:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 320              		.loc 1 218 3 view .LVU76
 218:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 321              		.loc 1 218 10 is_stmt 0 view .LVU77
 322 0008 2E4B     		ldr	r3, .L27
 323 000a 5B69     		ldr	r3, [r3, #20]
 218:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 324              		.loc 1 218 6 view .LVU78
 325 000c 13F4003F 		tst	r3, #131072
 326 0010 0FD0     		beq	.L22
 220:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   }
 327              		.loc 1 220 5 is_stmt 1 view .LVU79
 328              	.LBB50:
 329              	.LBI50:
 330              		.file 2 "../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h"
   1:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /*
   2:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * Copyright (c) 2020-2021 Arm Limited. All rights reserved.
   3:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  *
   4:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * SPDX-License-Identifier: Apache-2.0
   5:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  *
   6:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * not use this file except in compliance with the License.
   8:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * You may obtain a copy of the License at
   9:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  *
  10:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  *
  12:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * Unless required by applicable law or agreed to in writing, software
  13:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 13


  16:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * limitations under the License.
  17:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  */
  18:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  19:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /*
  20:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  * CMSIS-Core(M) Level 1 Cache API for Armv7-M and later
  21:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  */
  22:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  23:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #ifndef ARM_ARMV7M_CACHEL1_H
  24:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #define ARM_ARMV7M_CACHEL1_H
  25:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  26:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #if   defined ( __ICCARM__ )
  27:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  28:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #elif defined (__clang__)
  29:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #pragma clang system_header    /* treat file as system include file */
  30:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #endif
  31:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  32:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
  33:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \ingroup  CMSIS_Core_FunctionInterface
  34:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
  35:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief    Functions that configure Instruction and Data cache.
  36:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   @{
  37:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****  */
  38:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  39:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /* Cache Size ID Register Macros */
  40:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
  41:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
  42:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  43:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #ifndef __SCB_DCACHE_LINE_SIZE
  44:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  45:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #endif
  46:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  47:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #ifndef __SCB_ICACHE_LINE_SIZE
  48:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
  49:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** #endif
  50:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  51:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
  52:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief   Enable I-Cache
  53:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \details Turns on I-Cache
  54:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   */
  55:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** __STATIC_FORCEINLINE void SCB_EnableICache (void)
  56:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** {
  57:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  58:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
  59:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  60:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
  61:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
  62:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  63:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
  64:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
  65:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  66:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
  67:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
  68:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #endif
  69:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** }
  70:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  71:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  72:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 14


  73:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief   Disable I-Cache
  74:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \details Turns off I-Cache
  75:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   */
  76:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** __STATIC_FORCEINLINE void SCB_DisableICache (void)
 331              		.loc 2 76 27 view .LVU80
 332              	.LBB51:
  77:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** {
  78:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  79:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 333              		.loc 2 79 5 view .LVU81
 334              	.LBB52:
 335              	.LBI52:
 336              		.file 3 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V6.0.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. July 2024
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2023 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC system_header   /* treat file as system include file */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #include <arm_acle.h>
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 15


  45:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   CMSIS_DEPRECATED
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define CMSIS_DEPRECATED                       __attribute__((deprecated))
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 16


 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __NO_INIT
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_INIT                              __attribute__ ((section (".noinit")))
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ALIAS
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIAS(x)                             __attribute__ ((alias(x)))
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()         __ASM volatile ("nop")
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()         __ASM volatile ("wfi":::"memory")
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()         __ASM volatile ("wfe":::"memory")
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 17


 159:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()         __ASM volatile ("sev")
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 337              		.loc 3 184 27 view .LVU82
 338              	.LBB53:
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 339              		.loc 3 186 3 view .LVU83
 340              		.syntax unified
 341              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 342 0012 BFF34F8F 		dsb 0xF
 343              	@ 0 "" 2
 344              		.thumb
 345              		.syntax unified
 346              	.LBE53:
 347              	.LBE52:
  80:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
 348              		.loc 2 80 5 view .LVU84
 349              	.LBB54:
 350              	.LBI54:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 351              		.loc 3 173 27 view .LVU85
 352              	.LBB55:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 353              		.loc 3 175 3 view .LVU86
 354              		.syntax unified
 355              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 356 0016 BFF36F8F 		isb 0xF
 357              	@ 0 "" 2
 358              		.thumb
 359              		.syntax unified
 360              	.LBE55:
 361              	.LBE54:
  81:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 18


 362              		.loc 2 81 5 view .LVU87
 363              		.loc 2 81 8 is_stmt 0 view .LVU88
 364 001a 2A4B     		ldr	r3, .L27
 365 001c 5A69     		ldr	r2, [r3, #20]
 366              		.loc 2 81 14 view .LVU89
 367 001e 22F40032 		bic	r2, r2, #131072
 368 0022 5A61     		str	r2, [r3, #20]
  82:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 369              		.loc 2 82 5 is_stmt 1 view .LVU90
 370              		.loc 2 82 18 is_stmt 0 view .LVU91
 371 0024 0022     		movs	r2, #0
 372 0026 C3F85022 		str	r2, [r3, #592]
  83:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 373              		.loc 2 83 5 is_stmt 1 view .LVU92
 374              	.LBB56:
 375              	.LBI56:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 376              		.loc 3 184 27 view .LVU93
 377              	.LBB57:
 378              		.loc 3 186 3 view .LVU94
 379              		.syntax unified
 380              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 381 002a BFF34F8F 		dsb 0xF
 382              	@ 0 "" 2
 383              		.thumb
 384              		.syntax unified
 385              	.LBE57:
 386              	.LBE56:
  84:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
 387              		.loc 2 84 5 view .LVU95
 388              	.LBB58:
 389              	.LBI58:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 390              		.loc 3 173 27 view .LVU96
 391              	.LBB59:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 392              		.loc 3 175 3 view .LVU97
 393              		.syntax unified
 394              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 395 002e BFF36F8F 		isb 0xF
 396              	@ 0 "" 2
 397              		.thumb
 398              		.syntax unified
 399              	.L22:
 400              	.LBE59:
 401              	.LBE58:
 402              	.LBE51:
 403              	.LBE50:
 226:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 404              		.loc 1 226 3 view .LVU98
 226:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 405              		.loc 1 226 10 is_stmt 0 view .LVU99
 406 0032 244B     		ldr	r3, .L27
 407 0034 5B69     		ldr	r3, [r3, #20]
 226:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 408              		.loc 1 226 6 view .LVU100
 409 0036 13F4803F 		tst	r3, #65536
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 19


 410 003a 2BD0     		beq	.L23
 228:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   }
 411              		.loc 1 228 5 is_stmt 1 view .LVU101
 412              	.LBB60:
 413              	.LBI60:
  85:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #endif
  86:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** }
  87:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  88:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
  89:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
  90:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief   Invalidate I-Cache
  91:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \details Invalidates I-Cache
  92:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   */
  93:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache (void)
  94:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** {
  95:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  96:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
  97:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
  98:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->ICIALLU = 0UL;
  99:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 100:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
 101:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #endif
 102:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** }
 103:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 104:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 105:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
 106:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief   I-Cache Invalidate by address
 107:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \details Invalidates I-Cache for the given address.
 108:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****            I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
 109:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****            I-Cache memory blocks which are part of given address + given size are invalidated.
 110:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \param[in]   addr    address
 111:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \param[in]   isize   size of memory block (in number of bytes)
 112:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** */
 113:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (volatile void *addr, int32_t isize)
 114:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** {
 115:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
 116:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     if ( isize > 0 ) {
 117:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
 118:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
 119:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 120:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       __DSB();
 121:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 122:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       do {
 123:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bi
 124:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         op_addr += __SCB_ICACHE_LINE_SIZE;
 125:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         op_size -= __SCB_ICACHE_LINE_SIZE;
 126:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       } while ( op_size > 0 );
 127:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 128:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       __DSB();
 129:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       __ISB();
 130:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     }
 131:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #endif
 132:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** }
 133:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 134:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 135:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
 136:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief   Enable D-Cache
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 20


 137:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \details Turns on D-Cache
 138:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   */
 139:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** __STATIC_FORCEINLINE void SCB_EnableDCache (void)
 140:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** {
 141:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 142:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     uint32_t ccsidr;
 143:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     uint32_t sets;
 144:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     uint32_t ways;
 145:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 146:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 147:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 148:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 149:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 150:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 151:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     ccsidr = SCB->CCSIDR;
 152:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 153:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****                                             /* invalidate D-Cache */
 154:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 155:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     do {
 156:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 157:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       do {
 158:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 159:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 160:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         #if defined ( __CC_ARM )
 161:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****           __schedule_barrier();
 162:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         #endif
 163:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       } while (ways-- != 0U);
 164:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     } while(sets-- != 0U);
 165:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 166:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 167:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 168:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 169:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 170:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
 171:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #endif
 172:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** }
 173:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 174:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 175:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** /**
 176:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \brief   Disable D-Cache
 177:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   \details Turns off D-Cache
 178:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   */
 179:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** __STATIC_FORCEINLINE void SCB_DisableDCache (void)
 414              		.loc 2 179 27 view .LVU102
 415              	.LBB61:
 180:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** {
 181:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
 182:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     struct {
 416              		.loc 2 182 5 view .LVU103
 183:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       uint32_t ccsidr;
 184:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       uint32_t sets;
 185:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       uint32_t ways;
 186:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     } locals
 187:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     #if ((defined(__GNUC__) || defined(__clang__)) && !defined(__OPTIMIZE__))
 188:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        __ALIGNED(__SCB_DCACHE_LINE_SIZE)
 189:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     #endif
 190:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     ;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 21


 191:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 192:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 417              		.loc 2 192 5 view .LVU104
 418              		.loc 2 192 17 is_stmt 0 view .LVU105
 419 003c 214B     		ldr	r3, .L27
 420 003e 0022     		movs	r2, #0
 421 0040 C3F88420 		str	r2, [r3, #132]
 193:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 422              		.loc 2 193 5 is_stmt 1 view .LVU106
 423              	.LBB62:
 424              	.LBI62:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425              		.loc 3 184 27 view .LVU107
 426              	.LBB63:
 427              		.loc 3 186 3 view .LVU108
 428              		.syntax unified
 429              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 430 0044 BFF34F8F 		dsb 0xF
 431              	@ 0 "" 2
 432              		.thumb
 433              		.syntax unified
 434              	.LBE63:
 435              	.LBE62:
 194:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 195:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 436              		.loc 2 195 5 view .LVU109
 437              		.loc 2 195 8 is_stmt 0 view .LVU110
 438 0048 5A69     		ldr	r2, [r3, #20]
 439              		.loc 2 195 14 view .LVU111
 440 004a 22F48032 		bic	r2, r2, #65536
 441 004e 5A61     		str	r2, [r3, #20]
 196:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 442              		.loc 2 196 5 is_stmt 1 view .LVU112
 443              	.LBB64:
 444              	.LBI64:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 445              		.loc 3 184 27 view .LVU113
 446              	.LBB65:
 447              		.loc 3 186 3 view .LVU114
 448              		.syntax unified
 449              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 450 0050 BFF34F8F 		dsb 0xF
 451              	@ 0 "" 2
 452              		.thumb
 453              		.syntax unified
 454              	.LBE65:
 455              	.LBE64:
 197:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 198:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     #if !defined(__OPTIMIZE__)
 199:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       /*
 200:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        * For the endless loop issue with no optimization builds.
 201:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        * More details, see https://github.com/ARM-software/CMSIS_5/issues/620
 202:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        *
 203:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        * The issue only happens when local variables are in stack. If
 204:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        * local variables are saved in general purpose register, then the function
 205:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        * is OK.
 206:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        *
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 22


 207:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        * When local variables are in stack, after disabling the cache, flush the
 208:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        * local variables cache line for data consistency.
 209:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****        */
 210:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       /* Clean and invalidate the local variable cache. */
 211:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     #if defined(__ICCARM__)
 212:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     /* As we can't align the stack to the cache line size, invalidate each of the variables */
 213:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       SCB->DCCIMVAC = (uint32_t)&locals.sets;
 214:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       SCB->DCCIMVAC = (uint32_t)&locals.ways;
 215:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       SCB->DCCIMVAC = (uint32_t)&locals.ccsidr;
 216:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     #else
 217:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       SCB->DCCIMVAC = (uint32_t)&locals;
 218:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     #endif
 219:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       __DSB();
 220:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       __ISB();
 221:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     #endif
 222:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 223:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     locals.ccsidr = SCB->CCSIDR;
 456              		.loc 2 223 5 view .LVU115
 457              		.loc 2 223 24 is_stmt 0 view .LVU116
 458 0054 D3F88040 		ldr	r4, [r3, #128]
 459              		.loc 2 223 19 view .LVU117
 460 0058 0194     		str	r4, [sp, #4]
 224:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****                                             /* clean & invalidate D-Cache */
 225:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     locals.sets = (uint32_t)(CCSIDR_SETS(locals.ccsidr));
 461              		.loc 2 225 5 is_stmt 1 view .LVU118
 462              		.loc 2 225 19 is_stmt 0 view .LVU119
 463 005a C4F34E33 		ubfx	r3, r4, #13, #15
 464              		.loc 2 225 17 view .LVU120
 465 005e 0293     		str	r3, [sp, #8]
 466              	.L25:
 226:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     do {
 467              		.loc 2 226 5 is_stmt 1 view .LVU121
 227:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       locals.ways = (uint32_t)(CCSIDR_WAYS(locals.ccsidr));
 468              		.loc 2 227 7 view .LVU122
 469              		.loc 2 227 21 is_stmt 0 view .LVU123
 470 0060 C4F3C903 		ubfx	r3, r4, #3, #10
 471              		.loc 2 227 19 view .LVU124
 472 0064 0393     		str	r3, [sp, #12]
 473              	.L24:
 228:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       do {
 474              		.loc 2 228 7 is_stmt 1 view .LVU125
 229:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 475              		.loc 2 229 9 view .LVU126
 476              		.loc 2 229 32 is_stmt 0 view .LVU127
 477 0066 0299     		ldr	r1, [sp, #8]
 478              		.loc 2 229 61 view .LVU128
 479 0068 43F6E073 		movw	r3, #16352
 480 006c 03EA4113 		and	r3, r3, r1, lsl #5
 230:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****                        ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 481              		.loc 2 230 32 view .LVU129
 482 0070 039A     		ldr	r2, [sp, #12]
 229:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 483              		.loc 2 229 83 view .LVU130
 484 0072 43EA8273 		orr	r3, r3, r2, lsl #30
 229:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 485              		.loc 2 229 21 view .LVU131
 486 0076 1348     		ldr	r0, .L27
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 23


 487 0078 C0F87432 		str	r3, [r0, #628]
 231:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         #if defined ( __CC_ARM )
 232:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****           __schedule_barrier();
 233:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****         #endif
 234:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****       } while (locals.ways-- != 0U);
 488              		.loc 2 234 30 is_stmt 1 discriminator 1 view .LVU132
 489              		.loc 2 234 27 is_stmt 0 discriminator 1 view .LVU133
 490 007c 531E     		subs	r3, r2, #1
 491 007e 0393     		str	r3, [sp, #12]
 492              		.loc 2 234 30 discriminator 1 view .LVU134
 493 0080 002A     		cmp	r2, #0
 494 0082 F0D1     		bne	.L24
 235:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     } while(locals.sets-- != 0U);
 495              		.loc 2 235 27 is_stmt 1 view .LVU135
 496              		.loc 2 235 24 is_stmt 0 view .LVU136
 497 0084 4B1E     		subs	r3, r1, #1
 498 0086 0293     		str	r3, [sp, #8]
 499              		.loc 2 235 27 view .LVU137
 500 0088 0029     		cmp	r1, #0
 501 008a E9D1     		bne	.L25
 236:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h **** 
 237:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __DSB();
 502              		.loc 2 237 5 is_stmt 1 view .LVU138
 503              	.LBB66:
 504              	.LBI66:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505              		.loc 3 184 27 view .LVU139
 506              	.LBB67:
 507              		.loc 3 186 3 view .LVU140
 508              		.syntax unified
 509              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 510 008c BFF34F8F 		dsb 0xF
 511              	@ 0 "" 2
 512              		.thumb
 513              		.syntax unified
 514              	.LBE67:
 515              	.LBE66:
 238:../../Drivers/CMSIS/Include/m-profile/armv7m_cachel1.h ****     __ISB();
 516              		.loc 2 238 5 view .LVU141
 517              	.LBB68:
 518              	.LBI68:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 519              		.loc 3 173 27 view .LVU142
 520              	.LBB69:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521              		.loc 3 175 3 view .LVU143
 522              		.syntax unified
 523              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 524 0090 BFF36F8F 		isb 0xF
 525              	@ 0 "" 2
 526              		.thumb
 527              		.syntax unified
 528              	.L23:
 529              	.LBE69:
 530              	.LBE68:
 531              	.LBE61:
 532              	.LBE60:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 24


 233:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   __disable_irq();
 533              		.loc 1 233 3 view .LVU144
 534              	.LBB70:
 535              	.LBI70:
 536              		.file 4 "../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h"
   1:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /*
   2:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * Copyright (c) 2009-2023 Arm Limited. All rights reserved.
   3:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  *
   4:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * SPDX-License-Identifier: Apache-2.0
   5:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  *
   6:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * not use this file except in compliance with the License.
   8:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * You may obtain a copy of the License at
   9:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  *
  10:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  *
  12:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * Unless required by applicable law or agreed to in writing, software
  13:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * See the License for the specific language governing permissions and
  16:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * limitations under the License.
  17:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
  18:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  19:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /*
  20:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  * CMSIS-Core(M) Compiler GCC Header File
  21:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
  22:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  23:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __CMSIS_GCC_M_H
  24:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __CMSIS_GCC_M_H
  25:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  26:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   #error "This file must not be included directly"
  28:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
  29:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  30:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #include <arm_acle.h>
  31:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  32:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /* #########################  Startup and Lowlevel Init  ######################## */
  33:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __PROGRAM_START
  34:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  35:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
  36:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Initializes data and bss sections
  37:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details This default implementations initialized all data and additional bss
  38:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****            sections relying on .copy.table and .zero.table specified properly
  39:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****            in the used linker script.
  40:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  41:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
  42:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
  43:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
  44:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   extern void _start(void) __NO_RETURN;
  45:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  46:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   typedef struct __copy_table {
  47:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     uint32_t const* src;
  48:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     uint32_t* dest;
  49:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     uint32_t  wlen;
  50:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   } __copy_table_t;
  51:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  52:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   typedef struct __zero_table {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 25


  53:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     uint32_t* dest;
  54:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     uint32_t  wlen;
  55:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   } __zero_table_t;
  56:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  57:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   extern const __copy_table_t __copy_table_start__;
  58:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   extern const __copy_table_t __copy_table_end__;
  59:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   extern const __zero_table_t __zero_table_start__;
  60:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   extern const __zero_table_t __zero_table_end__;
  61:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  62:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
  63:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
  64:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****       pTable->dest[i] = pTable->src[i];
  65:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     }
  66:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   }
  67:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  68:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
  69:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
  70:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****       pTable->dest[i] = 0u;
  71:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     }
  72:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   }
  73:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  74:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   _start();
  75:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
  76:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  77:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __PROGRAM_START           __cmsis_start
  78:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
  79:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  80:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __INITIAL_SP
  81:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __INITIAL_SP              __StackTop
  82:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
  83:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  84:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __STACK_LIMIT
  85:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __STACK_LIMIT             __StackLimit
  86:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
  87:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  88:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __VECTOR_TABLE
  89:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __VECTOR_TABLE            __Vectors
  90:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
  91:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  92:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
  93:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
  94:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
  95:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
  96:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  97:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __STACK_SEAL
  98:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __STACK_SEAL              __StackSeal
  99:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 100:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 101:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __TZ_STACK_SEAL_SIZE
 102:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __TZ_STACK_SEAL_SIZE      8U
 103:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 104:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 105:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #ifndef __TZ_STACK_SEAL_VALUE
 106:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 107:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 108:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 109:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 26


 110:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 111:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 112:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 113:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 114:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 115:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 116:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /* ###########################  Core Function Access  ########################### */
 117:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 118:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 119:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   @{
 120:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 121:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 122:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 123:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Control Register
 124:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the content of the Control Register.
 125:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               Control Register value
 126:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 127:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 128:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 129:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 130:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 131:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 132:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 133:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 134:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 135:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 136:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 137:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 138:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Control Register (non-secure)
 139:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 140:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               non-secure Control Register value
 141:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 142:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 143:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 144:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 145:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 146:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 147:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 148:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 149:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 150:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 151:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 152:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 153:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Control Register
 154:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Writes the given value to the Control Register.
 155:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    control  Control Register value to set
 156:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 157:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 158:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 159:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 160:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ISB();
 161:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 162:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 163:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 164:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 165:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 166:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Control Register (non-secure)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 27


 167:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 168:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    control  Control Register value to set
 169:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 170:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 171:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 172:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 173:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ISB();
 174:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 175:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 176:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 177:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 178:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 179:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get IPSR Register
 180:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the content of the IPSR Register.
 181:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               IPSR Register value
 182:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 183:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 184:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 185:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 186:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 187:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 188:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 189:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 190:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 191:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 192:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 193:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get APSR Register
 194:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the content of the APSR Register.
 195:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               APSR Register value
 196:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 197:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 198:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 199:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 200:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 201:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 202:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 203:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 204:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 205:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 206:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 207:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get xPSR Register
 208:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the content of the xPSR Register.
 209:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               xPSR Register value
 210:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 211:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 212:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 213:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 214:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 215:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 216:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 217:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 218:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 219:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 220:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 221:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Process Stack Pointer
 222:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 223:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               PSP Register value
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 28


 224:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 225:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 226:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 227:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 228:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 229:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 230:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 231:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 232:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 233:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 234:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 235:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 236:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Process Stack Pointer (non-secure)
 237:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 238:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               PSP Register value
 239:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 240:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 241:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 242:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 243:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 244:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 245:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 246:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 247:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 248:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 249:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 250:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 251:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Process Stack Pointer
 252:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 253:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 254:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 255:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 256:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 257:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 258:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 259:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 260:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 261:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 262:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 263:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Process Stack Pointer (non-secure)
 264:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 265:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 266:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 267:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 268:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 269:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 270:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 271:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 272:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 273:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 274:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 275:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Main Stack Pointer
 276:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 277:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               MSP Register value
 278:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 279:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 280:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 29


 281:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 282:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 283:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 284:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 285:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 286:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 287:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 288:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 289:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 290:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Main Stack Pointer (non-secure)
 291:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 292:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               MSP Register value
 293:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 294:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 295:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 296:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 297:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 298:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 299:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 300:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 301:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 302:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 303:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 304:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 305:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Main Stack Pointer
 306:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 307:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 308:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 309:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 310:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 311:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 312:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 313:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 314:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 315:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 316:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 317:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Main Stack Pointer (non-secure)
 318:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 319:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 320:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 321:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 322:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 323:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 324:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 325:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 326:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 327:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 328:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 329:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 330:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Stack Pointer (non-secure)
 331:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 332:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               SP Register value
 333:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 334:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 335:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 336:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 337:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 30


 338:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 339:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 340:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 341:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 342:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 343:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 344:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Stack Pointer (non-secure)
 345:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 346:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    topOfStack  Stack Pointer value to set
 347:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 348:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 349:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 350:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 351:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 352:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 353:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 354:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 355:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 356:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Priority Mask
 357:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 358:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               Priority Mask value
 359:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 360:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 537              		.loc 4 360 31 view .LVU145
 538              	.LBB71:
 361:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 362:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 539              		.loc 4 362 3 view .LVU146
 363:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 364:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 540              		.loc 4 364 3 view .LVU147
 541              		.syntax unified
 542              	@ 364 "../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h" 1
 543 0094 EFF31085 		MRS r5, primask
 544              	@ 0 "" 2
 545              	.LVL27:
 365:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 546              		.loc 4 365 3 view .LVU148
 547              		.loc 4 365 3 is_stmt 0 view .LVU149
 548              		.thumb
 549              		.syntax unified
 550              	.LBE71:
 551              	.LBE70:
 234:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 552              		.loc 1 234 3 is_stmt 1 view .LVU150
 553              	.LBB72:
 554              	.LBI72:
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 31


 197:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 210:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 215:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 216:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 217:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 218:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 220:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 224:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 225:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 230:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 231:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 232:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 233:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 235:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 236:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 237:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 238:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 239:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 240:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 241:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 242:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 243:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 244:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 245:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 246:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 248:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 250:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 251:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 252:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 253:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 32


 254:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 255:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 256:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 258:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 259:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 260:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 261:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 262:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 263:../../Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 264:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 265:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value) __ASM volatile ("bkpt "#value)
 266:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 270:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 271:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 272:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 273:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 275:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 277:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 278:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_ARCH_ISA_THUMB >= 2)
 279:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 280:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 281:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 282:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 284:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 285:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 286:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 287:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 288:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 289:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 290:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 291:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 292:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 293:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 294:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 298:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 299:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 300:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 301:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 302:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 303:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 304:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 305:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 306:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 307:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 308:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 309:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 310:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 33


 311:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 312:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 313:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 314:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 316:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 317:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 318:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 319:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 321:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_FEATURE_SAT    >= 1)
 322:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 323:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 324:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 325:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 326:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 327:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 328:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(value, sat) __ssat(value, sat)
 330:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 331:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 332:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 333:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 334:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 335:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 336:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 337:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 338:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 339:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(value, sat) __usat(value, sat)
 340:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 341:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else /* (__ARM_FEATURE_SAT >= 1) */
 342:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 343:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 344:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 345:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 346:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 347:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 348:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 349:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 350:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 351:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 352:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 353:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 354:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 355:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 356:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 357:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       return (max);
 358:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 359:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 360:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 361:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       return (min);
 362:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 363:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 364:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (val);
 365:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 366:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 34


 368:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 369:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 370:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 371:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 372:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 373:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 374:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 375:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 376:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 377:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 378:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 379:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 380:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 381:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 382:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       return (max);
 383:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 384:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 385:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 386:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       return (0U);
 387:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 388:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 389:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint32_t)val);
 390:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 391:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__ARM_FEATURE_SAT >= 1) */
 392:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 394:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_FEATURE_LDREX >= 1)
 395:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 396:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 397:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 398:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 399:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 400:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 401:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 402:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 403:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 405:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 407:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 408:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 409:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 410:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 411:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 412:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 413:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 414:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 415:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 416:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint8_t) result);    /* Add explicit type cast here */
 417:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 418:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 419:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 420:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 421:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 422:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 423:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 424:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 35


 425:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 426:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 427:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 428:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 429:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 430:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 431:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 433:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 434:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 435:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__ARM_FEATURE_LDREX >= 1) */
 436:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 437:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 438:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_FEATURE_LDREX >= 2)
 439:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 440:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 441:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 442:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 443:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 444:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 445:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 446:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 447:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 448:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 449:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 450:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint16_t)result);    /* Add explicit type cast here */
 451:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 452:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 454:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 455:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 456:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 457:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 458:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 459:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 460:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 461:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 462:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 463:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 464:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 465:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 466:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 467:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 468:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 469:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__ARM_FEATURE_LDREX >= 2) */
 470:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 471:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 472:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_FEATURE_LDREX >= 4)
 473:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 474:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 475:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 476:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 477:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 478:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 480:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 36


 482:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 483:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 484:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 485:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 486:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 487:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 488:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 489:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 490:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 491:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 492:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 493:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 494:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 495:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 496:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 497:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 498:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 499:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 500:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 501:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 502:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 503:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__ARM_FEATURE_LDREX >= 4) */
 504:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 505:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 506:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_ARCH_ISA_THUMB >= 2)
 507:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 508:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 509:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 510:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 511:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 512:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 513:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 514:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 515:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 516:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 517:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : "=r" (result) : "r" (value));
 519:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 520:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 523:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 524:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 525:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 526:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 527:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 528:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 529:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 530:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 532:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 533:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 534:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint8_t)result);    /* Add explicit type cast here */
 535:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 536:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 537:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 538:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 37


 539:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 540:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 541:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 542:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 543:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 544:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 545:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 546:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 547:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 548:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 549:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint16_t)result);    /* Add explicit type cast here */
 550:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 551:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 555:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 556:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 557:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 558:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 559:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 560:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 561:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 562:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 564:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 565:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 566:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 567:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 568:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 569:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 570:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 571:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 572:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 573:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 574:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 575:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 576:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 577:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 578:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 581:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 582:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 583:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 584:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 585:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 586:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 587:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 588:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 589:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 590:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 591:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 592:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 593:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 594:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 595:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 38


 596:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 597:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 598:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 599:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 600:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 601:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 602:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__ARM_ARCH_ISA_THUMB >= 2) */
 603:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 604:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_ARCH >= 8)
 606:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 608:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 609:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 610:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 611:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 612:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 613:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 614:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 615:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 616:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 617:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint8_t)result);    /* Add explicit type cast here */
 618:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 619:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 620:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 621:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 622:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 623:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 624:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 625:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 626:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 627:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 628:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 629:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 630:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 631:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 632:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint16_t)result);    /* Add explicit type cast here */
 633:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 634:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 635:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 636:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 637:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 638:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 639:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 640:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 641:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 642:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 643:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 644:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 645:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 647:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 648:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 649:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 651:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 652:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 39


 653:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 654:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 655:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 656:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 657:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 658:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 659:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 660:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 661:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 662:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 663:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 664:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 665:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 666:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 667:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 668:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 669:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 670:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 671:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 672:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 673:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 674:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 675:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 676:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 677:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 678:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 679:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 680:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 682:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 684:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 685:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 686:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 687:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 688:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 689:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 690:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 691:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 692:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 693:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 694:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 695:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 696:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 697:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 698:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint8_t)result);    /* Add explicit type cast here */
 699:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 700:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 701:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 702:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 703:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 704:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 705:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 706:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 707:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 708:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 709:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 40


 710:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 711:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 712:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 713:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return ((uint16_t)result);    /* Add explicit type cast here */
 714:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 715:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 717:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 719:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 720:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 721:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 722:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 723:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 724:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 725:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 726:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 727:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 728:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 729:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 730:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 731:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 732:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 733:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 734:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 735:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 736:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 737:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 738:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 739:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 740:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 741:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 742:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 743:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 744:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 745:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 746:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 747:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 748:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 750:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 751:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 752:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 753:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 754:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 755:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 756:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 757:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 758:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 759:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 760:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 762:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 763:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 764:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 765:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 41


 767:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 768:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 769:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 770:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 771:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 772:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 773:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 774:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 775:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 776:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memor
 779:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 780:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 781:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__ARM_ARCH >= 8) */
 783:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 784:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** @}*/ /* end of group CMSIS_Core_InstructionInterface */
 785:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 788:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 789:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 790:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 791:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 793:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 794:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 795:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 796:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 797:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 798:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 799:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 800:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 801:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 805:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 806:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 807:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 808:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 809:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 555              		.loc 3 809 27 view .LVU151
 556              	.LBB73:
 810:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 811:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 557              		.loc 3 811 3 view .LVU152
 558              		.syntax unified
 559              	@ 811 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 560 0098 72B6     		cpsid i
 561              	@ 0 "" 2
 562              		.thumb
 563              		.syntax unified
 564              	.LBE73:
 565              	.LBE72:
 236:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 42


 566              		.loc 1 236 3 view .LVU153
 236:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 567              		.loc 1 236 24 is_stmt 0 view .LVU154
 568 009a FFF7FEFF 		bl	BOOT_GetApplicationVectorTable
 569              	.LVL28:
 238:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   JumpToApp = (pFunction)(*(__IO uint32_t *)(Application_vector + 4));
 570              		.loc 1 238 3 is_stmt 1 view .LVU155
 238:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   JumpToApp = (pFunction)(*(__IO uint32_t *)(Application_vector + 4));
 571              		.loc 1 238 13 is_stmt 0 view .LVU156
 572 009e 094B     		ldr	r3, .L27
 573 00a0 9860     		str	r0, [r3, #8]
 239:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 574              		.loc 1 239 3 is_stmt 1 view .LVU157
 239:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 575              		.loc 1 239 27 is_stmt 0 view .LVU158
 576 00a2 4268     		ldr	r2, [r0, #4]
 239:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 577              		.loc 1 239 13 view .LVU159
 578 00a4 084B     		ldr	r3, .L27+4
 579 00a6 1A60     		str	r2, [r3]
 243:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** #elif (defined(__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1))
 580              		.loc 1 243 3 is_stmt 1 view .LVU160
 581              	.LVL29:
 582              	.LBB74:
 583              	.LBI74:
 366:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 367:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 368:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 369:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 370:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 371:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Priority Mask (non-secure)
 372:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 373:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               Priority Mask value
 374:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 375:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 376:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 377:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 378:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 379:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 380:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 381:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 382:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 383:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 384:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 385:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 386:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Priority Mask
 387:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the Priority Mask Register.
 388:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    priMask  Priority Mask
 389:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 390:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 391:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 392:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 393:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 394:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 395:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 396:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 397:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 43


 398:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Priority Mask (non-secure)
 399:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 400:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    priMask  Priority Mask
 401:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 402:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 403:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 404:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 405:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 406:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 407:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 408:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 409:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if (__ARM_ARCH_ISA_THUMB >= 2)
 410:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 411:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Base Priority
 412:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the Base Priority register.
 413:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               Base Priority register value
 414:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 415:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 416:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 417:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 418:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 419:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 420:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 421:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 422:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 423:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 424:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 425:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 426:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Base Priority (non-secure)
 427:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 428:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               Base Priority register value
 429:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 430:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 431:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 432:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 433:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 434:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 435:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 436:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 437:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 438:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 439:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 440:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 441:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Base Priority
 442:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the Base Priority register.
 443:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    basePri  Base Priority value to set
 444:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 445:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 446:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 447:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 448:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 449:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 450:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 451:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 452:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 453:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Base Priority (non-secure)
 454:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 44


 455:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    basePri  Base Priority value to set
 456:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 457:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 458:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 459:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 460:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 461:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 462:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 463:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 464:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 465:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Base Priority with condition
 466:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 467:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****            or the new value increases the BASEPRI priority level.
 468:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    basePri  Base Priority value to set
 469:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 470:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 471:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 472:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 473:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 474:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 475:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 476:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 477:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Fault Mask
 478:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the Fault Mask register.
 479:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               Fault Mask register value
 480:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 481:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 482:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 483:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 484:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 485:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 486:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 487:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 488:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 489:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 490:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 491:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 492:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Fault Mask (non-secure)
 493:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 494:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               Fault Mask register value
 495:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 496:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 497:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 498:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 499:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 500:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 501:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 502:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 503:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 504:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 505:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 506:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 507:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Fault Mask
 508:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the Fault Mask register.
 509:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    faultMask  Fault Mask value to set
 510:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 511:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 45


 512:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 513:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 514:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 515:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 516:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 517:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 518:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 519:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Fault Mask (non-secure)
 520:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 521:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    faultMask  Fault Mask value to set
 522:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 523:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 524:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 525:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 526:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 527:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 528:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 529:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif /* (__ARM_ARCH_ISA_THUMB >= 2) */
 530:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 531:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 532:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if (__ARM_ARCH >= 8)
 533:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 534:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Process Stack Pointer Limit
 535:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 536:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 537:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   mode.
 538:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 539:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 540:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               PSPLIM Register value
 541:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 542:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 543:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 544:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 545:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****      !(defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1)) && \
 546:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****      (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
 547:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   /* without main extensions, the non-secure PSPLIM is RAZ/WI */
 548:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (0U);
 549:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #else
 550:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 551:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 552:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 553:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 554:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 555:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 556:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 557:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 558:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 559:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 560:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Stack Pointer Limit register hence zero is returned always.
 561:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 562:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 563:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               PSPLIM Register value
 564:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 565:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 566:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 567:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 568:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****      !(defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1)))
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 46


 569:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   /* without main extensions, the non-secure PSPLIM is RAZ/WI */
 570:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (0U);
 571:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #else
 572:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 573:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 574:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 575:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 576:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 577:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 578:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 579:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 580:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 581:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Process Stack Pointer Limit
 582:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 583:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 584:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   mode.
 585:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 586:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 587:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 588:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 589:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 590:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 591:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 592:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****      !(defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1)) && \
 593:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****      (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
 594:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   /* without main extensions, the non-secure PSPLIM is RAZ/WI */
 595:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   (void)ProcStackPtrLimit;
 596:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #else
 597:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 598:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 599:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 600:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 601:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 602:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 603:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 604:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Process Stack Pointer (non-secure)
 605:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 606:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Stack Pointer Limit register hence the write is silently ignored.
 607:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 608:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 609:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 610:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 611:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 612:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 613:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 614:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****      !(defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1)))
 615:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   /* without main extensions, the non-secure PSPLIM is RAZ/WI */
 616:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   (void)ProcStackPtrLimit;
 617:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #else
 618:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 619:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 620:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 621:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 622:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 623:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 624:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 625:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Main Stack Pointer Limit
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 47


 626:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 627:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Stack Pointer Limit register hence zero is returned always.
 628:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 629:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 630:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               MSPLIM Register value
 631:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 632:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 633:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 634:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 635:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****      !(defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1)) && \
 636:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****      (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
 637:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   /* without main extensions, the non-secure MSPLIM is RAZ/WI */
 638:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (0U);
 639:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #else
 640:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 641:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 642:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 643:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 644:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 645:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 646:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 647:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
 648:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 649:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 650:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 651:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Stack Pointer Limit register hence zero is returned always.
 652:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 653:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 654:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \return               MSPLIM Register value
 655:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 656:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 657:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 658:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 659:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****      !(defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1)))
 660:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   /* without main extensions, the non-secure MSPLIM is RAZ/WI */
 661:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (0U);
 662:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #else
 663:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   uint32_t result;
 664:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 665:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   return (result);
 666:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 667:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 668:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #endif
 669:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 670:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 671:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** /**
 672:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \brief   Set Main Stack Pointer Limit
 673:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 674:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   Stack Pointer Limit register hence the write is silently ignored.
 675:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** 
 676:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 677:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 678:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****  */
 679:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 584              		.loc 4 679 27 view .LVU161
 585              	.LBB75:
 680:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 48


 681:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****      !(defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1)) && \
 683:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****      (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
 684:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   /* without main extensions, the non-secure MSPLIM is RAZ/WI */
 685:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   (void)MainStackPtrLimit;
 686:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** #else
 687:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 586              		.loc 4 687 3 view .LVU162
 587 00a8 0024     		movs	r4, #0
 588              		.syntax unified
 589              	@ 687 "../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h" 1
 590 00aa 84F30A88 		MSR msplim, r4
 591              	@ 0 "" 2
 592              	.LVL30:
 593              		.loc 4 687 3 is_stmt 0 view .LVU163
 594              		.thumb
 595              		.syntax unified
 596              	.LBE75:
 597              	.LBE74:
 252:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 598              		.loc 1 252 3 is_stmt 1 view .LVU164
 599 00ae 0268     		ldr	r2, [r0]
 600              	.LVL31:
 601              	.LBB76:
 602              	.LBI76:
 309:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 603              		.loc 4 309 27 view .LVU165
 604              	.LBB77:
 311:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 605              		.loc 4 311 3 view .LVU166
 606              		.syntax unified
 607              	@ 311 "../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h" 1
 608 00b0 82F30888 		MSR msp, r2
 609              	@ 0 "" 2
 610              	.LVL32:
 311:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 611              		.loc 4 311 3 is_stmt 0 view .LVU167
 612              		.thumb
 613              		.syntax unified
 614              	.LBE77:
 615              	.LBE76:
 255:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 616              		.loc 1 255 3 is_stmt 1 view .LVU168
 617              	.LBB78:
 618              	.LBI78:
 390:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** {
 619              		.loc 4 390 27 view .LVU169
 620              	.LBB79:
 392:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 621              		.loc 4 392 3 view .LVU170
 622              		.syntax unified
 623              	@ 392 "../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h" 1
 624 00b4 85F31088 		MSR primask, r5
 625              	@ 0 "" 2
 626              	.LVL33:
 392:../../Drivers/CMSIS/Include/m-profile/cmsis_gcc_m.h **** }
 627              		.loc 4 392 3 is_stmt 0 view .LVU171
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 49


 628              		.thumb
 629              		.syntax unified
 630              	.LBE79:
 631              	.LBE78:
 257:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   return BOOT_OK;
 632              		.loc 1 257 3 is_stmt 1 view .LVU172
 633 00b8 1B68     		ldr	r3, [r3]
 634 00ba 9847     		blx	r3
 635              	.LVL34:
 258:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** }
 636              		.loc 1 258 3 view .LVU173
 259:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 637              		.loc 1 259 1 is_stmt 0 view .LVU174
 638 00bc 2046     		mov	r0, r4
 639 00be 05B0     		add	sp, sp, #20
 640              	.LCFI9:
 641              		.cfi_def_cfa_offset 12
 642              		@ sp needed
 643 00c0 30BD     		pop	{r4, r5, pc}
 644              	.LVL35:
 645              	.L28:
 259:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 646              		.loc 1 259 1 view .LVU175
 647 00c2 00BF     		.align	2
 648              	.L27:
 649 00c4 00ED00E0 		.word	-536810240
 650 00c8 00000000 		.word	JumpToApp.0
 651              		.cfi_endproc
 652              	.LFE865:
 654              		.section	.text.BOOT_Application,"ax",%progbits
 655              		.align	1
 656              		.global	BOOT_Application
 657              		.syntax unified
 658              		.thumb
 659              		.thumb_func
 661              	BOOT_Application:
 662              	.LFB862:
  61:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   BOOTStatus_TypeDef retr;
 663              		.loc 1 61 1 is_stmt 1 view -0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 0
 666              		@ frame_needed = 0, uses_anonymous_args = 0
 667 0000 08B5     		push	{r3, lr}
 668              	.LCFI10:
 669              		.cfi_def_cfa_offset 8
 670              		.cfi_offset 3, -8
 671              		.cfi_offset 14, -4
  62:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 672              		.loc 1 62 3 view .LVU177
  65:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   if (BOOT_OK == retr)
 673              		.loc 1 65 3 view .LVU178
  65:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   if (BOOT_OK == retr)
 674              		.loc 1 65 10 is_stmt 0 view .LVU179
 675 0002 FFF7FEFF 		bl	MapMemory
 676              	.LVL36:
  66:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 677              		.loc 1 66 3 is_stmt 1 view .LVU180
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 50


  66:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****   {
 678              		.loc 1 66 6 is_stmt 0 view .LVU181
 679 0006 00B1     		cbz	r0, .L32
 680              	.LVL37:
 681              	.L30:
  75:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** }
 682              		.loc 1 75 3 is_stmt 1 view .LVU182
  76:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c **** 
 683              		.loc 1 76 1 is_stmt 0 view .LVU183
 684 0008 08BD     		pop	{r3, pc}
 685              	.LVL38:
 686              	.L32:
  68:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     if (BOOT_OK == retr)
 687              		.loc 1 68 5 is_stmt 1 view .LVU184
  68:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     if (BOOT_OK == retr)
 688              		.loc 1 68 12 is_stmt 0 view .LVU185
 689 000a FFF7FEFF 		bl	CopyApplication
 690              	.LVL39:
  69:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     {
 691              		.loc 1 69 5 is_stmt 1 view .LVU186
  69:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     {
 692              		.loc 1 69 8 is_stmt 0 view .LVU187
 693 000e 0028     		cmp	r0, #0
 694 0010 FAD1     		bne	.L30
  72:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     }
 695              		.loc 1 72 7 is_stmt 1 view .LVU188
  72:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     }
 696              		.loc 1 72 14 is_stmt 0 view .LVU189
 697 0012 FFF7FEFF 		bl	JumpToApplication
 698              	.LVL40:
  72:../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.c ****     }
 699              		.loc 1 72 14 view .LVU190
 700 0016 F7E7     		b	.L30
 701              		.cfi_endproc
 702              	.LFE862:
 704              		.section	.bss.JumpToApp.0,"aw",%nobits
 705              		.align	2
 708              	JumpToApp.0:
 709 0000 00000000 		.space	4
 710              		.text
 711              	.Letext0:
 712              		.file 5 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 713              		.file 6 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 714              		.file 7 "../../Drivers/CMSIS/Include/core_cm55.h"
 715              		.file 8 "../../Middlewares/ST/STM32_ExtMem_Manager/stm32_extmem.h"
 716              		.file 9 "../../FSBL/Core/Inc/stm32_extmem_conf.h"
 717              		.file 10 "../../Middlewares/ST/STM32_ExtMem_Manager/boot/stm32_boot_lrun.h"
 718              		.file 11 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal.h"
ARM GAS  C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s 			page 51


DEFINED SYMBOLS
                            *ABS*:00000000 stm32_boot_lrun.c
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:26     .text.MapMemory:00000000 $t
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:32     .text.MapMemory:00000000 MapMemory
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:120    .text.BOOT_GetApplicationSize:00000000 $t
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:126    .text.BOOT_GetApplicationSize:00000000 BOOT_GetApplicationSize
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:145    .text.CopyApplication:00000000 $t
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:151    .text.CopyApplication:00000000 CopyApplication
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:263    .text.BOOT_GetApplicationVectorTable:00000000 $t
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:269    .text.BOOT_GetApplicationVectorTable:00000000 BOOT_GetApplicationVectorTable
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:287    .text.BOOT_GetApplicationVectorTable:00000004 $d
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:292    .text.JumpToApplication:00000000 $t
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:298    .text.JumpToApplication:00000000 JumpToApplication
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:649    .text.JumpToApplication:000000c4 $d
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:708    .bss.JumpToApp.0:00000000 JumpToApp.0
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:655    .text.BOOT_Application:00000000 $t
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:661    .text.BOOT_Application:00000000 BOOT_Application
C:\Users\SMART\AppData\Local\Temp\cc9FIeTW.s:705    .bss.JumpToApp.0:00000000 $d

UNDEFINED SYMBOLS
EXTMEM_GetMapAddress
EXTMEM_MemoryMappedMode
EXTMEM_Read
HAL_SuspendTick
