INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Thu Jan 14 15:48:22 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.179 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.301 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.468 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.123 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'proximal.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling proximal.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted proximal.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "proximal.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E proximal.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp
WARNING: [HLS 200-40] In file included from proximal.cpp:1:
In file included from ./proximal.h:1:
In file included from ./fft_top.h:94:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:912:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 0.927 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.763 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp"  -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from proximal.cpp:1:
In file included from proximal.cpp:1:
In file included from ./proximal.h:1:
In file included from ./fft_top.h:94:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:913:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 1.266 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.752 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.721 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.proximal.pp.0.cpp.diag.yml C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.proximal.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.proximal.pp.0.cpp.err.log 
Command       ap_eval done; 0.68 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/tidy-3.1.proximal.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/tidy-3.1.proximal.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/tidy-3.1.proximal.pp.0.cpp.err.log 
Command         ap_eval done; 1.33 sec.
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.proximal.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.proximal.pp.0.cpp.err.log 
Command         ap_eval done; 0.522 sec.
Command       tidy_31 done; 1.877 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.853 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.bc
Command       clang done; 1.267 sec.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fft_top.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted fft_top.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fft_top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fft_top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:94:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:912:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 0.926 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.77 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp"  -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:94:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:913:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 1.242 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.743 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.719 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft_top.pp.0.cpp.diag.yml C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft_top.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft_top.pp.0.cpp.err.log 
Command       ap_eval done; 0.674 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/tidy-3.1.fft_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/tidy-3.1.fft_top.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/tidy-3.1.fft_top.pp.0.cpp.err.log 
Command         ap_eval done; 1.33 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.fft_top.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.fft_top.pp.0.cpp.err.log 
Command         ap_eval done; 0.51 sec.
Command       tidy_31 done; 1.862 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.425 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.bc
Command       clang done; 1.313 sec.
INFO: [HLS 200-10] Analyzing design file 'divergent.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling divergent.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted divergent.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "divergent.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E divergent.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp
Command       clang done; 0.888 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.569 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp"  -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/useless.bc
Command       clang done; 1.145 sec.
INFO-FLOW: Done: GCC PP time: 2.6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.53 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.538 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.divergent.pp.0.cpp.diag.yml C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.divergent.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.divergent.pp.0.cpp.err.log 
Command       ap_eval done; 0.494 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/tidy-3.1.divergent.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/tidy-3.1.divergent.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/tidy-3.1.divergent.pp.0.cpp.err.log 
Command         ap_eval done; 0.984 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.divergent.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.divergent.pp.0.cpp.err.log 
Command         ap_eval done; 0.316 sec.
Command       tidy_31 done; 1.345 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.649 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.bc
Command       clang done; 1.191 sec.
INFO: [HLS 200-10] Analyzing design file 'deblur.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling deblur.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted deblur.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "deblur.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E deblur.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp
WARNING: [HLS 200-40] In file included from deblur.cpp:1:
In file included from ./deblur.h:1:
In file included from ./proximal.h:1:
In file included from ./fft_top.h:94:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:912:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 0.914 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.766 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp"  -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from deblur.cpp:1:
In file included from deblur.cpp:1:
In file included from ./deblur.h:1:
In file included from ./proximal.h:1:
In file included from ./fft_top.h:94:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:913:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 1.252 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.737 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.713 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.deblur.pp.0.cpp.diag.yml C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.deblur.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.deblur.pp.0.cpp.err.log 
Command       ap_eval done; 0.67 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/tidy-3.1.deblur.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/tidy-3.1.deblur.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/tidy-3.1.deblur.pp.0.cpp.err.log 
Command         ap_eval done; 1.352 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.deblur.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.deblur.pp.0.cpp.err.log 
Command         ap_eval done; 0.511 sec.
Command       tidy_31 done; 1.916 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.868 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.bc
Command       clang done; 1.277 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.g.bc C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.g.bc C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/divergent.g.bc C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/deblur.g.bc -hls-opt -except-internalize ProxGS -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.12 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 211.047 ; gain = 118.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 211.047 ; gain = 118.582
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.pp.bc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.089 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ProxGS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.g.0.bc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.697 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 250.371 ; gain = 157.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.g.1.bc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'S2P' (proximal.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'P2S' into 'ProxGS' (proximal.cpp:22) automatically.
Command         transform done; 0.402 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.243 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 310.855 ; gain = 218.391
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.g.1.bc to C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.o.1.bc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:180).
INFO: [XFORM 203-1101] Packing variable 'buffer_in' (fft_top.cpp:199) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'buffer_out' (fft_top.cpp:199) into a 64-bit variable.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'S2P' (proximal.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'P2S' into 'ProxGS' (proximal.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'S2P' into 'ProxGS' (proximal.cpp:50) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe.1'
	 'hls::fft<config1>'
	 'dummy_proc_be.1'.
Command         transform done; 0.761 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.489 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 397.406 ; gain = 304.941
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.o.2.bc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'for_y' (proximal.cpp:55:6) in function 'ProxGS'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_y' (proximal.cpp:27:6) in function 'ProxGS'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_y' (proximal.cpp:69:6) in function 'ProxGS'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:630)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_in' (fft_top.cpp:199:65)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_in' (fft_top.cpp:204:4)
INFO: [HLS 200-472] Inferring partial write operation for 'out._M_real' (fft_top.cpp:210:4)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_in' (fft_top.cpp:218:4)
INFO: [HLS 200-472] Inferring partial write operation for 'out._M_real' (fft_top.cpp:223:4)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (fft_top.cpp:161:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp._M_real' (proximal.cpp:13:50)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp._M_imag' (proximal.cpp:13:50)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp._M_real' (proximal.cpp:59:39)
INFO: [HLS 200-472] Inferring partial write operation for 'fft_result._M_real' (proximal.cpp:41:2)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
Command         transform done; 0.853 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:44 . Memory (MB): peak = 467.098 ; gain = 374.633
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.643 sec.
Command     elaborate done; 42.251 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ProxGS' ...
Execute       ap_set_top_model ProxGS 
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_fe.1' to 'dummy_proc_fe_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_be.1' to 'dummy_proc_be_1'.
Execute       get_model_list ProxGS -filter all-wo-channel -topdown 
Execute       preproc_iomode -model ProxGS 
Execute       preproc_iomode -model fft_top_2D 
Execute       preproc_iomode -model fft_top 
Execute       preproc_iomode -model dummy_proc_be.1 
Execute       preproc_iomode -model fft<config1> 
Execute       preproc_iomode -model dummy_proc_fe.1 
Execute       get_model_list ProxGS -filter all-wo-channel 
INFO-FLOW: Model list for configure: dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top fft_top_2D ProxGS
INFO-FLOW: Configuring Module : dummy_proc_fe.1 ...
Execute       set_default_model dummy_proc_fe.1 
Execute       apply_spec_resource_limit dummy_proc_fe.1 
INFO-FLOW: Configuring Module : fft<config1> ...
Execute       set_default_model fft<config1> 
Execute       apply_spec_resource_limit fft<config1> 
INFO-FLOW: Configuring Module : dummy_proc_be.1 ...
Execute       set_default_model dummy_proc_be.1 
Execute       apply_spec_resource_limit dummy_proc_be.1 
INFO-FLOW: Configuring Module : fft_top ...
Execute       set_default_model fft_top 
Execute       apply_spec_resource_limit fft_top 
INFO-FLOW: Configuring Module : fft_top_2D ...
Execute       set_default_model fft_top_2D 
Execute       apply_spec_resource_limit fft_top_2D 
INFO-FLOW: Configuring Module : ProxGS ...
Execute       set_default_model ProxGS 
Execute       apply_spec_resource_limit ProxGS 
INFO-FLOW: Model list for preprocess: dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top fft_top_2D ProxGS
INFO-FLOW: Preprocessing Module: dummy_proc_fe.1 ...
Execute       set_default_model dummy_proc_fe.1 
Execute       cdfg_preprocess -model dummy_proc_fe.1 
Execute       rtl_gen_preprocess dummy_proc_fe.1 
INFO-FLOW: Preprocessing Module: fft<config1> ...
Execute       set_default_model fft<config1> 
Execute       cdfg_preprocess -model fft<config1> 
Execute       rtl_gen_preprocess fft<config1> 
INFO-FLOW: Preprocessing Module: dummy_proc_be.1 ...
Execute       set_default_model dummy_proc_be.1 
Execute       cdfg_preprocess -model dummy_proc_be.1 
Execute       rtl_gen_preprocess dummy_proc_be.1 
INFO-FLOW: Preprocessing Module: fft_top ...
Execute       set_default_model fft_top 
Execute       cdfg_preprocess -model fft_top 
Execute       rtl_gen_preprocess fft_top 
INFO-FLOW: Preprocessing Module: fft_top_2D ...
Execute       set_default_model fft_top_2D 
Execute       cdfg_preprocess -model fft_top_2D 
Execute       rtl_gen_preprocess fft_top_2D 
INFO-FLOW: Preprocessing Module: ProxGS ...
Execute       set_default_model ProxGS 
Execute       cdfg_preprocess -model ProxGS 
Execute       rtl_gen_preprocess ProxGS 
INFO-FLOW: Model list for synthesis: dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top fft_top_2D ProxGS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dummy_proc_fe.1 
Execute       schedule -model dummy_proc_fe.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.417 seconds; current allocated memory: 397.206 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.sched.adb -f 
INFO-FLOW: Finish scheduling dummy_proc_fe.1.
Execute       set_default_model dummy_proc_fe.1 
Execute       bind -model dummy_proc_fe.1 
BIND OPTION: model=dummy_proc_fe.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 397.316 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.bind.adb -f 
INFO-FLOW: Finish binding dummy_proc_fe.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft<config1> 
Execute       schedule -model fft<config1> 
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 397.366 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.sched.adb -f 
INFO-FLOW: Finish scheduling fft<config1>.
Execute       set_default_model fft<config1> 
Execute       bind -model fft<config1> 
BIND OPTION: model=fft<config1>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 397.384 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.verbose.bind.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.bind.adb -f 
INFO-FLOW: Finish binding fft<config1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dummy_proc_be.1 
Execute       schedule -model dummy_proc_be.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 397.425 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.sched.adb -f 
INFO-FLOW: Finish scheduling dummy_proc_be.1.
Execute       set_default_model dummy_proc_be.1 
Execute       bind -model dummy_proc_be.1 
BIND OPTION: model=dummy_proc_be.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 397.514 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.bind.adb -f 
INFO-FLOW: Finish binding dummy_proc_be.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_top 
Execute       schedule -model fft_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 397.576 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.sched.adb -f 
INFO-FLOW: Finish scheduling fft_top.
Execute       set_default_model fft_top 
Execute       bind -model fft_top 
BIND OPTION: model=fft_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 398.013 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.verbose.bind.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.214 sec.
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.bind.adb -f 
INFO-FLOW: Finish binding fft_top.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_top_2D 
Execute       schedule -model fft_top_2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 398.359 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.sched.adb -f 
INFO-FLOW: Finish scheduling fft_top_2D.
Execute       set_default_model fft_top_2D 
Execute       bind -model fft_top_2D 
BIND OPTION: model=fft_top_2D
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 398.738 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.verbose.bind.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.233 sec.
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.bind.adb -f 
INFO-FLOW: Finish binding fft_top_2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProxGS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ProxGS 
Execute       schedule -model ProxGS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_y_for_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'for_y_for_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-61] Pipelining loop 'for_y_for_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.159 sec.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 399.560 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.verbose.sched.rpt 
Command       syn_report done; 0.199 sec.
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.sched.adb -f 
INFO-FLOW: Finish scheduling ProxGS.
Execute       set_default_model ProxGS 
Execute       bind -model ProxGS 
BIND OPTION: model=ProxGS
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.167 sec.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 400.750 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.verbose.bind.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.421 sec.
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.bind.adb -f 
INFO-FLOW: Finish binding ProxGS.
Execute       get_model_list ProxGS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dummy_proc_fe.1 
Execute       rtl_gen_preprocess fft<config1> 
Execute       rtl_gen_preprocess dummy_proc_be.1 
Execute       rtl_gen_preprocess fft_top 
Execute       rtl_gen_preprocess fft_top_2D 
Execute       rtl_gen_preprocess ProxGS 
INFO-FLOW: Model list for RTL generation: dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top fft_top_2D ProxGS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dummy_proc_fe.1 -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe_1'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 401.101 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.rtl_wrap.cfg.tcl 
Execute       gen_rtl dummy_proc_fe.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/systemc/dummy_proc_fe_1 -synmodules dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top fft_top_2D ProxGS 
Execute       gen_rtl dummy_proc_fe.1 -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/vhdl/dummy_proc_fe_1 
Execute       gen_rtl dummy_proc_fe.1 -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/verilog/dummy_proc_fe_1 
Execute       syn_report -csynth -model dummy_proc_fe.1 -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/report/dummy_proc_fe_1_csynth.rpt 
Execute       syn_report -rtlxml -model dummy_proc_fe.1 -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/report/dummy_proc_fe_1_csynth.xml 
Execute       syn_report -verbosereport -model dummy_proc_fe.1 -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.verbose.rpt 
Execute       db_write -model dummy_proc_fe.1 -f -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.adb 
Execute       gen_tb_info dummy_proc_fe.1 -p C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft<config1> -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 401.221 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft<config1> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/systemc/fft_config1_s -synmodules dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top fft_top_2D ProxGS 
Execute       gen_rtl fft<config1> -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/vhdl/fft_config1_s 
Execute       gen_rtl fft<config1> -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/verilog/fft_config1_s 
Execute       syn_report -csynth -model fft<config1> -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/report/fft_config1_s_csynth.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.132 sec.
Execute       syn_report -rtlxml -model fft<config1> -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/report/fft_config1_s_csynth.xml 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute       syn_report -verbosereport -model fft<config1> -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.verbose.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute       db_write -model fft<config1> -f -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.adb 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute       gen_tb_info fft<config1> -p C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dummy_proc_be.1 -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be_1'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 401.403 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.rtl_wrap.cfg.tcl 
Execute       gen_rtl dummy_proc_be.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/systemc/dummy_proc_be_1 -synmodules dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top fft_top_2D ProxGS 
Execute       gen_rtl dummy_proc_be.1 -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/vhdl/dummy_proc_be_1 
Execute       gen_rtl dummy_proc_be.1 -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/verilog/dummy_proc_be_1 
Execute       syn_report -csynth -model dummy_proc_be.1 -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/report/dummy_proc_be_1_csynth.rpt 
Execute       syn_report -rtlxml -model dummy_proc_be.1 -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/report/dummy_proc_be_1_csynth.xml 
Execute       syn_report -verbosereport -model dummy_proc_be.1 -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.verbose.rpt 
Execute       db_write -model dummy_proc_be.1 -f -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.adb 
Execute       gen_tb_info dummy_proc_be.1 -p C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_top -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_conbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_1_U0' to 'start_for_dummy_pcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 401.804 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_top -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/systemc/fft_top -synmodules dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top fft_top_2D ProxGS 
Execute       gen_rtl fft_top -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/vhdl/fft_top 
Execute       gen_rtl fft_top -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/verilog/fft_top 
Execute       syn_report -csynth -model fft_top -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/report/fft_top_csynth.rpt 
Execute       syn_report -rtlxml -model fft_top -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/report/fft_top_csynth.xml 
Execute       syn_report -verbosereport -model fft_top -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.verbose.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.288 sec.
Execute       db_write -model fft_top -f -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.adb 
Execute       gen_tb_info fft_top -p C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_top_2D -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fft_top_2D_buffer_out' to 'fft_top_2D_bufferdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_top_2D_buffer_in' to 'fft_top_2D_buffereOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 402.546 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_top_2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/systemc/fft_top_2D -synmodules dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top fft_top_2D ProxGS 
Execute       gen_rtl fft_top_2D -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/vhdl/fft_top_2D 
Execute       gen_rtl fft_top_2D -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/verilog/fft_top_2D 
Execute       syn_report -csynth -model fft_top_2D -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/report/fft_top_2D_csynth.rpt 
Execute       syn_report -rtlxml -model fft_top_2D -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/report/fft_top_2D_csynth.xml 
Execute       syn_report -verbosereport -model fft_top_2D -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.verbose.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.24 sec.
Execute       db_write -model fft_top_2D -f -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.adb 
Execute       gen_tb_info fft_top_2D -p C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProxGS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ProxGS -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'ProxGS/x_io_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ProxGS/coe_a_M_real' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ProxGS/coe_a_M_imag' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ProxGS/coe_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ProxGS' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'ProxGS_fft_result_M_real' to 'ProxGS_fft_resultfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ProxGS_fft_result_M_imag' to 'ProxGS_fft_resultg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ProxGS_fmul_32ns_32ns_32_4_max_dsp_1' to 'ProxGS_fmul_32ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ProxGS_fdiv_32ns_32ns_32_16_1' to 'ProxGS_fdiv_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ProxGS_sitofp_32ns_32_6_1' to 'ProxGS_sitofp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ProxGS_fptrunc_64ns_32_2_1' to 'ProxGS_fptrunc_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ProxGS_fpext_32ns_64_2_1' to 'ProxGS_fpext_32nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ProxGS_fcmp_32ns_32ns_1_2_1' to 'ProxGS_fcmp_32ns_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ProxGS_dadd_64ns_64ns_64_5_full_dsp_1' to 'ProxGS_dadd_64ns_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ProxGS_dmul_64ns_64ns_64_6_max_dsp_1' to 'ProxGS_dmul_64ns_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ProxGS_ddiv_64ns_64ns_64_31_1' to 'ProxGS_ddiv_64ns_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ProxGS_dadd_64ns_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ProxGS_ddiv_64ns_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ProxGS_dmul_64ns_ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ProxGS_fcmp_32ns_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ProxGS_fdiv_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ProxGS_fmul_32ns_hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ProxGS_fpext_32nslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ProxGS_fptrunc_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ProxGS_sitofp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProxGS'.
Command       create_rtl_model done; 0.143 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 405.516 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.rtl_wrap.cfg.tcl 
Execute       gen_rtl ProxGS -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/systemc/ProxGS -synmodules dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top fft_top_2D ProxGS 
Execute       gen_rtl ProxGS -istop -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/vhdl/ProxGS 
Execute       gen_rtl ProxGS -istop -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/verilog/ProxGS 
Execute       syn_report -csynth -model ProxGS -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/report/ProxGS_csynth.rpt 
Execute       syn_report -rtlxml -model ProxGS -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/syn/report/ProxGS_csynth.xml 
Execute       syn_report -verbosereport -model ProxGS -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.verbose.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.465 sec.
Execute       db_write -model ProxGS -f -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.adb 
Command       db_write done; 0.103 sec.
Execute       gen_tb_info ProxGS -p C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS 
Execute       export_constraint_db -f -tool general -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.constraint.tcl 
Execute       syn_report -designview -model ProxGS -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.design.xml 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.228 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model ProxGS -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model ProxGS -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks ProxGS 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain ProxGS 
INFO-FLOW: Model list for RTL component generation: dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top fft_top_2D ProxGS
INFO-FLOW: Handling components in module [dummy_proc_fe_1] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.compgen.tcl 
INFO-FLOW: Handling components in module [fft_config1_s] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
INFO-FLOW: Found component fft_config1_s.
INFO-FLOW: Append model fft_config1_s
INFO-FLOW: Handling components in module [dummy_proc_be_1] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.compgen.tcl 
INFO-FLOW: Handling components in module [fft_top] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w64_d128_A.
INFO-FLOW: Append model fifo_w64_d128_A
INFO-FLOW: Found component fifo_w64_d128_A.
INFO-FLOW: Append model fifo_w64_d128_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_fft_conbkb.
INFO-FLOW: Append model start_for_fft_conbkb
INFO-FLOW: Found component start_for_dummy_pcud.
INFO-FLOW: Append model start_for_dummy_pcud
INFO-FLOW: Handling components in module [fft_top_2D] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.compgen.tcl 
INFO-FLOW: Found component fft_top_2D_bufferdEe.
INFO-FLOW: Append model fft_top_2D_bufferdEe
INFO-FLOW: Handling components in module [ProxGS] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.tcl 
INFO-FLOW: Found component ProxGS_fmul_32ns_hbi.
INFO-FLOW: Append model ProxGS_fmul_32ns_hbi
INFO-FLOW: Found component ProxGS_fdiv_32ns_ibs.
INFO-FLOW: Append model ProxGS_fdiv_32ns_ibs
INFO-FLOW: Found component ProxGS_sitofp_32njbC.
INFO-FLOW: Append model ProxGS_sitofp_32njbC
INFO-FLOW: Found component ProxGS_fptrunc_64kbM.
INFO-FLOW: Append model ProxGS_fptrunc_64kbM
INFO-FLOW: Found component ProxGS_fpext_32nslbW.
INFO-FLOW: Append model ProxGS_fpext_32nslbW
INFO-FLOW: Found component ProxGS_fcmp_32ns_mb6.
INFO-FLOW: Append model ProxGS_fcmp_32ns_mb6
INFO-FLOW: Found component ProxGS_dadd_64ns_ncg.
INFO-FLOW: Append model ProxGS_dadd_64ns_ncg
INFO-FLOW: Found component ProxGS_dmul_64ns_ocq.
INFO-FLOW: Append model ProxGS_dmul_64ns_ocq
INFO-FLOW: Found component ProxGS_ddiv_64ns_pcA.
INFO-FLOW: Append model ProxGS_ddiv_64ns_pcA
INFO-FLOW: Found component ProxGS_tmp_M_real.
INFO-FLOW: Append model ProxGS_tmp_M_real
INFO-FLOW: Found component ProxGS_fft_resultfYi.
INFO-FLOW: Append model ProxGS_fft_resultfYi
INFO-FLOW: Append model dummy_proc_fe_1
INFO-FLOW: Append model fft_config1_s
INFO-FLOW: Append model dummy_proc_be_1
INFO-FLOW: Append model fft_top
INFO-FLOW: Append model fft_top_2D
INFO-FLOW: Append model ProxGS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fft_config1_s fifo_w16_d2_A fifo_w64_d128_A fifo_w64_d128_A fifo_w8_d2_A start_for_fft_conbkb start_for_dummy_pcud fft_top_2D_bufferdEe ProxGS_fmul_32ns_hbi ProxGS_fdiv_32ns_ibs ProxGS_sitofp_32njbC ProxGS_fptrunc_64kbM ProxGS_fpext_32nslbW ProxGS_fcmp_32ns_mb6 ProxGS_dadd_64ns_ncg ProxGS_dmul_64ns_ocq ProxGS_ddiv_64ns_pcA ProxGS_tmp_M_real ProxGS_fft_resultfYi dummy_proc_fe_1 fft_config1_s dummy_proc_be_1 fft_top fft_top_2D ProxGS
INFO-FLOW: To file: write model fft_config1_s
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w64_d128_A
INFO-FLOW: To file: write model fifo_w64_d128_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_fft_conbkb
INFO-FLOW: To file: write model start_for_dummy_pcud
INFO-FLOW: To file: write model fft_top_2D_bufferdEe
INFO-FLOW: To file: write model ProxGS_fmul_32ns_hbi
INFO-FLOW: To file: write model ProxGS_fdiv_32ns_ibs
INFO-FLOW: To file: write model ProxGS_sitofp_32njbC
INFO-FLOW: To file: write model ProxGS_fptrunc_64kbM
INFO-FLOW: To file: write model ProxGS_fpext_32nslbW
INFO-FLOW: To file: write model ProxGS_fcmp_32ns_mb6
INFO-FLOW: To file: write model ProxGS_dadd_64ns_ncg
INFO-FLOW: To file: write model ProxGS_dmul_64ns_ocq
INFO-FLOW: To file: write model ProxGS_ddiv_64ns_pcA
INFO-FLOW: To file: write model ProxGS_tmp_M_real
INFO-FLOW: To file: write model ProxGS_fft_resultfYi
INFO-FLOW: To file: write model dummy_proc_fe_1
INFO-FLOW: To file: write model fft_config1_s
INFO-FLOW: To file: write model dummy_proc_be_1
INFO-FLOW: To file: write model fft_top
INFO-FLOW: To file: write model fft_top_2D
INFO-FLOW: To file: write model ProxGS
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model ProxGS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d128_A)' using Block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d128_A)' using Block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fft_status_data_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_conbkb_U(start_for_fft_conbkb)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_pcud_U(start_for_dummy_pcud)' using Shift Registers.
Command       ap_source done; 0.14 sec.
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'fft_top_2D_bufferdEe_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'ProxGS_tmp_M_real_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'ProxGS_fft_resultfYi_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.41 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=ProxGS xml_exists=0
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.rtl_wrap.cfg.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.rtl_wrap.cfg.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.rtl_wrap.cfg.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.277 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.tbgen.tcl 
Execute         source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.tbgen.tcl 
Execute         source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.tbgen.tcl 
Execute         source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.196 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.constraint.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=25 #gSsdmPorts=10
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.rtl_wrap.cfg.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.dataonly.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.constraint.tcl 
Execute       sc_get_clocks ProxGS 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/impl/misc/fft_config1_s_core_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/impl/misc/ProxGS_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/impl/misc/ProxGS_ap_ddiv_29_no_dsp_64_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/impl/misc/ProxGS_ap_dmul_4_max_dsp_64_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/impl/misc/ProxGS_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/impl/misc/ProxGS_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/impl/misc/ProxGS_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/impl/misc/ProxGS_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/impl/misc/ProxGS_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/impl/misc/ProxGS_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_config1_s.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/fft_top_2D.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/ProxGS.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:52 . Memory (MB): peak = 491.281 ; gain = 398.816
INFO: [VHDL 208-304] Generating VHDL RTL for ProxGS.
INFO: [VLOG 209-307] Generating Verilog RTL for ProxGS.
Command     autosyn done; 8.021 sec.
Command   csynth_design done; 50.281 sec.
Command ap_source done; 51.966 sec.
Execute cleanup_all 
