 Timing Path to inRegB/Q_reg[14]/D 
  
 Path Start Point : b[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[14]                              Rise  0.2000  0.0000 0.0000             1.22752  0.894119 2.12164           1       34.7433  c             | 
|    inRegB/D[14]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_16/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_16/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.202102 0.699202 0.901304          1       34.7433                | 
|    inRegB/CLOCK_slh__c214/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c214/Z CLKBUF_X1 Rise  0.2520  0.0260 0.0070             0.434371 0.699202 1.13357           1       34.7433                | 
|    inRegB/CLOCK_slh__c215/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c215/Z CLKBUF_X1 Rise  0.2930  0.0410 0.0180             5.48532  1.06234  6.54766           1       34.7433                | 
|    inRegB/Q_reg[14]/D       DFF_X1    Rise  0.2910 -0.0020 0.0180    -0.0030           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       45.5302  c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       41.7299  F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       74.9777  F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       61.2946  FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      61.0045  F    K        | 
|    inRegB/Q_reg[14]/CK       DFF_X1        Rise  0.2530 0.0120 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2530 0.2530 | 
| library hold check                        |  0.0220 0.2750 | 
| data required time                        |  0.2750        | 
|                                           |                | 
| data arrival time                         |  0.2910        | 
| data required time                        | -0.2750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0160        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[9]/D 
  
 Path Start Point : b[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[9]                               Rise  0.2000  0.0000 0.0000             1.61494  0.894119 2.50906           1       62.4405  c             | 
|    inRegB/D[9]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_11/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_11/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.278986 0.699202 0.978188          1       62.4405                | 
|    inRegB/CLOCK_slh__c218/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c218/Z CLKBUF_X1 Rise  0.2520  0.0260 0.0070             0.227138 0.699202 0.92634           1       62.4405                | 
|    inRegB/CLOCK_slh__c219/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c219/Z CLKBUF_X1 Rise  0.3070  0.0550 0.0330             11.6818  1.06234  12.7441           1       62.4405                | 
|    inRegB/Q_reg[9]/D        DFF_X1    Rise  0.3050 -0.0020 0.0330    -0.0040           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       45.5302  c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       41.7299  F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       74.9777  F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       61.2946  FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      61.0045  F    K        | 
|    inRegB/Q_reg[9]/CK        DFF_X1        Rise  0.2490 0.0080 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0260 0.2750 | 
| data required time                        |  0.2750        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[10]/D 
  
 Path Start Point : b[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[10]                              Rise  0.2000  0.0000 0.0000             1.82798  0.894119 2.72209           1       62.4405  c             | 
|    inRegB/D[10]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_12/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_12/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.288605 0.699202 0.987808          1       62.4405                | 
|    inRegB/CLOCK_slh__c216/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c216/Z CLKBUF_X1 Rise  0.2540  0.0280 0.0080             0.885559 0.699202 1.58476           1       62.4405                | 
|    inRegB/CLOCK_slh__c217/A CLKBUF_X1 Rise  0.2540  0.0000 0.0080                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c217/Z CLKBUF_X1 Rise  0.3160  0.0620 0.0400             14.609   1.06234  15.6714           1       62.4405                | 
|    inRegB/Q_reg[10]/D       DFF_X1    Rise  0.3140 -0.0020 0.0400    -0.0050           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       45.5302  c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       41.7299  F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       74.9777  F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       61.2946  FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      61.0045  F    K        | 
|    inRegB/Q_reg[10]/CK       DFF_X1        Rise  0.2490 0.0080 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0290 0.2780 | 
| data required time                        |  0.2780        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2780        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[10]/D 
  
 Path Start Point : a[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[10]                              Rise  0.2000  0.0000 0.0000             0.399611   0.894119 1.29373           1       45.9821  c             | 
|    inRegA/D[10]                       Rise  0.2000  0.0000                                                                                         | 
|    inRegA/i_0_12/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegA/i_0_12/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.133734   0.699202 0.832936          1       55.3013                | 
|    inRegA/CLOCK_slh__c449/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c449/Z CLKBUF_X1 Rise  0.2500  0.0250 0.0060             0.162573   0.699202 0.861775          1       55.3013                | 
|    inRegA/CLOCK_slh__c450/A CLKBUF_X1 Rise  0.2500  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c450/Z CLKBUF_X1 Rise  0.2740  0.0240 0.0060             0.00730538 0.699202 0.706507          1       55.3013                | 
|    inRegA/CLOCK_slh__c451/A CLKBUF_X1 Rise  0.2740  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c451/Z CLKBUF_X1 Rise  0.3080  0.0340 0.0130             3.08496    1.06234  4.1473            1       55.3013                | 
|    inRegA/Q_reg[10]/D       DFF_X1    Rise  0.3070 -0.0010 0.0130    -0.0010             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       45.5302  c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       41.7299  F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       74.9777  F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0284  1.42116  23.4495           1       45.5302  FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      57.0982  F    K        | 
|    inRegA/Q_reg[10]/CK       DFF_X1        Rise  0.2480 0.0060 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2480 0.2480 | 
| library hold check                        |  0.0200 0.2680 | 
| data required time                        |  0.2680        | 
|                                           |                | 
| data arrival time                         |  0.3070        | 
| data required time                        | -0.2680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[5]/D 
  
 Path Start Point : b[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[5]                               Rise  0.2000  0.0000 0.0000             0.93772  0.894119 1.83184           1       34.7433  c             | 
|    inRegB/D[5]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_7/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_7/ZN          AND2_X1   Rise  0.2250  0.0250 0.0070             0.164322 0.699202 0.863524          1       34.7433                | 
|    inRegB/CLOCK_slh__c196/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c196/Z CLKBUF_X1 Rise  0.2500  0.0250 0.0060             0.132651 0.699202 0.831853          1       34.7433                | 
|    inRegB/CLOCK_slh__c197/A CLKBUF_X1 Rise  0.2500  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c197/Z CLKBUF_X1 Rise  0.2750  0.0250 0.0060             0.12672  0.699202 0.825922          1       34.7433                | 
|    inRegB/CLOCK_slh__c198/A CLKBUF_X1 Rise  0.2750  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c198/Z CLKBUF_X1 Rise  0.3100  0.0350 0.0140             3.49627  1.06234  4.55861           1       34.7433                | 
|    inRegB/Q_reg[5]/D        DFF_X1    Rise  0.3080 -0.0020 0.0140    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       45.5302  c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       41.7299  F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       74.9777  F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       61.2946  FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      61.0045  F    K        | 
|    inRegB/Q_reg[5]/CK        DFF_X1        Rise  0.2480 0.0070 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2480 0.2480 | 
| library hold check                        |  0.0200 0.2680 | 
| data required time                        |  0.2680        | 
|                                           |                | 
| data arrival time                         |  0.3080        | 
| data required time                        | -0.2680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[11]/D 
  
 Path Start Point : b[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[11]                              Rise  0.2000 0.0000 0.0000 3.43076  0.894119 4.32488           1       72.5744  c             | 
|    inRegB/D[11]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_13/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_13/ZN         AND2_X1   Rise  0.2260 0.0260 0.0070 0.260978 0.699202 0.96018           1       61.0045                | 
|    inRegB/CLOCK_slh__c172/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c172/Z CLKBUF_X1 Rise  0.2520 0.0260 0.0070 0.315435 0.699202 1.01464           1       61.0045                | 
|    inRegB/CLOCK_slh__c173/A CLKBUF_X1 Rise  0.2520 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c173/Z CLKBUF_X1 Rise  0.2770 0.0250 0.0060 0.14035  0.699202 0.839552          1       61.0045                | 
|    inRegB/CLOCK_slh__c174/A CLKBUF_X1 Rise  0.2770 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c174/Z CLKBUF_X1 Rise  0.3080 0.0310 0.0110 1.95413  1.06234  3.01647           1       61.0045                | 
|    inRegB/Q_reg[11]/D       DFF_X1    Rise  0.3080 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       45.5302  c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       41.7299  F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       74.9777  F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       61.2946  FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      61.0045  F    K        | 
|    inRegB/Q_reg[11]/CK       DFF_X1        Rise  0.2490 0.0080 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0190 0.2680 | 
| data required time                        |  0.2680        | 
|                                           |                | 
| data arrival time                         |  0.3080        | 
| data required time                        | -0.2680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[7]/D 
  
 Path Start Point : b[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[7]                               Rise  0.2000  0.0000 0.0000             1.16444    0.894119 2.05856           1       55.3013  c             | 
|    inRegB/D[7]                        Rise  0.2000  0.0000                                                                                         | 
|    inRegB/i_0_9/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegB/i_0_9/ZN          AND2_X1   Rise  0.2260  0.0260 0.0070             0.244458   0.699202 0.94366           1       34.7433                | 
|    inRegB/CLOCK_slh__c184/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c184/Z CLKBUF_X1 Rise  0.2510  0.0250 0.0060             0.167882   0.699202 0.867084          1       34.7433                | 
|    inRegB/CLOCK_slh__c185/A CLKBUF_X1 Rise  0.2510  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c185/Z CLKBUF_X1 Rise  0.2750  0.0240 0.0060             0.00730538 0.699202 0.706507          1       34.7433                | 
|    inRegB/CLOCK_slh__c186/A CLKBUF_X1 Rise  0.2750  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c186/Z CLKBUF_X1 Rise  0.3100  0.0350 0.0130             3.28964    1.06234  4.35198           1       34.7433                | 
|    inRegB/Q_reg[7]/D        DFF_X1    Rise  0.3090 -0.0010 0.0130    -0.0010             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       45.5302  c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       41.7299  F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       74.9777  F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       61.2946  FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      61.0045  F    K        | 
|    inRegB/Q_reg[7]/CK        DFF_X1        Rise  0.2490 0.0080 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0200 0.2690 | 
| data required time                        |  0.2690        | 
|                                           |                | 
| data arrival time                         |  0.3090        | 
| data required time                        | -0.2690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[9]/D 
  
 Path Start Point : a[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[9]                               Rise  0.2000 0.0000 0.0000 3.10524    0.894119 3.99935           1       45.9821  c             | 
|    inRegA/D[9]                        Rise  0.2000 0.0000                                                                             | 
|    inRegA/i_0_11/A2         AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    inRegA/i_0_11/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.162434   0.699202 0.861636          1       61.5402                | 
|    inRegA/CLOCK_slh__c455/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c455/Z CLKBUF_X1 Rise  0.2510 0.0260 0.0070 0.278015   0.699202 0.977217          1       61.5402                | 
|    inRegA/CLOCK_slh__c456/A CLKBUF_X1 Rise  0.2510 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c456/Z CLKBUF_X1 Rise  0.2760 0.0250 0.0060 0.00730538 0.699202 0.706507          1       61.5402                | 
|    inRegA/CLOCK_slh__c457/A CLKBUF_X1 Rise  0.2760 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c457/Z CLKBUF_X1 Rise  0.3030 0.0270 0.0070 0.300727   1.06234  1.36307           1       61.5402                | 
|    inRegA/Q_reg[9]/D        DFF_X1    Rise  0.3030 0.0000 0.0070            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       45.5302  c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       41.7299  F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       74.9777  F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0284  1.42116  23.4495           1       45.5302  FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      57.0982  F    K        | 
|    inRegA/Q_reg[9]/CK        DFF_X1        Rise  0.2440 0.0020 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2440 0.2440 | 
| library hold check                        |  0.0180 0.2620 | 
| data required time                        |  0.2620        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[11]/D 
  
 Path Start Point : a[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[11]                              Rise  0.2000  0.0000 0.0000             0.941181   0.894119 1.8353            1       45.9821  c             | 
|    inRegA/D[11]                       Rise  0.2000  0.0000                                                                                         | 
|    inRegA/i_0_13/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegA/i_0_13/ZN         AND2_X1   Rise  0.2250  0.0250 0.0060             0.00730538 0.699202 0.706507          1       45.9821                | 
|    inRegA/CLOCK_slh__c467/A CLKBUF_X1 Rise  0.2250  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c467/Z CLKBUF_X1 Rise  0.2500  0.0250 0.0060             0.185719   0.699202 0.884921          1       45.9821                | 
|    inRegA/CLOCK_slh__c468/A CLKBUF_X1 Rise  0.2500  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c468/Z CLKBUF_X1 Rise  0.2750  0.0250 0.0060             0.221501   0.699202 0.920703          1       45.9821                | 
|    inRegA/CLOCK_slh__c469/A CLKBUF_X1 Rise  0.2750  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c469/Z CLKBUF_X1 Rise  0.3090  0.0340 0.0130             3.07984    1.06234  4.14218           1       45.9821                | 
|    inRegA/Q_reg[11]/D       DFF_X1    Rise  0.3080 -0.0010 0.0130    -0.0010             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       45.5302  c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       41.7299  F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       74.9777  F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0284  1.42116  23.4495           1       45.5302  FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      57.0982  F    K        | 
|    inRegA/Q_reg[11]/CK       DFF_X1        Rise  0.2470 0.0050 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2470 0.2470 | 
| library hold check                        |  0.0200 0.2670 | 
| data required time                        |  0.2670        | 
|                                           |                | 
| data arrival time                         |  0.3080        | 
| data required time                        | -0.2670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[27]/D 
  
 Path Start Point : a[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[27]                              Rise  0.2000  0.0000 0.0000             0.303957   0.894119 1.19808           1       55.3013  c             | 
|    inRegA/D[27]                       Rise  0.2000  0.0000                                                                                         | 
|    inRegA/i_0_29/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegA/i_0_29/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.2453     0.699202 0.944502          1       55.3013                | 
|    inRegA/CLOCK_slh__c443/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c443/Z CLKBUF_X1 Rise  0.2520  0.0260 0.0070             0.286343   0.699202 0.985545          1       55.3013                | 
|    inRegA/CLOCK_slh__c444/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c444/Z CLKBUF_X1 Rise  0.2770  0.0250 0.0060             0.00730538 0.699202 0.706507          1       55.3013                | 
|    inRegA/CLOCK_slh__c445/A CLKBUF_X1 Rise  0.2770  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c445/Z CLKBUF_X1 Rise  0.3100  0.0330 0.0120             2.39033    1.06234  3.45267           1       55.3013                | 
|    inRegA/Q_reg[27]/D       DFF_X1    Rise  0.3090 -0.0010 0.0120    -0.0010             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       45.5302  c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       41.7299  F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       74.9777  F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0284  1.42116  23.4495           1       45.5302  FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      57.0982  F    K        | 
|    inRegA/Q_reg[27]/CK       DFF_X1        Rise  0.2480 0.0060 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2480 0.2480 | 
| library hold check                        |  0.0200 0.2680 | 
| data required time                        |  0.2680        | 
|                                           |                | 
| data arrival time                         |  0.3090        | 
| data required time                        | -0.2680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 487M, CVMEM - 2079M, PVMEM - 2939M)
