# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd" \
"../../../../Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd" \

# Do not sort compile order
nosort
