
---------- Begin Simulation Statistics ----------
final_tick                               1066209053500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96254                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                    96535                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14969.99                       # Real time elapsed on the host
host_tick_rate                               71223090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440920023                       # Number of instructions simulated
sim_ops                                    1445125048                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.066209                       # Number of seconds simulated
sim_ticks                                1066209053500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.982533                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168161018                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191130003                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14910880                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259315745                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21672540                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22402190                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          729650                       # Number of indirect misses.
system.cpu0.branchPred.lookups              329075099                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148652                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050463                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9108968                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313655178                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33142954                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160627                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46290708                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250518847                       # Number of instructions committed
system.cpu0.commit.committedOps            1251572593                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1963265058                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.637495                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.388622                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1357081068     69.12%     69.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    360890952     18.38%     87.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85335863      4.35%     91.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     83351212      4.25%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26084529      1.33%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8203803      0.42%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4767223      0.24%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4407454      0.22%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33142954      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1963265058                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112892                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209818873                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697418                       # Number of loads committed
system.cpu0.commit.membars                    2104059                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104065      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699531127     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833124      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747873     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256519     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251572593                       # Class of committed instruction
system.cpu0.commit.refs                     536004420                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250518847                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251572593                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.694790                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.694790                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            308246725                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5824223                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166674857                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1316936514                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               741333500                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                914120532                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9117488                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13719282                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3598461                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  329075099                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232590016                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1235304789                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5596484                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340373043                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          360                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29838914                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.155270                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         726191885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189833558                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.632440                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1976416706                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.678717                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.909808                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1029524482     52.09%     52.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               703755530     35.61%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124269761      6.29%     93.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97565060      4.94%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16562976      0.84%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2459009      0.12%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  174286      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     461      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105141      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1976416706                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      142950563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9180417                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319269572                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.609911                       # Inst execution rate
system.cpu0.iew.exec_refs                   562392604                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151664469                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              232422111                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408617566                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056818                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5256548                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152243934                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1297826810                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            410728135                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4950141                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1292624403                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1018716                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9618542                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9117488                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11826393                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       182955                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21781267                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        76494                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7487                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4900043                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19920148                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4936932                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7487                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       399502                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8780915                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                591912523                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1284014459                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840215                       # average fanout of values written-back
system.cpu0.iew.wb_producers                497333572                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.605848                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1284110200                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1586365411                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823325532                       # number of integer regfile writes
system.cpu0.ipc                              0.590043                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.590043                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106163      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717170792     55.27%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842180      0.91%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100415      0.16%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           413578648     31.87%     88.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150776295     11.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1297574544                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1737405                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001339                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 290666     16.73%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1087520     62.59%     79.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               359199     20.67%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1297205731                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4573425340                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1284014408                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1344088178                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294665743                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1297574544                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161067                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46254214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           122247                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           440                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13551258                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1976416706                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.656529                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.865858                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1074129570     54.35%     54.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          607803728     30.75%     85.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208699230     10.56%     95.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75048980      3.80%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8364828      0.42%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1008145      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             977991      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             216439      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             167795      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1976416706                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.612246                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11621713                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2954561                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408617566                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152243934                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2071                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2119367269                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13051574                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              253583707                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543971                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7946866                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               752412336                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16897663                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                36618                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1610063433                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1312057220                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846621586                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                906015011                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30218327                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9117488                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             55124170                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46077611                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1610063389                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        163994                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6268                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16942558                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6250                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3227959028                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2608892907                       # The number of ROB writes
system.cpu0.timesIdled                       22355024                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2038                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.308325                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12430671                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14571463                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1804148                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18146139                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            675742                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         690052                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14310                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21203031                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41991                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050229                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1333234                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16227814                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2027040                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151415                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11218488                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67674420                       # Number of instructions committed
system.cpu1.commit.committedOps              68724860                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    322705185                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.212965                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.916175                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    294031402     91.11%     91.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14394149      4.46%     95.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5205888      1.61%     97.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4055743      1.26%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1121341      0.35%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       494874      0.15%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1047584      0.32%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       327164      0.10%     99.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2027040      0.63%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    322705185                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074720                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65709491                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751145                       # Number of loads committed
system.cpu1.commit.membars                    2100527                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100527      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43598863     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801374     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5223952      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68724860                       # Class of committed instruction
system.cpu1.commit.refs                      23025338                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67674420                       # Number of Instructions Simulated
system.cpu1.committedOps                     68724860                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.822440                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.822440                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            264136249                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               499928                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11689986                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84536885                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16649755                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40363693                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1334722                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1255443                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2534319                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21203031                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14802880                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    306211657                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               326113                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      89014326                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3611272                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.064969                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17001439                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13106413                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.272752                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         325018738                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.277110                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.697739                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               267284970     82.24%     82.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36610946     11.26%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12149266      3.74%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7347310      2.26%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1189001      0.37%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  266809      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  169492      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     936      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           325018738                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1337069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1397666                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17837144                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.234378                       # Inst execution rate
system.cpu1.iew.exec_refs                    25978769                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6636155                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              218391060                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19760470                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051113                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1374162                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6996364                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79914327                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19342614                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1316249                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76490505                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                972704                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6933706                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1334722                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9135675                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        83126                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          742999                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32694                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2039                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        12055                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3009325                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       722171                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2039                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       405619                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        992047                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43798067                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75328808                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821606                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35984747                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.230818                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75381568                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97166452                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50480065                       # number of integer regfile writes
system.cpu1.ipc                              0.207364                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.207364                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100748      2.70%      2.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49317991     63.39%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20733444     26.65%     92.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5654416      7.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77806754                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1506980                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019368                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 283013     18.78%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                975404     64.73%     83.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               248559     16.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77212970                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         482270383                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75328796                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91105266                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76762585                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77806754                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151742                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11189466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           131185                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           327                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5036885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    325018738                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.239392                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.707103                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          276844551     85.18%     85.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30995273      9.54%     94.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10327963      3.18%     97.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3585446      1.10%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2059496      0.63%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             464547      0.14%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             468274      0.14%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             156650      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             116538      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      325018738                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.238411                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7390394                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          912086                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19760470                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6996364                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu1.numCycles                       326355807                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1806046008                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              236593855                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45685172                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7207173                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18794224                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4885000                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                72445                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105948272                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82938740                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55506431                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40187138                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15915704                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1334722                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28078405                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9821259                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105948260                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30394                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               863                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14169030                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           862                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   400620401                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162206576                       # The number of ROB writes
system.cpu1.timesIdled                          69465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            82.715379                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               13813967                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            16700603                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2978041                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22660296                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            623011                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         726980                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          103969                       # Number of indirect misses.
system.cpu2.branchPred.lookups               25785022                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31273                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050191                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1889651                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15102143                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1951810                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151331                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30597951                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64188825                       # Number of instructions committed
system.cpu2.commit.committedOps              65239241                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    305788908                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.213347                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.916770                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    278536414     91.09%     91.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13630284      4.46%     95.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5028021      1.64%     97.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3936951      1.29%     98.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       980684      0.32%     98.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       459239      0.15%     98.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       949884      0.31%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       315621      0.10%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1951810      0.64%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    305788908                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013489                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62339477                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862007                       # Number of loads committed
system.cpu2.commit.membars                    2100503                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100503      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41195748     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912198     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5030648      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65239241                       # Class of committed instruction
system.cpu2.commit.refs                      21942858                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64188825                       # Number of Instructions Simulated
system.cpu2.committedOps                     65239241                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.865953                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.865953                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            234149838                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1112269                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            12653269                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             103881525                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                21213108                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 50770327                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1890965                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1813042                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2905139                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   25785022                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 18982869                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    285825187                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               322470                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     118157321                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5958710                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.082554                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          22124834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14436978                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.378297                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         310929377                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.390234                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.841547                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               235965271     75.89%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                46413665     14.93%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16640177      5.35%     96.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 8161667      2.62%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2429003      0.78%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  477750      0.15%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  841611      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     224      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           310929377                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1410413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1948130                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18693220                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.243831                       # Inst execution rate
system.cpu2.iew.exec_refs                    24641290                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6413242                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              193295327                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             25063954                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2210685                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1597791                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             9077604                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           95809875                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18228048                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1269382                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             76158116                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1064173                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              6762987                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1890965                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8842803                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        81463                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          646058                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27159                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1984                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        14155                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      9201947                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2996753                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1984                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       478705                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1469425                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 43612809                       # num instructions consuming a value
system.cpu2.iew.wb_count                     75121113                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.812549                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 35437541                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.240511                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      75169954                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                97699334                       # number of integer regfile reads
system.cpu2.int_regfile_writes               49606927                       # number of integer regfile writes
system.cpu2.ipc                              0.205510                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.205510                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100703      2.71%      2.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             50306205     64.97%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19583708     25.29%     92.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5436733      7.02%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              77427498                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1461879                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.018881                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 273977     18.74%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                948360     64.87%     83.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               239538     16.39%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              76788658                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         467362349                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     75121101                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        126381843                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  89129582                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 77427498                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6680293                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30570633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           116125                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3528962                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     20807762                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    310929377                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.249020                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.713417                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          262295130     84.36%     84.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           31986189     10.29%     94.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9900031      3.18%     97.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3558475      1.14%     98.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2033927      0.65%     99.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             458378      0.15%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             445075      0.14%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             149602      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             102570      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      310929377                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.247895                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         13775155                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2141830                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            25063954                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            9077604                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu2.numCycles                       312339790                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1820063569                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              209513889                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43492648                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5187063                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                24066628                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               4379833                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                72111                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            126441380                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             100066903                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           66787960                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 49439856                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              15429033                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1890965                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             25988096                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                23295312                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       126441368                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29943                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               850                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12859944                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           849                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   399673224                       # The number of ROB reads
system.cpu2.rob.rob_writes                  196820050                       # The number of ROB writes
system.cpu2.timesIdled                          72200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            80.603167                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12483875                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            15488070                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2533809                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         19419545                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            519311                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         813859                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          294548                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22665796                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19009                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050214                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1550802                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13567975                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1888769                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       26665573                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58537931                       # Number of instructions committed
system.cpu3.commit.committedOps              59588354                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    275577632                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.216231                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.935823                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    251174686     91.14%     91.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12204477      4.43%     95.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4395504      1.60%     97.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3408340      1.24%     98.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       822180      0.30%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       422929      0.15%     98.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       970897      0.35%     99.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       289850      0.11%     99.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1888769      0.69%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    275577632                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865269                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56837136                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14730954                       # Number of loads committed
system.cpu3.commit.membars                    2100507                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100507      3.53%      3.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37244244     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781168     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462291      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59588354                       # Class of committed instruction
system.cpu3.commit.refs                      20243471                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58537931                       # Number of Instructions Simulated
system.cpu3.committedOps                     59588354                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.801252                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.801252                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            213106035                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1002807                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11367894                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              92751158                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                18200605                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 44641975                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1551838                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1521631                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2560094                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22665796                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 16664308                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    258665964                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               262013                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     105320217                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5069690                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.080645                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          18859737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13003186                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.374731                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         280060547                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.387098                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.857748                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               213016327     76.06%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                42577998     15.20%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                14424530      5.15%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6603857      2.36%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1272106      0.45%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  911030      0.33%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1254496      0.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     194      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           280060547                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         994838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1598460                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                16495136                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.243473                       # Inst execution rate
system.cpu3.iew.exec_refs                    22455245                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5729134                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              173938443                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             22461587                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2165914                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1218880                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8167530                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           86229526                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16726111                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           983285                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             68429471                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                880967                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              6921694                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1551838                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9057269                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        76876                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          539832                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22862                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1240                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        12058                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7730633                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2655013                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1240                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       337290                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1261170                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39977499                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67573477                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.815508                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32601966                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.240428                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67615158                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                87422448                       # number of integer regfile reads
system.cpu3.int_regfile_writes               44842591                       # number of integer regfile writes
system.cpu3.ipc                              0.208279                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.208279                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100723      3.03%      3.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             44569923     64.21%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18012569     25.95%     93.19% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4729392      6.81%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              69412756                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1445716                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.020828                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 272660     18.86%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                937751     64.86%     83.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               235301     16.28%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              68757733                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         420439388                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67573465                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        112871610                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  79702269                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 69412756                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6527257                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       26641171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           107641                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3375893                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     18808825                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    280060547                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.247849                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.719576                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          236825973     84.56%     84.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28489294     10.17%     94.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8530256      3.05%     97.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3137149      1.12%     98.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1945591      0.69%     99.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             457275      0.16%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             434601      0.16%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             148106      0.05%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              92302      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      280060547                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.246972                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12485910                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1886674                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            22461587                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8167530                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    216                       # number of misc regfile reads
system.cpu3.numCycles                       281055385                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1851347973                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              189025905                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39876251                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5065176                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                20605731                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3856678                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                59938                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            113201836                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              90267734                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           60266254                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 43830289                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              15449127                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1551838                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             25021682                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20390003                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       113201824                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         25102                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               852                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 12424866                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           851                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   359941659                       # The number of ROB reads
system.cpu3.rob.rob_writes                  176994594                       # The number of ROB writes
system.cpu3.timesIdled                          46824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         15903689                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             22388171                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            45799016                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            6308159                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4018431                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18220942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      36363572                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1046723                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       152473                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52692854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5611614                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106112266                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5764087                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14917254                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3773787                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14368730                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              960                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            674                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3281239                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3281211                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14917254                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         20904                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     54562013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               54562013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1406224128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1406224128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1401                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18221031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18221031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18221031                       # Request fanout histogram
system.membus.respLayer1.occupancy        93296350619                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         55394749370                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7709419258.474576                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   46350609232.341133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 442815520000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   156497581000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 909711472500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     18894888                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18894888                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     18894888                       # number of overall hits
system.cpu2.icache.overall_hits::total       18894888                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        87981                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         87981                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        87981                       # number of overall misses
system.cpu2.icache.overall_misses::total        87981                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1910694500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1910694500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1910694500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1910694500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     18982869                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18982869                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     18982869                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18982869                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004635                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004635                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004635                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004635                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21717.126425                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21717.126425                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21717.126425                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21717.126425                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          715                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   119.166667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        82108                       # number of writebacks
system.cpu2.icache.writebacks::total            82108                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         5841                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5841                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         5841                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5841                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        82140                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        82140                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        82140                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        82140                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1727337000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1727337000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1727337000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1727337000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004327                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004327                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004327                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004327                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 21029.181885                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21029.181885                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 21029.181885                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21029.181885                       # average overall mshr miss latency
system.cpu2.icache.replacements                 82108                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     18894888                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18894888                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        87981                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        87981                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1910694500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1910694500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     18982869                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18982869                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004635                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004635                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21717.126425                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21717.126425                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         5841                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5841                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        82140                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        82140                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1727337000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1727337000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004327                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004327                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 21029.181885                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21029.181885                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990091                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           18647529                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            82108                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           227.109770                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        327759000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990091                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999690                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999690                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         38047878                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        38047878                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17531147                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17531147                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17531147                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17531147                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4729712                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4729712                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4729712                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4729712                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 595134758546                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 595134758546                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 595134758546                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 595134758546                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22260859                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22260859                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22260859                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22260859                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.212468                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.212468                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.212468                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.212468                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 125828.963486                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 125828.963486                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 125828.963486                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 125828.963486                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8216189                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       644783                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            84332                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4834                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    97.426706                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   133.384981                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1372316                       # number of writebacks
system.cpu2.dcache.writebacks::total          1372316                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3771051                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3771051                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3771051                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3771051                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       958661                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       958661                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       958661                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       958661                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 119736192998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 119736192998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 119736192998                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 119736192998                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043065                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043065                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043065                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043065                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 124899.409695                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124899.409695                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 124899.409695                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124899.409695                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1372316                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14593768                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14593768                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2636868                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2636868                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 306617712000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 306617712000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17230636                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17230636                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.153034                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.153034                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 116281.024306                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 116281.024306                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2102471                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2102471                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       534397                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       534397                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  62736631500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  62736631500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031014                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031014                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 117397.050320                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 117397.050320                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2937379                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2937379                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2092844                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2092844                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 288517046546                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 288517046546                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.416054                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.416054                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 137858.840194                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 137858.840194                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1668580                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1668580                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424264                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424264                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  56999561498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  56999561498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084343                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084343                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 134349.276625                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 134349.276625                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          318                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          245                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          245                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6457500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6457500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.435169                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.435169                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26357.142857                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26357.142857                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          126                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          119                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          119                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3889000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3889000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.211368                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.211368                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 32680.672269                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32680.672269                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          170                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1460500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1460500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.442708                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.442708                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8591.176471                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8591.176471                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1310500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1310500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.440104                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.440104                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7754.437870                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7754.437870                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       385000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       385000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       366000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       366000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634821                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634821                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415370                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415370                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49274078000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49274078000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050191                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050191                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395519                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395519                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 118626.954282                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 118626.954282                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415370                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415370                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  48858708000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  48858708000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395519                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395519                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 117626.954282                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 117626.954282                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.808175                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19540049                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1373918                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.222136                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        327770500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.808175                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.869005                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.869005                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         47997944                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        47997944                       # Number of data accesses
system.cpu3.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7173244476.744186                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   44368332275.561653                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 442814773000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   140860516000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 925348537500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     16607224                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16607224                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     16607224                       # number of overall hits
system.cpu3.icache.overall_hits::total       16607224                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        57084                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         57084                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        57084                       # number of overall misses
system.cpu3.icache.overall_misses::total        57084                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1273872000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1273872000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1273872000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1273872000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     16664308                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16664308                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     16664308                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16664308                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003426                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003426                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003426                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003426                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22315.745218                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22315.745218                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22315.745218                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22315.745218                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           60                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52492                       # number of writebacks
system.cpu3.icache.writebacks::total            52492                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4560                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4560                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4560                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4560                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52524                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52524                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52524                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52524                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1140861500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1140861500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1140861500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1140861500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003152                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003152                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003152                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003152                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21720.765745                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21720.765745                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21720.765745                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21720.765745                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52492                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     16607224                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16607224                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        57084                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        57084                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1273872000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1273872000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     16664308                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16664308                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003426                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003426                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22315.745218                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22315.745218                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4560                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4560                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52524                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52524                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1140861500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1140861500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003152                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003152                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21720.765745                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21720.765745                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989970                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           16210429                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52492                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           308.817134                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        332902000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989970                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999687                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999687                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         33381140                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        33381140                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15742991                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15742991                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15742991                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15742991                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4575880                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4575880                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4575880                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4575880                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 581252987751                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 581252987751                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 581252987751                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 581252987751                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20318871                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20318871                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20318871                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20318871                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.225203                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.225203                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.225203                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.225203                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 127025.400087                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 127025.400087                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 127025.400087                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 127025.400087                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      8021288                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       670802                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            79721                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4659                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   100.617002                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   143.979824                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1251492                       # number of writebacks
system.cpu3.dcache.writebacks::total          1251492                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3681837                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3681837                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3681837                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3681837                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       894043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       894043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       894043                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       894043                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 112474590675                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 112474590675                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 112474590675                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 112474590675                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044001                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044001                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044001                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044001                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 125804.453114                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 125804.453114                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 125804.453114                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 125804.453114                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1251492                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13291990                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13291990                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2565005                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2565005                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 299617075000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 299617075000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15856995                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15856995                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.161759                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.161759                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 116809.548130                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 116809.548130                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2056482                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2056482                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       508523                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       508523                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  60306108000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  60306108000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032069                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032069                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 118590.718611                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 118590.718611                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2451001                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2451001                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2010875                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2010875                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 281635912751                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 281635912751                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4461876                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4461876                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.450679                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.450679                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 140056.399702                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 140056.399702                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1625355                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1625355                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       385520                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       385520                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  52168482675                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  52168482675                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086403                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086403                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 135319.782826                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 135319.782826                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          329                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          212                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6182500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6182500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.391867                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.391867                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29162.735849                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29162.735849                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          104                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          108                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3962000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3962000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.199630                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.199630                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 36685.185185                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36685.185185                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          165                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1173500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1173500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.434211                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.434211                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7112.121212                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7112.121212                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1035500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1035500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.434211                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.434211                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6275.757576                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6275.757576                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       619500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       619500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       592500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       592500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691181                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691181                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359033                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359033                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  41974233000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  41974233000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050214                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050214                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341867                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341867                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 116909.122560                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 116909.122560                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359033                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359033                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  41615200000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  41615200000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341867                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341867                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 115909.122560                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 115909.122560                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.543955                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17686546                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1252906                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.116419                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        332913500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.543955                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.923249                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.923249                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         43992944                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        43992944                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    593253863.636364                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   886724796.063725                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       135000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2621920000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1059683261000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6525792500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203042057                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203042057                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203042057                       # number of overall hits
system.cpu0.icache.overall_hits::total      203042057                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29547959                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29547959                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29547959                       # number of overall misses
system.cpu0.icache.overall_misses::total     29547959                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 376145101996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 376145101996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 376145101996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 376145101996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232590016                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232590016                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232590016                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232590016                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.127039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.127039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.127039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.127039                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12729.985919                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12729.985919                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12729.985919                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12729.985919                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2926                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.540541                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26421928                       # number of writebacks
system.cpu0.icache.writebacks::total         26421928                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3125998                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3125998                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3125998                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3125998                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26421961                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26421961                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26421961                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26421961                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 323447630497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 323447630497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 323447630497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 323447630497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113599                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113599                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113599                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113599                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12241.620919                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12241.620919                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12241.620919                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12241.620919                       # average overall mshr miss latency
system.cpu0.icache.replacements              26421928                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203042057                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203042057                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29547959                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29547959                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 376145101996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 376145101996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232590016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232590016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.127039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.127039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12729.985919                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12729.985919                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3125998                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3125998                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26421961                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26421961                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 323447630497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 323447630497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113599                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113599                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12241.620919                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12241.620919                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229462508                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26421928                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.684548                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        491601992                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       491601992                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    497305941                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       497305941                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    497305941                       # number of overall hits
system.cpu0.dcache.overall_hits::total      497305941                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     32242929                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32242929                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     32242929                       # number of overall misses
system.cpu0.dcache.overall_misses::total     32242929                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1274599328396                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1274599328396                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1274599328396                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1274599328396                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529548870                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529548870                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529548870                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529548870                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060888                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060888                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060888                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060888                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 39531.127225                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39531.127225                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 39531.127225                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39531.127225                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14902707                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       620996                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           204030                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4574                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    73.041744                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   135.766506                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22222777                       # number of writebacks
system.cpu0.dcache.writebacks::total         22222777                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10484565                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10484565                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10484565                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10484565                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21758364                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21758364                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21758364                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21758364                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 470446247141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 470446247141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 470446247141                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 470446247141                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041088                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041088                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041088                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041088                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21621.397966                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21621.397966                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21621.397966                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21621.397966                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22222777                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    358508921                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      358508921                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     24787472                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24787472                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 788722203500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 788722203500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383296393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383296393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064669                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064669                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31819.388581                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31819.388581                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5583100                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5583100                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19204372                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19204372                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 355224695000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 355224695000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18497.074260                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18497.074260                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138797020                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138797020                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7455457                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7455457                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 485877124896                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 485877124896                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252477                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252477                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050977                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050977                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65170.669604                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65170.669604                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4901465                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4901465                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2553992                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2553992                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 115221552141                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 115221552141                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017463                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017463                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45114.296419                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45114.296419                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1012                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1012                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7399500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7399500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.242163                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.242163                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7311.758893                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7311.758893                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          969                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          969                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           43                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1444000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1444000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010290                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010290                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 33581.395349                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33581.395349                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3770                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3770                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3044500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3044500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4060                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4060                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.071429                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.071429                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10498.275862                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10498.275862                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          286                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          286                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2760500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2760500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.070443                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.070443                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9652.097902                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9652.097902                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584709                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584709                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465754                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465754                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  54937959000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  54937959000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050463                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050463                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443380                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443380                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 117954.883909                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 117954.883909                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465753                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465753                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  54472205000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  54472205000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443379                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443379                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 116955.135018                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 116955.135018                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990783                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          520122000                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22223885                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.403739                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990783                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999712                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999712                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083439061                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083439061                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26370508                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20359130                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               77092                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              202435                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               76881                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              197903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48803                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              199722                       # number of demand (read+write) hits
system.l2.demand_hits::total                 47532474                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26370508                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20359130                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              77092                       # number of overall hits
system.l2.overall_hits::.cpu1.data             202435                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              76881                       # number of overall hits
system.l2.overall_hits::.cpu2.data             197903                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48803                       # number of overall hits
system.l2.overall_hits::.cpu3.data             199722                       # number of overall hits
system.l2.overall_hits::total                47532474                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             51450                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1857530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4799                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1241142                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5259                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1168474                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3721                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1045713                       # number of demand (read+write) misses
system.l2.demand_misses::total                5378088                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            51450                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1857530                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4799                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1241142                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5259                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1168474                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3721                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1045713                       # number of overall misses
system.l2.overall_misses::total               5378088                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5045823319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 234810283713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    612758881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 171185414434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    683348857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 162389698907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    476754889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 148086629865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     723290712865                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5045823319                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 234810283713                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    612758881                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 171185414434                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    683348857                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 162389698907                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    476754889                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 148086629865                       # number of overall miss cycles
system.l2.overall_miss_latency::total    723290712865                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26421958                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22216660                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           81891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1443577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           82140                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1366377                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1245435                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52910562                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26421958                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22216660                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          81891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1443577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          82140                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1366377                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1245435                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52910562                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001947                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.083610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.058602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.859768                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.064025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.855162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.070844                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.839637                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.101645                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001947                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.083610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.058602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.859768                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.064025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.855162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.070844                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.839637                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.101645                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 98072.367716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 126409.955001                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 127684.701188                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 137925.728429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 129938.934588                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 138975.877005                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 128125.474066                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 141613.071526                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 134488.448844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 98072.367716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 126409.955001                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 127684.701188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 137925.728429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 129938.934588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 138975.877005                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 128125.474066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 141613.071526                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 134488.448844                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           11102167                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    443024                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.059967                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  12498448                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3773787                       # number of writebacks
system.l2.writebacks::total                   3773787                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         186527                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            463                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          44349                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            463                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          42312                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            361                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          43054                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              317832                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           303                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        186527                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           463                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         44349                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           463                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         42312                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           361                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         43054                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             317832                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        51147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1671003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1196793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1126162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1002659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5060256                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        51147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1671003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1196793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1126162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1002659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13363418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18423674                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4513367331                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 205210827532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    532333388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 155212106717                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    597187867                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 147341421023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    411239894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 134182770652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 648001254404                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4513367331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 205210827532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    532333388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 155212106717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    597187867                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 147341421023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    411239894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 134182770652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1429793214215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2077794468619                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.075214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.052948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.829047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.058388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.824196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.063971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.805067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095638                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.075214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.052948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.829047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.058388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.824196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.063971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.805067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.348204                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 88243.051029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 122806.977326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 122770.615314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 129690.018840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 124517.903878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 130835.013988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 122392.825595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 133826.924859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 128057.010239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 88243.051029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 122806.977326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 122770.615314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 129690.018840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 124517.903878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 130835.013988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 122392.825595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 133826.924859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 106993.077236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112778.508164                       # average overall mshr miss latency
system.l2.replacements                       23656373                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5794827                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5794827                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5794827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5794827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46691390                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46691390                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46691390                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46691390                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13363418                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13363418                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1429793214215                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1429793214215                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 106993.077236                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 106993.077236                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   69                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                136                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       173000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       352000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              205                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.565217                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.693548                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.578125                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.663415                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3933.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4023.255814                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1648.648649                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2588.235294                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       599500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       534000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       901000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       759999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2794499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.565217                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.661290                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.578125                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.653659                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19983.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20538.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21975.609756                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20540.513514                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20854.470149                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.810811                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.740741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.771429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.586207                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.751515                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           60                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          124                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1200000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       412500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       542000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       344500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2499000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.810811                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.740741                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.771429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.586207                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.751515                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20074.074074                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20264.705882                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20153.225806                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1859114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            52869                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            58026                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            69452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2039461                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1153893                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         832156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         774418                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         667953                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3428420                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 143543824137                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109754609568                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102981677061                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90930537380                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  447210648146                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3013007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       885025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       832444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       737405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5467881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.382971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.940263                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.930294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.905816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.627011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 124399.596962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131891.868313                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132979.446579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 136133.137182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130442.200240                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        96853                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17752                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        17222                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        18101                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           149928                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1057040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       814404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       757196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       649852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3278492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 125587551896                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  99917058236                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  93808625491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  82737490498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 402050726121                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.350826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.920205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.909606                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.881269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.599591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 118810.595527                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122687.337287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 123889.488971                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127317.436121                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122632.822078                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26370508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         77092                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         76881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26573284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        51450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5259                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            65229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5045823319                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    612758881                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    683348857                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    476754889                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6818685946                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26421958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        81891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        82140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26638513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001947                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.058602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.064025                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.070844                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 98072.367716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 127684.701188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 129938.934588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 128125.474066                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104534.577351                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          303                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          463                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          463                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          361                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1590                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        51147                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        63639                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4513367331                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    532333388                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    597187867                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    411239894                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6054128480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.052948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.058388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.063971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002389                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 88243.051029                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 122770.615314                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 124517.903878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 122392.825595                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95132.363488                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18500016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       149566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       139877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       130270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18919729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       703637                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       408986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       394056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       377760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1884439                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  91266459576                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61430804866                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  59408021846                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  57156092485                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 269261378773                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19203653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       558552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       533933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       508030                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20804168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.036641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.732225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.738025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.743578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 129706.737389                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 150202.708323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 150760.353468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 151302.659056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 142886.757689                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        89674                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        26597                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        25090                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        24953                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       166314                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       613963                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       382389                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       368966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       352807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1718125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  79623275636                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55295048481                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53532795532                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  51445280154                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 239896399803                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.684608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.691034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.694461                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082586                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 129687.417053                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 144604.181817                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 145088.695251                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 145817.061889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 139626.860562                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          283                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          258                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          255                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          282                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1078                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         5503                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         5761                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         5744                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         5962                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           22970                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     42902624                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     45745580                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     42791049                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     43269069                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    174708322                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         5786                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         6019                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         5999                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         6244                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         24048                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.951089                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.957136                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.957493                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.954837                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.955173                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7796.224605                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7940.562402                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7449.695160                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7257.475512                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7605.934785                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          476                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          524                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          535                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          531                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         2066                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         5027                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5237                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         5209                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         5431                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        20904                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    104634929                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    109343765                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data    108828772                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data    113399285                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    436206751                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.868821                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.870078                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.868311                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.869795                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.869261                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20814.587030                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20879.084399                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20892.449990                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20880.000921                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20867.142700                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999891                       # Cycle average of tags in use
system.l2.tags.total_refs                   118218164                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23659517                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.996643                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.089313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.954426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.044584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.023569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.548238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.032682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.495467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.061249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.447894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.302469                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.438896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.046163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.172572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.317226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 867029349                       # Number of tag accesses
system.l2.tags.data_accesses                867029349                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3273344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     107099200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        277504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      76626624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        306944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      72103680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        215040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      64201728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    840597696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1164701760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3273344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       277504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       306944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       215040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4072832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241522368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241522368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          51146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1673425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1197291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1126620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1003152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     13134339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18198465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3773787                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3773787                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3070077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        100448594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           260272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         71868292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           287884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67626212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           201687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         60214953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    788398573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1092376543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3070077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       260272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       287884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       201687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3819919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226524402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226524402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226524402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3070077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       100448594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          260272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        71868292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          287884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67626212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          201687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        60214953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    788398573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1318900945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3745875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     51146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1645184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1188448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1116437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    991600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  13129972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003905862750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231682                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231682                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24887643                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3536012                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18198465                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3773787                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18198465                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3773787                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  63186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27912                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1058020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1064321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1194460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1829977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1075686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1096484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1082957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1081554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1072666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1061945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1182365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1056559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1072413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1066922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1062028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1076922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            235301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           240034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           236068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233732                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1107586051643                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                90676395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1447622532893                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     61073.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                79823.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        24                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14060212                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1630071                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18198465                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3773787                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  940520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1191497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1313612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1277725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1099261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  940881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  798867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  714754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  639232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  610774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1120303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3239662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1853382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 672155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 583657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 490279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 362968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 200444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  55405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  29901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 113421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 153494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 199619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 213242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 216417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 220949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 223049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 225789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 224075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 206938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  39327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  23246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  22717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  29971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  36580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  41854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  45360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  47633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  48934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  49640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  50270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  50859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  51464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  52378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  54166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  60698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     43                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6190828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.203869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.645654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.642261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2696531     43.56%     43.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1992014     32.18%     75.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       302801      4.89%     80.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       225478      3.64%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       302945      4.89%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       152060      2.46%     91.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        82514      1.33%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        38486      0.62%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       397999      6.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6190828                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.276504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.338311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    614.603664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       231677    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231682                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.168041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.154616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           216166     93.30%     93.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1205      0.52%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9396      4.06%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2918      1.26%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              997      0.43%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              489      0.21%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              223      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              122      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               75      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               25      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231682                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1160657856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4043904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239734016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1164701760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241522368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1088.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       224.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1092.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1066209035500                       # Total gap between requests
system.mem_ctrls.avgGap                      48525.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3273344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    105291776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       277504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     76060672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       306944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     71451968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       215040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     63462400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    840318208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239734016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3070077.100972581655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 98753406.430345982313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 260271.659754763095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 71337484.661491855979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 287883.505577454751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67014970.249453060329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 201686.526009226014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 59521535.473437063396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 788136440.261431336403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 224847102.182292640209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        51146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1673425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1197291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1126620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1003152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     13134339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3773787                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2387894789                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 135518022777                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    348087259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 105105397261                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    393412756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 100205268021                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    268508958                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  92226636606                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1011169304466                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26301874184694                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     46687.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     80982.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     80278.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     87786.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     82029.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     88943.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     79913.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     91936.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     76986.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6969623.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21804853140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11589535320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         61773994800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9798931800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     84165113760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     198627215430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     242159253120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       629918897370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.802428                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 627111269118                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35602840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 403494944382                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22397744460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11904656940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         67711897260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9754373880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     84165113760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     330856963980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     130807885920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       657598636200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        616.763321                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 336258053993                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35602840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 694348159507                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6589119200.729927                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   43076378858.800430                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 442815051000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   163499723000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 902709330500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14713165                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14713165                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14713165                       # number of overall hits
system.cpu1.icache.overall_hits::total       14713165                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        89715                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         89715                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        89715                       # number of overall misses
system.cpu1.icache.overall_misses::total        89715                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1857790500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1857790500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1857790500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1857790500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14802880                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14802880                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14802880                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14802880                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006061                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006061                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006061                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006061                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20707.691022                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20707.691022                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20707.691022                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20707.691022                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          277                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    23.083333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        81859                       # number of writebacks
system.cpu1.icache.writebacks::total            81859                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7824                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7824                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7824                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7824                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        81891                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        81891                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        81891                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        81891                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1662120500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1662120500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1662120500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1662120500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005532                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005532                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005532                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005532                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20296.742011                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20296.742011                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20296.742011                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20296.742011                       # average overall mshr miss latency
system.cpu1.icache.replacements                 81859                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14713165                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14713165                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        89715                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        89715                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1857790500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1857790500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14802880                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14802880                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006061                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006061                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20707.691022                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20707.691022                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7824                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7824                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        81891                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        81891                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1662120500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1662120500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005532                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005532                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20296.742011                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20296.742011                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990210                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14197503                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            81859                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           173.438510                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        321902000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990210                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999694                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999694                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29687651                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29687651                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18547793                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18547793                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18547793                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18547793                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4909120                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4909120                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4909120                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4909120                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 618757553909                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 618757553909                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 618757553909                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 618757553909                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23456913                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23456913                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23456913                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23456913                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209282                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209282                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209282                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209282                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126042.458508                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126042.458508                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126042.458508                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126042.458508                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8454862                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       639916                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            86363                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5093                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    97.899123                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   125.646181                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1449428                       # number of writebacks
system.cpu1.dcache.writebacks::total          1449428                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3904279                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3904279                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3904279                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3904279                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1004841                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1004841                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1004841                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1004841                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 125160097182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 125160097182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 125160097182                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 125160097182                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.042838                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042838                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.042838                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042838                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 124557.116183                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 124557.116183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 124557.116183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 124557.116183                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1449428                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15489896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15489896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2743491                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2743491                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 317708468500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 317708468500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18233387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18233387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 115804.450789                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 115804.450789                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2184466                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2184466                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       559025                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       559025                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64950438500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64950438500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030659                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030659                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 116185.212647                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 116185.212647                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3057897                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3057897                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2165629                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2165629                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 301049085409                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 301049085409                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5223526                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5223526                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.414591                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.414591                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 139012.307929                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 139012.307929                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1719813                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1719813                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       445816                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       445816                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  60209658682                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  60209658682                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085348                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085348                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 135054.952451                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 135054.952451                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          245                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          245                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6768000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6768000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.427574                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.427574                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27624.489796                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27624.489796                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          121                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3984000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3984000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.211169                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.211169                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 32925.619835                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32925.619835                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          213                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1242000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1242000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.436508                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.436508                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7527.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7527.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1099000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1099000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.431217                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.431217                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6742.331288                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6742.331288                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       409500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       409500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       389500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       389500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603790                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603790                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446439                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446439                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  52899793000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  52899793000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050229                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050229                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425087                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425087                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 118492.768329                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 118492.768329                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446438                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446438                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52453354000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52453354000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425086                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425086                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 117493.031507                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 117493.031507                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.281237                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20602209                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1451155                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.197111                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        321913500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.281237                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.883789                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.883789                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50467369                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50467369                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1066209053500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47445164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9568614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47139572                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19882586                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         22854040                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1028                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           715                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1743                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           68                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           68                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5471217                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5471217                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26638516                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20806649                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        24048                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        24048                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79265846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66669783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       245641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4350679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       246388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4119121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       157540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3756629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158811627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3382008640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2844124288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10480000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    185152384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10511872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    175276480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6721024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    159803264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6774077952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46517682                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241899712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         99554106                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074949                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.318469                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               93119156     93.54%     93.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5893784      5.92%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 141170      0.14%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 314596      0.32%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  85393      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           99554106                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106104825719                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2056994699                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         123528289                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1875189817                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79026474                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33335228725                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39669802123                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2172924017                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         123150782                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12009                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1114569623000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1003578                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746932                       # Number of bytes of host memory used
host_op_rate                                  1006401                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1537.92                       # Real time elapsed on the host
host_tick_rate                               31445460                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543421389                       # Number of instructions simulated
sim_ops                                    1547762487                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048361                       # Number of seconds simulated
sim_ticks                                 48360569500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.449064                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15084078                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15167642                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1749881                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18797299                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21590                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37852                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16262                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18911503                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7163                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2165                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1714828                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7233890                       # Number of branches committed
system.cpu0.commit.bw_lim_events               320667                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          71476                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24710809                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26600522                       # Number of instructions committed
system.cpu0.commit.committedOps              26633153                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     84901799                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.313694                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.894769                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     69523531     81.89%     81.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     10010491     11.79%     93.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3056056      3.60%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       761841      0.90%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       649691      0.77%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       433403      0.51%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       128921      0.15%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        17198      0.02%     99.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       320667      0.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     84901799                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44179                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26566047                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5585699                       # Number of loads committed
system.cpu0.commit.membars                      49047                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        49470      0.19%      0.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18199459     68.33%     68.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4743      0.02%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5587464     20.98%     89.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2788586     10.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26633153                       # Class of committed instruction
system.cpu0.commit.refs                       8376672                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26600522                       # Number of Instructions Simulated
system.cpu0.committedOps                     26633153                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.597125                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.597125                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             37998835                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                35660                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13171676                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56968957                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7375308                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41306415                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1716803                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               109133                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               614136                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18911503                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4604890                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     80842842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                42549                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          429                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65042802                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          193                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3503736                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.197643                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6416122                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15105668                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.679757                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          89011497                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.732945                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.774227                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                38002414     42.69%     42.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39455961     44.33%     87.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9342536     10.50%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2039941      2.29%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   51541      0.06%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19738      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   55898      0.06%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8289      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   35179      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            89011497                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1909                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1351                       # number of floating regfile writes
system.cpu0.idleCycles                        6673900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1963118                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                12030629                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.465259                       # Inst execution rate
system.cpu0.iew.exec_refs                    15006103                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4521085                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               27499590                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10522321                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             38964                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1128538                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5660375                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51318888                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10485018                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1247021                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44518502                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 43563                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2384812                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1716803                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2527280                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        46996                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6529                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          169                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          271                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4936622                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2869402                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           271                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       884884                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1078234                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22379670                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41763584                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.745625                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16686833                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.436468                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42724537                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                64953891                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26169654                       # number of integer regfile writes
system.cpu0.ipc                              0.278000                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.278000                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            51225      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30322897     66.26%     66.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5560      0.01%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1382      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                849      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10606382     23.18%     89.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4775845     10.44%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            428      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           289      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45765523                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2266                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4510                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2206                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2379                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     311749                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006812                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 248046     79.57%     79.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    85      0.03%     79.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     95      0.03%     79.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     79.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     79.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     79.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     79.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     79.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     79.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 32029     10.27%     89.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                31460     10.09%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               18      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46023781                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         181032596                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41761378                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         76002503                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  51198825                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45765523                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             120063                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24685737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           182814                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         48587                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13487512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     89011497                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.514153                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.867742                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           57042560     64.08%     64.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23208768     26.07%     90.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5983276      6.72%     96.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1345951      1.51%     98.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             983108      1.10%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             147040      0.17%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             233264      0.26%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              55106      0.06%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              12424      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       89011497                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.478292                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            54010                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            2446                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10522321                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5660375                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3957                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        95685397                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1035744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31197678                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16602195                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                327336                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9125656                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1345864                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                21142                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             81824954                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54597668                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           32871089                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39762200                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                880406                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1716803                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2934475                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                16268898                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1958                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        81822996                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4274685                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             36568                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1455823                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         36619                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   135904255                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106798023                       # The number of ROB writes
system.cpu0.timesIdled                          76025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1722                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.283871                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14878535                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14985853                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1612762                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18171220                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10576                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14172                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3596                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18229003                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1076                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1836                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1610003                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7036542                       # Number of branches committed
system.cpu1.commit.bw_lim_events               314228                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          68776                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24067074                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25431621                       # Number of instructions committed
system.cpu1.commit.committedOps              25464276                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     80537021                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.316181                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.898586                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     65813797     81.72%     81.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9629666     11.96%     93.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2850897      3.54%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       800392      0.99%     98.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       574089      0.71%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       417849      0.52%     99.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       120506      0.15%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        15597      0.02%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       314228      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     80537021                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11353                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25404933                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5406067                       # Number of loads committed
system.cpu1.commit.membars                      49077                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        49077      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17627707     69.23%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5407903     21.24%     90.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2379169      9.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25464276                       # Class of committed instruction
system.cpu1.commit.refs                       7787072                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25431621                       # Number of Instructions Simulated
system.cpu1.committedOps                     25464276                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.384438                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.384438                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             36408062                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2840                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13062098                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              54894011                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5821329                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40065189                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1610906                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 7303                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               600396                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18229003                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4410921                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     78033701                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                27429                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      62414448                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3227330                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.211788                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4858516                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14889111                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.725144                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          84505882                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.739605                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755173                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                35095816     41.53%     41.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38569389     45.64%     87.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8825141     10.44%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1943461      2.30%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   24444      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    5630      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1670      0.00%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7713      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   32618      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            84505882                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1565862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1851257                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11763820                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.498744                       # Inst execution rate
system.cpu1.iew.exec_refs                    14174241                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3960355                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               27113028                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10248610                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             33449                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1018672                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5028340                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49506977                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10213886                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1164103                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             42927727                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 38827                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2035124                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1610906                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2176137                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        34649                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             150                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4842543                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2647335                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       812338                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1038919                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21830634                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40283496                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.746773                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16302519                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.468022                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41202895                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62591767                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25457909                       # number of integer regfile writes
system.cpu1.ipc                              0.295470                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.295470                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            49977      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29558485     67.04%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 277      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10327265     23.42%     90.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4155546      9.42%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44091830                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     281106                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006375                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 252436     89.80%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 27352      9.73%     99.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1318      0.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44322959                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         173151051                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40283496                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73549681                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49399576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44091830                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             107401                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24042701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           180403                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         38625                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12993174                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     84505882                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.521760                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.874259                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           53793575     63.66%     63.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22220727     26.29%     89.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5803350      6.87%     96.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1300339      1.54%     98.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             957570      1.13%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             128236      0.15%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             234698      0.28%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              55358      0.07%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              12029      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       84505882                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.512268                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            64166                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           10530                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10248610                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5028340                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    900                       # number of misc regfile reads
system.cpu1.numCycles                        86071744                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10565860                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30316420                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16022490                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                313815                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7455556                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1444343                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                22461                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             78793030                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52597602                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           31955099                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38631098                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                102713                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1610906                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2243466                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15932609                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        78793030                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       4248436                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             31888                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1371521                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         32187                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   129748709                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103031878                       # The number of ROB writes
system.cpu1.timesIdled                          16186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.677366                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14995155                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15043691                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1447128                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17250831                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              9647                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14837                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5190                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17309693                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1040                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1981                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1415505                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7054966                       # Number of branches committed
system.cpu2.commit.bw_lim_events               375281                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          72013                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22221375                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25350084                       # Number of instructions committed
system.cpu2.commit.committedOps              25384265                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     79389116                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.319745                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.928716                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     65045494     81.93%     81.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9423292     11.87%     93.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2525127      3.18%     96.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       970595      1.22%     98.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       398279      0.50%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       519368      0.65%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       115030      0.14%     99.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        16650      0.02%     99.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       375281      0.47%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     79389116                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11554                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25322915                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5437197                       # Number of loads committed
system.cpu2.commit.membars                      51298                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        51298      0.20%      0.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17678207     69.64%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5439178     21.43%     91.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2215162      8.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25384265                       # Class of committed instruction
system.cpu2.commit.refs                       7654340                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25350084                       # Number of Instructions Simulated
system.cpu2.committedOps                     25384265                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.335301                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.335301                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             36476020                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                31921                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13107298                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52326973                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6274991                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 38285869                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1416537                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                76256                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               568906                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17309693                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5130513                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     75976925                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32445                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      59651098                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2896320                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.204727                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5597232                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15004802                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.705511                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          83022323                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.721560                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.763795                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                35865689     43.20%     43.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36538255     44.01%     87.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8932121     10.76%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1537062      1.85%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   25011      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13708      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   76734      0.09%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    7064      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26679      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            83022323                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1527842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1623227                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11403845                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.492257                       # Inst execution rate
system.cpu2.iew.exec_refs                    13603334                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3629208                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               27134584                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9941702                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             43685                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           830994                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4441561                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47580164                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9974126                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1020537                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             41620409                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 39324                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2246705                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1416537                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2386388                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        42231                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             151                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4504505                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2224418                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       611786                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1011441                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21269110                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39170510                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.743852                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15821069                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.463281                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      39989287                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                60594697                       # number of integer regfile reads
system.cpu2.int_regfile_writes               24933880                       # number of integer regfile writes
system.cpu2.ipc                              0.299823                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.299823                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            52330      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28775704     67.48%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 721      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10078423     23.64%     91.24% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3733488      8.76%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              42640946                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     307922                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007221                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 269637     87.57%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     87.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 37357     12.13%     99.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  928      0.30%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              42896538                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         168783052                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39170510                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69776063                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47452447                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 42640946                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             127717                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22195899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           170915                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         55704                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11688239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     83022323                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.513608                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.879365                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           53550989     64.50%     64.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21242997     25.59%     90.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5594861      6.74%     96.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1147602      1.38%     98.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1062719      1.28%     99.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             102407      0.12%     99.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             255062      0.31%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              53350      0.06%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              12336      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       83022323                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.504327                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            47754                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             655                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9941702                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4441561                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1032                       # number of misc regfile reads
system.cpu2.numCycles                        84550165                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12085176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               30260503                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16086715                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                255975                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7717417                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1761867                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                19416                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             75002971                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50250106                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           31052581                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37045918                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 99269                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1416537                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2496058                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14965866                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        75002971                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4085890                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             42516                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1208014                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         42540                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   126613222                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98844770                       # The number of ROB writes
system.cpu2.timesIdled                          16248                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.696100                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               13687141                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13728863                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1050781                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15001982                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10368                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13033                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2665                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15060653                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          962                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1982                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1021750                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7045711                       # Number of branches committed
system.cpu3.commit.bw_lim_events               637373                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          76824                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       18395671                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25119139                       # Number of instructions committed
system.cpu3.commit.committedOps              25155745                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     74494810                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.337685                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.048288                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     61590768     82.68%     82.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8397767     11.27%     93.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1881298      2.53%     96.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       974915      1.31%     97.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       255156      0.34%     98.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       619531      0.83%     98.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       112640      0.15%     99.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        25362      0.03%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       637373      0.86%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     74494810                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11481                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25090673                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5410549                       # Number of loads committed
system.cpu3.commit.membars                      54925                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        54925      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17657001     70.19%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5412531     21.52%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2030868      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25155745                       # Class of committed instruction
system.cpu3.commit.refs                       7443399                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25119139                       # Number of Instructions Simulated
system.cpu3.committedOps                     25155745                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.143039                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.143039                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             35855122                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                29308                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12154811                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              47098108                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6270578                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33739571                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1022774                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                71661                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               523321                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15060653                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5661022                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     70248292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                32978                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      53124899                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2103610                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.190761                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6111205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13697509                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.672889                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          77411366                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.689656                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.764528                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                35714701     46.14%     46.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31606946     40.83%     86.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8950046     11.56%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  987466      1.28%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   26866      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7008      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   82031      0.11%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    7324      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   28978      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            77411366                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1539067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1172375                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10534805                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.490504                       # Inst execution rate
system.cpu3.iew.exec_refs                    12576496                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3283165                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               26146427                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9170414                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             45465                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           505446                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3786757                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           43526793                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9293331                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           788733                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             38725496                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 54461                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2165152                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1022774                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2303226                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        50324                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              99                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3759865                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1753907                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       373411                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        798964                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20248073                       # num instructions consuming a value
system.cpu3.iew.wb_count                     36658526                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.731893                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14819420                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.464323                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      37280022                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                56446166                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23438305                       # number of integer regfile writes
system.cpu3.ipc                              0.318163                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.318163                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            55949      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             26742876     67.68%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 368      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9379114     23.74%     91.56% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3335642      8.44%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              39514229                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     380130                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.009620                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 328665     86.46%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     86.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 50699     13.34%     99.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  766      0.20%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              39838410                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156972951                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     36658526                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         61897841                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  43392126                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 39514229                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             134667                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       18371048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           152997                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         57843                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9476487                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     77411366                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.510445                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.912919                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           50824569     65.66%     65.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           18976204     24.51%     90.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4984243      6.44%     96.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             962882      1.24%     97.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1143987      1.48%     99.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             113053      0.15%     99.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             320848      0.41%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              70048      0.09%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              15532      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       77411366                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.500494                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            54997                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            2283                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9170414                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3786757                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1024                       # number of misc regfile reads
system.cpu3.numCycles                        78950433                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17686195                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               28941177                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16049253                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                185977                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7325254                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1934856                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 9721                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             67677682                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              45446957                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           28609266                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32891059                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                169905                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1022774                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2647359                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12560013                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        67677682                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4583743                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             43960                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1154187                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         43994                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   117402743                       # The number of ROB reads
system.cpu3.rob.rob_writes                   90019591                       # The number of ROB writes
system.cpu3.timesIdled                          15934                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          5549256                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             11289094                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            21335657                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3905341                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2710984                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5727391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11414898                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       121845                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        54345                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2154097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1844601                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4453976                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1898946                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5362674                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       932919                       # Transaction distribution
system.membus.trans_dist::WritebackClean            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4754881                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4821                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3439                       # Transaction distribution
system.membus.trans_dist::ReadExReq            355436                       # Transaction distribution
system.membus.trans_dist::ReadExResp           355258                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5362674                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           719                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17132830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17132830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    425655040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               425655040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6832                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5727089                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5727089    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5727089                       # Request fanout histogram
system.membus.respLayer1.occupancy        29203671613                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             60.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16737377321                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              34.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1102                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          552                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11024932.065217                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19984514.041251                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          552    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    138466000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            552                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    42274807000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6085762500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5113722                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5113722                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5113722                       # number of overall hits
system.cpu2.icache.overall_hits::total        5113722                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16791                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16791                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16791                       # number of overall misses
system.cpu2.icache.overall_misses::total        16791                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1187495000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1187495000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1187495000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1187495000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5130513                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5130513                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5130513                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5130513                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003273                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003273                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003273                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003273                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 70722.113037                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 70722.113037                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 70722.113037                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 70722.113037                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          717                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    37.736842                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15803                       # number of writebacks
system.cpu2.icache.writebacks::total            15803                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          988                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          988                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          988                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          988                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15803                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15803                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15803                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15803                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1099141500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1099141500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1099141500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1099141500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003080                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003080                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003080                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003080                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 69552.711510                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69552.711510                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 69552.711510                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69552.711510                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15803                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5113722                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5113722                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16791                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16791                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1187495000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1187495000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5130513                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5130513                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003273                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003273                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 70722.113037                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 70722.113037                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          988                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          988                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15803                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15803                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1099141500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1099141500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003080                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003080                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 69552.711510                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69552.711510                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5459024                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15835                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           344.744174                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10276829                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10276829                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7169688                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7169688                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7169688                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7169688                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4736262                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4736262                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4736262                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4736262                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 527517781679                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 527517781679                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 527517781679                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 527517781679                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11905950                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11905950                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11905950                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11905950                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.397806                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.397806                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.397806                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.397806                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 111378.505175                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111378.505175                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 111378.505175                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111378.505175                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2019387                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2694595                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            23694                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          20930                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    85.227779                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   128.743192                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       496264                       # number of writebacks
system.cpu2.dcache.writebacks::total           496264                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4236497                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4236497                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4236497                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4236497                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       499765                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       499765                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       499765                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       499765                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  60467123975                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  60467123975                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  60467123975                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  60467123975                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.041976                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.041976                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.041976                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.041976                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120991.113773                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120991.113773                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120991.113773                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120991.113773                       # average overall mshr miss latency
system.cpu2.dcache.replacements                496264                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5827856                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5827856                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3880634                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3880634                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 442421337500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 442421337500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9708490                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9708490                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.399716                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.399716                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 114007.488854                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114007.488854                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3492217                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3492217                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       388417                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       388417                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  47023124000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  47023124000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.040008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 121063.506489                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 121063.506489                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1341832                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1341832                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       855628                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       855628                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  85096444179                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  85096444179                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2197460                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2197460                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.389371                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.389371                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 99454.954933                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99454.954933                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       744280                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       744280                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111348                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111348                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  13443999975                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  13443999975                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050671                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050671                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 120738.585112                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 120738.585112                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        17636                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17636                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          711                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          711                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     25727000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     25727000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.038753                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.038753                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36184.247539                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36184.247539                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          153                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          558                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          558                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     17653500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     17653500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.030414                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.030414                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 31637.096774                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31637.096774                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        16862                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16862                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          742                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          742                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6118000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6118000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        17604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.042150                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.042150                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8245.283019                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8245.283019                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          738                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          738                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      5447000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5447000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.041922                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.041922                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7380.758808                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7380.758808                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1507500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1507500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1440500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1440500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          640                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            640                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1341                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1341                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14277500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14277500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1981                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1981                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.676931                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.676931                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10646.905295                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10646.905295                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1341                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1341                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     12936500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     12936500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.676931                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.676931                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9646.905295                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9646.905295                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.531859                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7708750                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           500585                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.399483                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.531859                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985371                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985371                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24388317                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24388317                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1108                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          555                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    16010144.144144                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   39373063.279445                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          555    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    265942000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            555                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    39474939500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8885630000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5644459                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5644459                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5644459                       # number of overall hits
system.cpu3.icache.overall_hits::total        5644459                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16563                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16563                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16563                       # number of overall misses
system.cpu3.icache.overall_misses::total        16563                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1187175499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1187175499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1187175499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1187175499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5661022                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5661022                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5661022                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5661022                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002926                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002926                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002926                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002926                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71676.356880                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71676.356880                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71676.356880                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71676.356880                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1177                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    51.173913                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15537                       # number of writebacks
system.cpu3.icache.writebacks::total            15537                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1026                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1026                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1026                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1026                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15537                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15537                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15537                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15537                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1099714500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1099714500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1099714500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1099714500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002745                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002745                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002745                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002745                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70780.363004                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70780.363004                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70780.363004                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70780.363004                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15537                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5644459                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5644459                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16563                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16563                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1187175499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1187175499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5661022                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5661022                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002926                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002926                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71676.356880                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71676.356880                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1026                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1026                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15537                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15537                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1099714500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1099714500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002745                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002745                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70780.363004                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70780.363004                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6109315                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15569                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           392.402531                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11337581                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11337581                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6143364                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6143364                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6143364                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6143364                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4825517                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4825517                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4825517                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4825517                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 527639100062                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 527639100062                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 527639100062                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 527639100062                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10968881                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10968881                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10968881                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10968881                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.439928                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.439928                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.439928                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.439928                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 109343.537710                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109343.537710                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 109343.537710                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109343.537710                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2094107                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3737126                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            24659                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          28173                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    84.922625                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   132.649203                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495888                       # number of writebacks
system.cpu3.dcache.writebacks::total           495888                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4326056                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4326056                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4326056                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4326056                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       499461                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       499461                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       499461                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       499461                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  59841999484                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  59841999484                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  59841999484                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  59841999484                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.045534                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.045534                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.045534                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.045534                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119813.157552                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119813.157552                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119813.157552                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119813.157552                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495888                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5026527                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5026527                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      3930379                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3930379                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 435359429000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 435359429000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8956906                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8956906                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.438810                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.438810                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 110767.798474                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 110767.798474                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3542430                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3542430                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       387949                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       387949                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  45857884500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  45857884500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.043313                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.043313                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 118205.961351                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 118205.961351                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1116837                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1116837                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       895138                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       895138                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  92279671062                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  92279671062                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2011975                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2011975                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.444905                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.444905                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 103089.882300                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 103089.882300                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       783626                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       783626                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111512                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111512                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  13984114984                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13984114984                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055424                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055424                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 125404.575149                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 125404.575149                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18818                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18818                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          789                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          789                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     30886000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     30886000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.040241                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.040241                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 39145.754119                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 39145.754119                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          183                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          183                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          606                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          606                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     19627000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     19627000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030907                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030907                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 32387.788779                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32387.788779                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18022                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18022                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          765                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          765                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      6721000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6721000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18787                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18787                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.040720                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.040720                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8785.620915                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8785.620915                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          759                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          759                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      6033000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      6033000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.040400                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.040400                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7948.616601                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7948.616601                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1531000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1531000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1460000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1460000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          651                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            651                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1331                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1331                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15181500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15181500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1982                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1982                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.671544                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.671544                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11406.085650                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11406.085650                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1331                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1331                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13850500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13850500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.671544                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.671544                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 10406.085650                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 10406.085650                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.398558                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6685253                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500186                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.365534                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.398558                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.981205                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.981205                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22518674                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22518674                       # Number of data accesses
system.cpu0.numPwrStateTransitions                236                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4389245.762712                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10194498.685869                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          118    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     55076000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    47842638500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    517931000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4527190                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4527190                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4527190                       # number of overall hits
system.cpu0.icache.overall_hits::total        4527190                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77700                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77700                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77700                       # number of overall misses
system.cpu0.icache.overall_misses::total        77700                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5201862996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5201862996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5201862996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5201862996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4604890                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4604890                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4604890                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4604890                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016873                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016873                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016873                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016873                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66948.043707                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66948.043707                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66948.043707                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66948.043707                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10932                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              159                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.754717                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72444                       # number of writebacks
system.cpu0.icache.writebacks::total            72444                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5233                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5233                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5233                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5233                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72467                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72467                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72467                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72467                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4832840997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4832840997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4832840997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4832840997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015737                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015737                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015737                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015737                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66690.231374                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66690.231374                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66690.231374                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66690.231374                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72444                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4527190                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4527190                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77700                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77700                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5201862996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5201862996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4604890                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4604890                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016873                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016873                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66948.043707                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66948.043707                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5233                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5233                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72467                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72467                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4832840997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4832840997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015737                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015737                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66690.231374                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66690.231374                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.963221                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4601166                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72499                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            63.465234                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.963221                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998851                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998851                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9282247                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9282247                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8023999                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8023999                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8023999                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8023999                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5002201                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5002201                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5002201                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5002201                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 545832387869                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 545832387869                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 545832387869                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 545832387869                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13026200                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13026200                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13026200                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13026200                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.384011                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.384011                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.384011                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.384011                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 109118.443635                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109118.443635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 109118.443635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109118.443635                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2688169                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1772267                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            42774                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13845                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.845864                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   128.007728                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       551639                       # number of writebacks
system.cpu0.dcache.writebacks::total           551639                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4447712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4447712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4447712                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4447712                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       554489                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       554489                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       554489                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       554489                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  64855938624                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  64855938624                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  64855938624                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  64855938624                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042567                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042567                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042567                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042567                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 116965.239390                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 116965.239390                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 116965.239390                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 116965.239390                       # average overall mshr miss latency
system.cpu0.dcache.replacements                551639                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6354246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6354246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3901264                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3901264                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 443106014000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 443106014000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10255510                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10255510                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.380407                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.380407                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 113580.115060                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113580.115060                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3495642                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3495642                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       405622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       405622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  48558295000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  48558295000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039552                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039552                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 119713.168911                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 119713.168911                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1669753                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1669753                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1100937                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1100937                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 102726373869                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 102726373869                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2770690                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2770690                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.397351                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.397351                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 93308.131046                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93308.131046                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       952070                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       952070                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148867                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148867                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16297643624                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16297643624                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053729                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053729                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 109477.880417                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 109477.880417                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        17627                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17627                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1098                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1098                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     24298000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24298000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.058638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.058638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22129.326047                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22129.326047                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          928                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          928                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          170                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          170                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009079                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009079                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        13950                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13950                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        16505                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16505                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1579                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1579                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20847500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20847500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        18084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        18084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.087315                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087315                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13202.976567                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13202.976567                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1566                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1566                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19282500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19282500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086596                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086596                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 12313.218391                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12313.218391                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1338                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1338                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          827                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          827                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9653000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9653000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2165                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2165                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.381986                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.381986                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11672.309553                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11672.309553                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          827                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          827                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8826000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8826000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.381986                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.381986                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10672.309553                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10672.309553                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.940550                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8617205                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           554305                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.545963                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.940550                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998142                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998142                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26684621                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26684621                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23218                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               87824                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5305                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               75400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5588                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               79002                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5482                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               83726                       # number of demand (read+write) hits
system.l2.demand_hits::total                   365545                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23218                       # number of overall hits
system.l2.overall_hits::.cpu0.data              87824                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5305                       # number of overall hits
system.l2.overall_hits::.cpu1.data              75400                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5588                       # number of overall hits
system.l2.overall_hits::.cpu2.data              79002                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5482                       # number of overall hits
system.l2.overall_hits::.cpu3.data              83726                       # number of overall hits
system.l2.overall_hits::total                  365545                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             49229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            460044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10621                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            419135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10215                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            417858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10055                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            412680                       # number of demand (read+write) misses
system.l2.demand_misses::total                1789837                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            49229                       # number of overall misses
system.l2.overall_misses::.cpu0.data           460044                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10621                       # number of overall misses
system.l2.overall_misses::.cpu1.data           419135                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10215                       # number of overall misses
system.l2.overall_misses::.cpu2.data           417858                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10055                       # number of overall misses
system.l2.overall_misses::.cpu3.data           412680                       # number of overall misses
system.l2.overall_misses::total               1789837                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4464572964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  61624655345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1052257468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57395698211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1004683478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57521718142                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1006367461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  56936846198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241006799267                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4464572964                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  61624655345                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1052257468                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57395698211                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1004683478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57521718142                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1006367461                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  56936846198                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241006799267                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          547868                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          494535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          496860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15537                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496406                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2155382                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         547868                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         494535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         496860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15537                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496406                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2155382                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.679517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.839699                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.666897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.847534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.646396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.840997                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.647165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.831336                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.830404                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.679517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.839699                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.666897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.847534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.646396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.840997                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.647165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.831336                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.830404                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90689.897499                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 133953.829079                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99073.295170                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 136938.452315                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98353.742340                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 137658.530271                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 100086.271606                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 137968.513613                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 134652.931673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90689.897499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 133953.829079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99073.295170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 136938.452315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98353.742340                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 137658.530271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 100086.271606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 137968.513613                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 134652.931673                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            7319737                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    230520                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.753154                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3891037                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              932916                       # number of writebacks
system.l2.writebacks::total                    932916                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            639                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          78790                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2929                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          66657                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2919                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          65403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2843                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          68426                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              288606                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           639                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         78790                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2929                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         66657                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2919                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         65403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2843                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         68426                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             288606                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       381254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       352478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       352455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       344254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1501231                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       381254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       352478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       352455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       344254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4245018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5746249                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3932959971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  51798891781                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    700129479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  48631211723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    668350986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  48796605905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    675635968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48066267726                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 203270053539                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3932959971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  51798891781                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    700129479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  48631211723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    668350986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  48796605905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    675635968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48066267726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 521574585652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 724844639191                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.670697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.695887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.482984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.712746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.461684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.709365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.464182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.693493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.696503                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.670697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.695887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.482984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.712746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.461684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.709365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.464182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.693493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.666000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80941.756966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 135864.520191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91020.473089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 137969.495183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91605.124178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 138447.761856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93682.191902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 139624.427678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 135402.248914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80941.756966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 135864.520191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91020.473089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 137969.495183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91605.124178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 138447.761856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93682.191902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 139624.427678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 122867.461493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 126142.225857                       # average overall mshr miss latency
system.l2.replacements                        7546817                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938264                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938264                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       938267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1158071                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1158071                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            9                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              9                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1158080                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1158080                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000008                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000008                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            9                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            9                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000008                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000008                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4245018                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4245018                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 521574585652                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 521574585652                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 122867.461493                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 122867.461493                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              73                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              75                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  231                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           159                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           244                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           194                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                782                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1056500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       439500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       440000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       293499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2229499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          187                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          317                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          249                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          260                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1013                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.850267                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.769716                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.779116                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.711538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.771964                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6644.654088                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1801.229508                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2268.041237                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1586.481081                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2851.021739                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          159                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          240                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          191                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          183                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           773                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3232500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5021500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      4059999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3778000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16091999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.850267                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.757098                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.767068                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.703846                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.763080                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20330.188679                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20922.916667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21256.539267                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20644.808743                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20817.592497                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                195                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          458                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          126                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          106                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          128                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              818                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1741500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       358000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       186500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       119500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2405500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          563                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          173                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          127                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1013                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.813499                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.728324                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.834646                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.853333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.807502                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3802.401747                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2841.269841                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1759.433962                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data   933.593750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2940.709046                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          451                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          124                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          104                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          127                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          806                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9489499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2758500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2266999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2555000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     17069998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.801066                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.716763                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.818898                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.846667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.795656                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21041.017738                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22245.967742                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21798.067308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20118.110236                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21178.657568                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            24819                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14887                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            14961                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            14555                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 69222                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         120068                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          95377                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          95642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          96115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              407202                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15513465436                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12939731539                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  12914388973                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  13468198482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   54835784430                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110603                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110670                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            476424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.828701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.864988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.864732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.868483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.854705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 129205.662091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 135669.307475                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 135028.428651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 140125.875066                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 134664.820973                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        22370                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9815                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         9556                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        10898                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            52639                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        97698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        85562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        86086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        85217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         354563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  13015071455                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  11383852010                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  11377745922                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11823789039                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  47600458426                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.674305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.775974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.778333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.770010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.744217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 133217.378605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 133047.988710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 132167.203982                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 138749.181959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 134251.059547                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5305                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5482                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              39593                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        49229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10621                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            80120                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4464572964                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1052257468                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1004683478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1006367461                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7527881371                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.679517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.666897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.646396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.647165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.669267                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90689.897499                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99073.295170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98353.742340                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 100086.271606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93957.580766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          639                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2929                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2919                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2843                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          9330                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48590                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7692                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7296                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        70790                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3932959971                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    700129479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    668350986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    675635968                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5977076404                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.670697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.482984                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.461684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.464182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.591331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80941.756966                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91020.473089                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91605.124178                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93682.191902                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84433.908801                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        63005                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        60513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        64041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        69171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            256730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       339976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       323758                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       322216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       316565                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1302515                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  46111189909                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  44455966672                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  44607329169                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43468647716                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 178643133466                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       402981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       384271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       386257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       385736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1559245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.843653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.842525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.834201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.820678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.835350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 135630.720724                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 137312.334126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 138439.212109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 137313.498700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 137152.457719                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        56420                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        56842                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        55847                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        57528                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       226637                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       283556                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       266916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       266369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       259037                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1075878                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38783820326                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  37247359713                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  37418859983                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  36242478687                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 149692518709                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.703646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.694604                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.689616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.671540                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.689999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 136776.581437                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 139547.122364                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 140477.532982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 139912.362662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 139135.216734                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1754                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1770                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1291                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           50                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1428                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     42885997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       382499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data        23999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       816995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     44109490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3045                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3198                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.423974                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.839286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.930233                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.925926                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.446529                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 33219.207591                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8138.276596                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data   599.975000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 16339.900000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30888.998599                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          717                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          730                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          574                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           44                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           39                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           41                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11449475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       862998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       793497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       823997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13929967                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.188506                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.785714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.906977                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.759259                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.218261                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19946.820557                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19613.590909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20346.076923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20097.487805                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19956.972779                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997634                       # Cycle average of tags in use
system.l2.tags.total_refs                     8182311                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7549360                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.083842                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.331472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.412256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.521523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.196305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.374497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.157456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.371113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.170065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.364137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    49.098809                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.130179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.023774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.021424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.021315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.767169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999963                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41604944                       # Number of tag accesses
system.l2.tags.data_accesses                 41604944                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3110016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      24459392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        492416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22594112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        466944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      22595200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        461568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      22073152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    269694848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          365947648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3110016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       492416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       466944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       461568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4530944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59706816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59706816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         382178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         353033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         353050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         344893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4213982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5717932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       932919                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             932919                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         64308920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        505771381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10182180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        467201115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          9655469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        467223613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          9544304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        456428703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5576750869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7567066554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     64308920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10182180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      9655469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      9544304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93690874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1234617719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1234617719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1234617719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        64308920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       505771381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10182180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       467201115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         9655469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       467223613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         9544304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       456428703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5576750869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8801684273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    930044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    378167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    351374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    351356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    343437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4212002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000110183250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        57511                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        57511                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6220131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             879576                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5717932                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     932928                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5717932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   932928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10800                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2884                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            346505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            368911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            356037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            346130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            381769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            356416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            377166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            360680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            361874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            351559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           364932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           343065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           346627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           353211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           347214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           345036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56658                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 419877701205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28535660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            526886426205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     73570.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                92320.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4772706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  846069                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5717932                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               932928                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   80109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   88908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   82829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   83835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   84717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   87316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   89946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   91304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   92490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  117098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 500585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1729510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1288145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 368587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 321076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 258318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 175165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  96963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  44260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  25971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  13199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  22328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  31300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  37534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  40720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  41702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  41617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  41159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  40709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  40209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  39599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  38743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  38241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  37723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  37472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  39988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1018402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    417.101836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.935626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.628949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       203055     19.94%     19.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       306806     30.13%     50.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        95390      9.37%     59.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        68589      6.73%     66.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        51184      5.03%     71.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30897      3.03%     74.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16824      1.65%     75.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8310      0.82%     76.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       237347     23.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1018402                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        57511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.233086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     82.431901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.579785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           4313      7.50%      7.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         12737     22.15%     29.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         15275     26.56%     56.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        10369     18.03%     74.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         6428     11.18%     85.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3896      6.77%     92.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2113      3.67%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1190      2.07%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          666      1.16%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          350      0.61%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          123      0.21%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           25      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           12      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         57511                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        57511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.171637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.150654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.921363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            54714     95.14%     95.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              444      0.77%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              687      1.19%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              564      0.98%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              406      0.71%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              250      0.43%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              161      0.28%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              106      0.18%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               53      0.09%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               47      0.08%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               27      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               19      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               10      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         57511                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              365256448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  691200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59523008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               365947648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59707392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7552.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1230.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7567.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1234.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        68.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    59.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48360559000                       # Total gap between requests
system.mem_ctrls.avgGap                       7271.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3110016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     24202688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       492416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22487936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       466944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     22486784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       461568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     21979968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    269568128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59523008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 64308920.100703120232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 500463254.470152616501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10182179.513001807034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 465005607.512541830540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 9655469.421219285578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 464981786.453114449978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 9544304.477224983275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 454501843.697270750999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5574130552.784330368042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1230816936.512710094452                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       382178                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       353033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       353050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       344893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4213982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       932928                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1915834988                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35861868106                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    377138497                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33883591549                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    361530975                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  34045608058                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    372515775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  33652422834                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 386415915423                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1930611772367                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39425.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     93835.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49017.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     95978.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49551.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     96432.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51652.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     97573.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     91698.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2069411.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3536856120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1879879815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20088518520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2412694440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3817529040.000005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21819374280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196248960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       53751101175.000038                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1111.465430                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    258244195                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1614860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46487465305                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3734548440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1984955775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20660403960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2442150900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3817529040.000005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21801675210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        211153440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       54652416765.000038                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1130.102836                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    276605964                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1614860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  46469103536                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                964                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          483                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11024720.496894                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   15150763.160822                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          483    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     79658000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            483                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    43035629500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5324940000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4394204                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4394204                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4394204                       # number of overall hits
system.cpu1.icache.overall_hits::total        4394204                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16717                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16717                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16717                       # number of overall misses
system.cpu1.icache.overall_misses::total        16717                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1216295500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1216295500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1216295500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1216295500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4410921                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4410921                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4410921                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4410921                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003790                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003790                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003790                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003790                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72758.000837                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72758.000837                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72758.000837                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72758.000837                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1758                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    60.620690                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15926                       # number of writebacks
system.cpu1.icache.writebacks::total            15926                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          791                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          791                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          791                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          791                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15926                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15926                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15926                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15926                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1143290000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1143290000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1143290000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1143290000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003611                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003611                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003611                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003611                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71787.642848                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71787.642848                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71787.642848                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71787.642848                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15926                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4394204                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4394204                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16717                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16717                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1216295500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1216295500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4410921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4410921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003790                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003790                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72758.000837                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72758.000837                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          791                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          791                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15926                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15926                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1143290000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1143290000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71787.642848                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71787.642848                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5007683                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15958                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           313.803923                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8837768                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8837768                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7643005                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7643005                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7643005                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7643005                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4723615                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4723615                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4723615                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4723615                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 523339973252                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 523339973252                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 523339973252                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 523339973252                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12366620                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12366620                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12366620                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12366620                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.381965                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.381965                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.381965                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.381965                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 110792.258313                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110792.258313                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 110792.258313                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110792.258313                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1957474                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1762974                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            22860                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          13920                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    85.628784                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   126.650431                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       493713                       # number of writebacks
system.cpu1.dcache.writebacks::total           493713                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4226412                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4226412                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4226412                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4226412                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       497203                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       497203                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       497203                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       497203                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  60330831950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60330831950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  60330831950                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  60330831950                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.040205                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.040205                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.040205                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.040205                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 121340.442334                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 121340.442334                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 121340.442334                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121340.442334                       # average overall mshr miss latency
system.cpu1.dcache.replacements                493713                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6139214                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6139214                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3865200                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3865200                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 437847956000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 437847956000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10004414                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10004414                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.386349                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.386349                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 113279.508434                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113279.508434                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3479016                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3479016                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       386184                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       386184                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  46856446000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  46856446000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 121331.919500                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 121331.919500                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1503791                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1503791                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       858415                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       858415                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  85492017252                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  85492017252                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362206                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362206                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.363395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.363395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99592.874370                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99592.874370                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       747396                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       747396                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111019                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111019                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13474385950                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13474385950                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.046998                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046998                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 121370.089354                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 121370.089354                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16940                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16940                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          700                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          700                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     32542500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     32542500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.039683                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.039683                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46489.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46489.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          164                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          164                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          536                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          536                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22990500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22990500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030385                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030385                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 42892.723881                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42892.723881                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16125                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16125                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          782                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          782                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      7202500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      7202500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.046253                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046253                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9210.358056                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9210.358056                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          778                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          778                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      6490500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6490500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.046016                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.046016                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8342.544987                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8342.544987                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1449500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1449500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1383500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1383500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1184                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1184                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14540500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14540500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1836                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1836                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.644880                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.644880                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12280.827703                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12280.827703                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1184                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1184                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13356500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13356500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.644880                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.644880                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11280.827703                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11280.827703                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.508204                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8178636                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           497836                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.428374                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.508204                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984631                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984631                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25303814                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25303814                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  48360569500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1689772                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            8                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1871183                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1218946                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6613904                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7050236                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5044                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3636                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8680                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          205                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          205                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           479344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          479344                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119732                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1570047                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3198                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3198                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1660362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1488544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1496000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1494965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6499027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9273088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70368448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2038528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63247872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2022784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63559936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1988736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63506816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276006208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14617657                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60599232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16864307                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.128788                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.381664                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14876792     88.21%     88.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1883453     11.17%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  41130      0.24%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  45513      0.27%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  17419      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16864307                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4440580505                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         752765214                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25167162                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         752205786                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24731236                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         830456083                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108883073                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         748687619                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25360569                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
