Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 21 12:43:10 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 107 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.915        0.000                      0                54249        0.054        0.000                      0                54249        0.264        0.000                       0                 24165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
fpga_clk                         {0.000 25.000}       50.000          20.000          
qosc_clk                         {0.000 25.000}       50.000          20.000          
  clk_out1_idelay_discr_clk_wiz  {0.000 2.500}        5.000           200.000         
  clk_out1_lclk_adcclk_wiz       {0.000 4.000}        8.000           125.000         
  clk_out2_idelay_discr_clk_wiz  {0.000 1.000}        2.000           500.000         
  clk_out2_lclk_adcclk_wiz       {0.000 1.333}        2.667           375.000         
  clk_out3_idelay_discr_clk_wiz  {0.000 4.000}        8.000           125.000         
  clkfbout_idelay_discr_clk_wiz  {0.000 25.000}       50.000          20.000          
  clkfbout_lclk_adcclk_wiz       {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
qosc_clk                                                                                                                                                                          15.000        0.000                       0                     2  
  clk_out1_idelay_discr_clk_wiz                                                                                                                                                    0.264        0.000                       0                     6  
  clk_out1_lclk_adcclk_wiz             0.915        0.000                      0                53780        0.054        0.000                      0                53780        2.870        0.000                       0                 23755  
  clk_out2_idelay_discr_clk_wiz                                                                                                                                                    0.408        0.000                       0                    51  
  clk_out2_lclk_adcclk_wiz                                                                                                                                                         1.074        0.000                       0                    98  
  clk_out3_idelay_discr_clk_wiz        2.929        0.000                      0                  227        0.159        0.000                      0                  227        3.500        0.000                       0                   247  
  clkfbout_idelay_discr_clk_wiz                                                                                                                                                   48.408        0.000                       0                     3  
  clkfbout_lclk_adcclk_wiz                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_idelay_discr_clk_wiz  clk_out1_lclk_adcclk_wiz             4.022        0.000                      0                  192        0.082        0.000                      0                  192  
clk_out1_lclk_adcclk_wiz       clk_out3_idelay_discr_clk_wiz        2.246        0.000                      0                   66        0.326        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  qosc_clk
  To Clock:  qosc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qosc_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { QOSC_CLK_P1V8 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_idelay_discr_clk_wiz
  To Clock:  clk_out1_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y20   IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 i_fmc_cen_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/CRSM_0/i_rd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 1.351ns (19.983%)  route 5.410ns (80.017%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 6.451 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.380    -1.012    clk_125MHz
    SLICE_X34Y93         FDRE                                         r  i_fmc_cen_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.433    -0.579 r  i_fmc_cen_1_reg/Q
                         net (fo=31, routed)          0.549    -0.030    XDOM_0/CRSM_0/i_fmc_cen_1
    SLICE_X34Y98         LUT6 (Prop_lut6_I3_O)        0.105     0.075 r  XDOM_0/CRSM_0/PG_DPRAM_i_12/O
                         net (fo=56, routed)          0.960     1.036    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][0]
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.105     1.141 f  XDOM_0/CRSM_0/i_rd_data[15]_i_41/O
                         net (fo=3, routed)           0.333     1.474    XDOM_0/CRSM_0/i_rd_data[15]_i_41_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.105     1.579 r  XDOM_0/CRSM_0/i_rd_data[15]_i_26/O
                         net (fo=87, routed)          1.331     2.909    XDOM_0/CRSM_0/i_rd_data[15]_i_26_n_0
    SLICE_X36Y109        LUT4 (Prop_lut4_I0_O)        0.126     3.035 r  XDOM_0/CRSM_0/i_rd_data[12]_i_10/O
                         net (fo=1, routed)           0.809     3.845    XDOM_0/CRSM_0/i_rd_data[12]_i_10_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.267     4.112 r  XDOM_0/CRSM_0/i_rd_data[12]_i_5/O
                         net (fo=1, routed)           0.347     4.459    XDOM_0/CRSM_0/i_rd_data[12]_i_5_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.105     4.564 r  XDOM_0/CRSM_0/i_rd_data[12]_i_3/O
                         net (fo=1, routed)           0.314     4.878    XDOM_0/CRSM_0/i_rd_data[12]_i_3_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I1_O)        0.105     4.983 r  XDOM_0/CRSM_0/i_rd_data[12]_i_1/O
                         net (fo=2, routed)           0.766     5.749    XDOM_0/CRSM_0/y_rd_data[12]
    SLICE_X40Y105        FDRE                                         r  XDOM_0/CRSM_0/i_rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.248     6.451    XDOM_0/CRSM_0/clk_out1
    SLICE_X40Y105        FDRE                                         r  XDOM_0/CRSM_0/i_rd_data_reg[12]/C
                         clock pessimism              0.405     6.856    
                         clock uncertainty           -0.107     6.749    
    SLICE_X40Y105        FDRE (Setup_fdre_C_D)       -0.085     6.664    XDOM_0/CRSM_0/i_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.664    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/CRSM_0/i_rd_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 1.114ns (16.313%)  route 5.715ns (83.687%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 6.469 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.362    -1.030    XDOM_0/CRSM_0/clk_out1
    SLICE_X31Y102        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.651 r  XDOM_0/CRSM_0/i_y_adr_reg[0]/Q
                         net (fo=6, routed)           0.606    -0.045    XDOM_0/CRSM_0/i_y_adr[0]
    SLICE_X34Y98         LUT6 (Prop_lut6_I2_O)        0.105     0.060 r  XDOM_0/CRSM_0/PG_DPRAM_i_12/O
                         net (fo=56, routed)          0.960     1.021    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][0]
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.105     1.126 f  XDOM_0/CRSM_0/i_rd_data[15]_i_41/O
                         net (fo=3, routed)           0.333     1.459    XDOM_0/CRSM_0/i_rd_data[15]_i_41_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.105     1.564 r  XDOM_0/CRSM_0/i_rd_data[15]_i_26/O
                         net (fo=87, routed)          1.538     3.101    XDOM_0/CRSM_0/i_rd_data[15]_i_26_n_0
    SLICE_X40Y120        LUT4 (Prop_lut4_I0_O)        0.105     3.206 r  XDOM_0/CRSM_0/i_rd_data[15]_i_23/O
                         net (fo=1, routed)           0.987     4.193    XDOM_0/CRSM_0/i_rd_data[15]_i_23_n_0
    SLICE_X40Y100        LUT5 (Prop_lut5_I2_O)        0.105     4.298 r  XDOM_0/CRSM_0/i_rd_data[15]_i_10/O
                         net (fo=1, routed)           0.386     4.684    XDOM_0/CRSM_0/i_rd_data[15]_i_10_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I1_O)        0.105     4.789 r  XDOM_0/CRSM_0/i_rd_data[15]_i_4/O
                         net (fo=1, routed)           0.372     5.161    XDOM_0/CRSM_0/i_rd_data[15]_i_4_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I1_O)        0.105     5.266 r  XDOM_0/CRSM_0/i_rd_data[15]_i_2/O
                         net (fo=2, routed)           0.533     5.799    XDOM_0/CRSM_0/y_rd_data[15]
    SLICE_X40Y98         FDRE                                         r  XDOM_0/CRSM_0/i_rd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.266     6.469    XDOM_0/CRSM_0/clk_out1
    SLICE_X40Y98         FDRE                                         r  XDOM_0/CRSM_0/i_rd_data_reg[15]/C
                         clock pessimism              0.405     6.874    
                         clock uncertainty           -0.107     6.766    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)       -0.047     6.719    XDOM_0/CRSM_0/i_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.719    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 scaler_gen[4].SCALER/last_pedge_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[4].SCALER/n_pedge_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 2.100ns (31.978%)  route 4.467ns (68.022%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 6.437 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.587    -0.805    scaler_gen[4].SCALER/clk_out1
    SLICE_X80Y34         FDRE                                         r  scaler_gen[4].SCALER/last_pedge_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.433    -0.372 r  scaler_gen[4].SCALER/last_pedge_sum_reg[1]/Q
                         net (fo=3, routed)           3.383     3.011    scaler_gen[4].SCALER/last_pedge_sum[1]
    SLICE_X67Y119        LUT2 (Prop_lut2_I1_O)        0.105     3.116 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_4__22/O
                         net (fo=1, routed)           0.000     3.116    scaler_gen[4].SCALER/n_pedge_out[3]_i_4__22_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.573 r  scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.573    scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__22_n_0
    SLICE_X67Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.671 r  scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.671    scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__22_n_0
    SLICE_X67Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.769 r  scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.769    scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__22_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.867 r  scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.867    scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__22_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.965 r  scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.965    scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__22_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.063 r  scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__22/CO[3]
                         net (fo=1, routed)           0.008     4.071    scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__22_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.169 r  scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     4.169    scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__22_n_0
    SLICE_X67Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.429 f  scaler_gen[4].SCALER/n_pedge_out_reg[31]_i_7__22/O[3]
                         net (fo=33, routed)          1.076     5.505    scaler_gen[4].SCALER/next_scaler_val[31]
    SLICE_X64Y112        LUT4 (Prop_lut4_I2_O)        0.257     5.762 r  scaler_gen[4].SCALER/n_pedge_out[2]_i_1__22/O
                         net (fo=1, routed)           0.000     5.762    scaler_gen[4].SCALER/n_pedge_out[2]_i_1__22_n_0
    SLICE_X64Y112        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.234     6.437    scaler_gen[4].SCALER/clk_out1
    SLICE_X64Y112        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[2]/C
                         clock pessimism              0.405     6.842    
                         clock uncertainty           -0.107     6.735    
    SLICE_X64Y112        FDRE (Setup_fdre_C_D)        0.032     6.767    scaler_gen[4].SCALER/n_pedge_out_reg[2]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 scaler_gen[4].SCALER/last_pedge_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[4].SCALER/n_pedge_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 2.100ns (32.014%)  route 4.460ns (67.986%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 6.437 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.587    -0.805    scaler_gen[4].SCALER/clk_out1
    SLICE_X80Y34         FDRE                                         r  scaler_gen[4].SCALER/last_pedge_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.433    -0.372 r  scaler_gen[4].SCALER/last_pedge_sum_reg[1]/Q
                         net (fo=3, routed)           3.383     3.011    scaler_gen[4].SCALER/last_pedge_sum[1]
    SLICE_X67Y119        LUT2 (Prop_lut2_I1_O)        0.105     3.116 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_4__22/O
                         net (fo=1, routed)           0.000     3.116    scaler_gen[4].SCALER/n_pedge_out[3]_i_4__22_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.573 r  scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.573    scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__22_n_0
    SLICE_X67Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.671 r  scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.671    scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__22_n_0
    SLICE_X67Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.769 r  scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.769    scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__22_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.867 r  scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.867    scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__22_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.965 r  scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.965    scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__22_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.063 r  scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__22/CO[3]
                         net (fo=1, routed)           0.008     4.071    scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__22_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.169 r  scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     4.169    scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__22_n_0
    SLICE_X67Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.429 f  scaler_gen[4].SCALER/n_pedge_out_reg[31]_i_7__22/O[3]
                         net (fo=33, routed)          1.068     5.498    scaler_gen[4].SCALER/next_scaler_val[31]
    SLICE_X64Y111        LUT4 (Prop_lut4_I2_O)        0.257     5.755 r  scaler_gen[4].SCALER/n_pedge_out[1]_i_1__22/O
                         net (fo=1, routed)           0.000     5.755    scaler_gen[4].SCALER/n_pedge_out[1]_i_1__22_n_0
    SLICE_X64Y111        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.234     6.437    scaler_gen[4].SCALER/clk_out1
    SLICE_X64Y111        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[1]/C
                         clock pessimism              0.405     6.842    
                         clock uncertainty           -0.107     6.735    
    SLICE_X64Y111        FDRE (Setup_fdre_C_D)        0.032     6.767    scaler_gen[4].SCALER/n_pedge_out_reg[1]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 XDOM_0/io_ctrl_sel_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/adc_bitslip_1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 0.484ns (7.474%)  route 5.992ns (92.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 6.525 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.021ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.371    -1.021    XDOM_0/clk_out1
    SLICE_X31Y81         FDRE                                         r  XDOM_0/io_ctrl_sel_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.642 r  XDOM_0/io_ctrl_sel_reg[0]_rep__2/Q
                         net (fo=16, routed)          2.609     1.967    XDOM_0/io_ctrl_sel_reg[0]_rep__2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.105     2.072 r  XDOM_0/adc_delay_ce_1[25]_i_1/O
                         net (fo=7, routed)           3.383     5.454    XDOM_0/adc_delay_ce_1[25]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  XDOM_0/adc_bitslip_1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.322     6.525    XDOM_0/clk_out1
    SLICE_X0Y138         FDRE                                         r  XDOM_0/adc_bitslip_1_reg[25]/C
                         clock pessimism              0.405     6.930    
                         clock uncertainty           -0.107     6.823    
    SLICE_X0Y138         FDRE (Setup_fdre_C_R)       -0.352     6.471    XDOM_0/adc_bitslip_1_reg[25]
  -------------------------------------------------------------------
                         required time                          6.471    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 XDOM_0/io_ctrl_sel_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/adc_delay_ce_1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 0.484ns (7.474%)  route 5.992ns (92.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 6.525 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.021ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.371    -1.021    XDOM_0/clk_out1
    SLICE_X31Y81         FDRE                                         r  XDOM_0/io_ctrl_sel_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.642 r  XDOM_0/io_ctrl_sel_reg[0]_rep__2/Q
                         net (fo=16, routed)          2.609     1.967    XDOM_0/io_ctrl_sel_reg[0]_rep__2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.105     2.072 r  XDOM_0/adc_delay_ce_1[25]_i_1/O
                         net (fo=7, routed)           3.383     5.454    XDOM_0/adc_delay_ce_1[25]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  XDOM_0/adc_delay_ce_1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.322     6.525    XDOM_0/clk_out1
    SLICE_X0Y138         FDRE                                         r  XDOM_0/adc_delay_ce_1_reg[25]/C
                         clock pessimism              0.405     6.930    
                         clock uncertainty           -0.107     6.823    
    SLICE_X0Y138         FDRE (Setup_fdre_C_R)       -0.352     6.471    XDOM_0/adc_delay_ce_1_reg[25]
  -------------------------------------------------------------------
                         required time                          6.471    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 scaler_gen[4].SCALER/last_pedge_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[4].SCALER/n_pedge_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 2.100ns (32.036%)  route 4.455ns (67.964%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 6.437 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.587    -0.805    scaler_gen[4].SCALER/clk_out1
    SLICE_X80Y34         FDRE                                         r  scaler_gen[4].SCALER/last_pedge_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.433    -0.372 r  scaler_gen[4].SCALER/last_pedge_sum_reg[1]/Q
                         net (fo=3, routed)           3.383     3.011    scaler_gen[4].SCALER/last_pedge_sum[1]
    SLICE_X67Y119        LUT2 (Prop_lut2_I1_O)        0.105     3.116 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_4__22/O
                         net (fo=1, routed)           0.000     3.116    scaler_gen[4].SCALER/n_pedge_out[3]_i_4__22_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.573 r  scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.573    scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__22_n_0
    SLICE_X67Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.671 r  scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.671    scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__22_n_0
    SLICE_X67Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.769 r  scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.769    scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__22_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.867 r  scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.867    scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__22_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.965 r  scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.965    scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__22_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.063 r  scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__22/CO[3]
                         net (fo=1, routed)           0.008     4.071    scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__22_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.169 r  scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     4.169    scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__22_n_0
    SLICE_X67Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.429 f  scaler_gen[4].SCALER/n_pedge_out_reg[31]_i_7__22/O[3]
                         net (fo=33, routed)          1.064     5.493    scaler_gen[4].SCALER/next_scaler_val[31]
    SLICE_X64Y111        LUT4 (Prop_lut4_I2_O)        0.257     5.750 r  scaler_gen[4].SCALER/n_pedge_out[4]_i_1__22/O
                         net (fo=1, routed)           0.000     5.750    scaler_gen[4].SCALER/n_pedge_out[4]_i_1__22_n_0
    SLICE_X64Y111        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.234     6.437    scaler_gen[4].SCALER/clk_out1
    SLICE_X64Y111        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[4]/C
                         clock pessimism              0.405     6.842    
                         clock uncertainty           -0.107     6.735    
    SLICE_X64Y111        FDRE (Setup_fdre_C_D)        0.033     6.768    scaler_gen[4].SCALER/n_pedge_out_reg[4]
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 scaler_gen[4].SCALER/last_pedge_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[4].SCALER/n_pedge_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 2.123ns (32.215%)  route 4.467ns (67.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 6.437 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.587    -0.805    scaler_gen[4].SCALER/clk_out1
    SLICE_X80Y34         FDRE                                         r  scaler_gen[4].SCALER/last_pedge_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.433    -0.372 r  scaler_gen[4].SCALER/last_pedge_sum_reg[1]/Q
                         net (fo=3, routed)           3.383     3.011    scaler_gen[4].SCALER/last_pedge_sum[1]
    SLICE_X67Y119        LUT2 (Prop_lut2_I1_O)        0.105     3.116 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_4__22/O
                         net (fo=1, routed)           0.000     3.116    scaler_gen[4].SCALER/n_pedge_out[3]_i_4__22_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.573 r  scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.573    scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__22_n_0
    SLICE_X67Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.671 r  scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.671    scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__22_n_0
    SLICE_X67Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.769 r  scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.769    scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__22_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.867 r  scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.867    scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__22_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.965 r  scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.965    scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__22_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.063 r  scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__22/CO[3]
                         net (fo=1, routed)           0.008     4.071    scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__22_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.169 r  scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     4.169    scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__22_n_0
    SLICE_X67Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.429 f  scaler_gen[4].SCALER/n_pedge_out_reg[31]_i_7__22/O[3]
                         net (fo=33, routed)          1.076     5.505    scaler_gen[4].SCALER/next_scaler_val[31]
    SLICE_X64Y112        LUT4 (Prop_lut4_I2_O)        0.280     5.785 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_1__22/O
                         net (fo=1, routed)           0.000     5.785    scaler_gen[4].SCALER/n_pedge_out[3]_i_1__22_n_0
    SLICE_X64Y112        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.234     6.437    scaler_gen[4].SCALER/clk_out1
    SLICE_X64Y112        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[3]/C
                         clock pessimism              0.405     6.842    
                         clock uncertainty           -0.107     6.735    
    SLICE_X64Y112        FDRE (Setup_fdre_C_D)        0.069     6.804    scaler_gen[4].SCALER/n_pedge_out_reg[3]
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 XDOM_0/io_ctrl_sel_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/adc_delay_inc_1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.484ns (7.479%)  route 5.988ns (92.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 6.525 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.021ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.371    -1.021    XDOM_0/clk_out1
    SLICE_X31Y81         FDRE                                         r  XDOM_0/io_ctrl_sel_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.642 r  XDOM_0/io_ctrl_sel_reg[0]_rep__2/Q
                         net (fo=16, routed)          2.609     1.967    XDOM_0/io_ctrl_sel_reg[0]_rep__2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.105     2.072 r  XDOM_0/adc_delay_ce_1[25]_i_1/O
                         net (fo=7, routed)           3.379     5.451    XDOM_0/adc_delay_ce_1[25]_i_1_n_0
    SLICE_X1Y138         FDRE                                         r  XDOM_0/adc_delay_inc_1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.322     6.525    XDOM_0/clk_out1
    SLICE_X1Y138         FDRE                                         r  XDOM_0/adc_delay_inc_1_reg[25]/C
                         clock pessimism              0.405     6.930    
                         clock uncertainty           -0.107     6.823    
    SLICE_X1Y138         FDRE (Setup_fdre_C_R)       -0.352     6.471    XDOM_0/adc_delay_inc_1_reg[25]
  -------------------------------------------------------------------
                         required time                          6.471    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 scaler_gen[4].SCALER/last_pedge_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[4].SCALER/n_pedge_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 2.105ns (32.066%)  route 4.460ns (67.934%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 6.437 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.587    -0.805    scaler_gen[4].SCALER/clk_out1
    SLICE_X80Y34         FDRE                                         r  scaler_gen[4].SCALER/last_pedge_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDRE (Prop_fdre_C_Q)         0.433    -0.372 r  scaler_gen[4].SCALER/last_pedge_sum_reg[1]/Q
                         net (fo=3, routed)           3.383     3.011    scaler_gen[4].SCALER/last_pedge_sum[1]
    SLICE_X67Y119        LUT2 (Prop_lut2_I1_O)        0.105     3.116 r  scaler_gen[4].SCALER/n_pedge_out[3]_i_4__22/O
                         net (fo=1, routed)           0.000     3.116    scaler_gen[4].SCALER/n_pedge_out[3]_i_4__22_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.573 r  scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.573    scaler_gen[4].SCALER/n_pedge_out_reg[3]_i_2__22_n_0
    SLICE_X67Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.671 r  scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.671    scaler_gen[4].SCALER/n_pedge_out_reg[7]_i_2__22_n_0
    SLICE_X67Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.769 r  scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.769    scaler_gen[4].SCALER/n_pedge_out_reg[11]_i_2__22_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.867 r  scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.867    scaler_gen[4].SCALER/n_pedge_out_reg[15]_i_2__22_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.965 r  scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     3.965    scaler_gen[4].SCALER/n_pedge_out_reg[19]_i_2__22_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.063 r  scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__22/CO[3]
                         net (fo=1, routed)           0.008     4.071    scaler_gen[4].SCALER/n_pedge_out_reg[23]_i_2__22_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.169 r  scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__22/CO[3]
                         net (fo=1, routed)           0.000     4.169    scaler_gen[4].SCALER/n_pedge_out_reg[27]_i_2__22_n_0
    SLICE_X67Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.429 f  scaler_gen[4].SCALER/n_pedge_out_reg[31]_i_7__22/O[3]
                         net (fo=33, routed)          1.068     5.498    scaler_gen[4].SCALER/next_scaler_val[31]
    SLICE_X64Y111        LUT4 (Prop_lut4_I2_O)        0.262     5.760 r  scaler_gen[4].SCALER/n_pedge_out[6]_i_1__22/O
                         net (fo=1, routed)           0.000     5.760    scaler_gen[4].SCALER/n_pedge_out[6]_i_1__22_n_0
    SLICE_X64Y111        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.234     6.437    scaler_gen[4].SCALER/clk_out1
    SLICE_X64Y111        FDRE                                         r  scaler_gen[4].SCALER/n_pedge_out_reg[6]/C
                         clock pessimism              0.405     6.842    
                         clock uncertainty           -0.107     6.735    
    SLICE_X64Y111        FDRE (Setup_fdre_C_D)        0.069     6.804    scaler_gen[4].SCALER/n_pedge_out_reg[6]
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  1.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 waveform_acq_gen[19].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[19].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.931%)  route 0.247ns (60.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.564    -0.626    waveform_acq_gen[19].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X8Y80          FDRE                                         r  waveform_acq_gen[19].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  waveform_acq_gen[19].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[17]/Q
                         net (fo=1, routed)           0.247    -0.216    waveform_acq_gen[19].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB36_X0Y17         RAMB36E1                                     r  waveform_acq_gen[19].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.879    -0.813    waveform_acq_gen[19].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  waveform_acq_gen[19].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.247    -0.566    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296    -0.270    waveform_acq_gen[19].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.635    -0.555    waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y13          FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[3]/Q
                         net (fo=1, routed)           0.103    -0.287    waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y2          RAMB36E1                                     r  waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.951    -0.741    waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.498    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.155    -0.343    waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.635    -0.555    waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y13          FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[5]/Q
                         net (fo=1, routed)           0.103    -0.287    waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y2          RAMB36E1                                     r  waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.951    -0.741    waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.498    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.155    -0.343    waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.638    -0.552    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y9           FDRE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[46]/Q
                         net (fo=1, routed)           0.103    -0.285    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[46]
    RAMB36_X0Y1          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.953    -0.739    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y1          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.496    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.155    -0.341    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.735%)  route 0.119ns (23.265%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.560    -0.630    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_out1
    SLICE_X45Y148        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]/Q
                         net (fo=2, routed)           0.119    -0.370    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[6]
    SLICE_X45Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.210 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.210    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]_i_1_n_0
    SLICE_X45Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.171 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.171    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.117 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.117    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_7
    SLICE_X45Y150        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.917    -0.775    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_out1
    SLICE_X45Y150        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/C
                         clock pessimism              0.497    -0.278    
    SLICE_X45Y150        FDRE (Hold_fdre_C_D)         0.105    -0.173    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.636    -0.554    waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y12          FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[33]/Q
                         net (fo=1, routed)           0.103    -0.286    waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[33]
    RAMB36_X0Y2          RAMB36E1                                     r  waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.951    -0.741    waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.498    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.155    -0.343    waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.917%)  route 0.125ns (47.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.590    -0.600    waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X69Y52         FDRE                                         r  waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[7]/Q
                         net (fo=3, routed)           0.125    -0.334    waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[65]
    RAMB36_X1Y10         RAMB36E1                                     r  waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.900    -0.792    waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y10         RAMB36E1                                     r  waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.246    -0.546    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155    -0.391    waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.632    -0.558    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y18          FDRE                                         r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[12]/Q
                         net (fo=1, routed)           0.103    -0.291    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB36_X0Y3          RAMB36E1                                     r  waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.946    -0.746    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y3          RAMB36E1                                     r  waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.503    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155    -0.348    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.632    -0.558    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y18          FDRE                                         r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/Q
                         net (fo=1, routed)           0.103    -0.291    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB36_X0Y3          RAMB36E1                                     r  waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.946    -0.746    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y3          RAMB36E1                                     r  waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.503    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.155    -0.348    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.627    -0.563    waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y23          FDRE                                         r  waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[25]/Q
                         net (fo=1, routed)           0.103    -0.295    waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.941    -0.751    waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.508    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.155    -0.353    waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_lclk_adcclk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y5      waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y5      waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y4      waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y4      waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y1      waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y1      waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y5      waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y5      waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y6      waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y6      waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X72Y61     waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X72Y61     waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X72Y61     waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X72Y61     waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X72Y61     waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X72Y61     waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X72Y61     waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X72Y61     waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X72Y60     waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X72Y60     waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y35     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y35     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y35     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y35     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y35     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y35     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y35     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y35     waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X70Y57     waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X70Y57     waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_idelay_discr_clk_wiz
  To Clock:  clk_out2_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.000       0.408      BUFGCTRL_X0Y19   IDELAY_DISCR_CLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y14     adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_lclk_adcclk_wiz
  To Clock:  clk_out2_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_lclk_adcclk_wiz
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.667       1.074      BUFGCTRL_X0Y18   LCLK_ADCCLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y60     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y60     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y62     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y62     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y112    adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y112    adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y138    adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.748ns (15.435%)  route 4.098ns (84.565%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/clk_out3
    SLICE_X34Y103        FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.433    -0.662 r  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.752     0.090    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.105     0.195 r  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.296     0.491    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.596 r  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.631     1.228    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X39Y97         LUT3 (Prop_lut3_I1_O)        0.105     1.333 r  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          2.419     3.751    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X85Y79         FDRE                                         r  PULSER_0/out_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.331     6.474    PULSER_0/clk_out3
    SLICE_X85Y79         FDRE                                         r  PULSER_0/out_bits_reg[7]/C
                         clock pessimism              0.401     6.875    
                         clock uncertainty           -0.121     6.754    
    SLICE_X85Y79         FDRE (Setup_fdre_C_D)       -0.074     6.680    PULSER_0/out_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[1]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.853ns (17.487%)  route 4.025ns (82.513%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/clk_out3
    SLICE_X34Y103        FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.433    -0.662 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.752     0.090    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.105     0.195 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.296     0.491    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.596 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.631     1.228    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X39Y97         LUT3 (Prop_lut3_I1_O)        0.105     1.333 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          2.345     3.678    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X83Y80         LUT4 (Prop_lut4_I1_O)        0.105     3.783 r  PULSER_0/out_bits[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.783    PULSER_0/out_bits[1]_inv_i_1_n_0
    SLICE_X83Y80         FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.332     6.475    PULSER_0/clk_out3
    SLICE_X83Y80         FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/C
                         clock pessimism              0.401     6.876    
                         clock uncertainty           -0.121     6.755    
    SLICE_X83Y80         FDSE (Setup_fdse_C_D)        0.032     6.787    PULSER_0/out_bits_reg[1]_inv
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[5]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.863ns (17.656%)  route 4.025ns (82.344%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/clk_out3
    SLICE_X34Y103        FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.433    -0.662 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.752     0.090    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.105     0.195 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.296     0.491    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.596 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.631     1.228    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X39Y97         LUT3 (Prop_lut3_I1_O)        0.105     1.333 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          2.345     3.678    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X83Y80         LUT4 (Prop_lut4_I3_O)        0.115     3.793 r  PULSER_0/out_bits[5]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.793    PULSER_0/out_bits[5]_inv_i_1_n_0
    SLICE_X83Y80         FDSE                                         r  PULSER_0/out_bits_reg[5]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.332     6.475    PULSER_0/clk_out3
    SLICE_X83Y80         FDSE                                         r  PULSER_0/out_bits_reg[5]_inv/C
                         clock pessimism              0.401     6.876    
                         clock uncertainty           -0.121     6.755    
    SLICE_X83Y80         FDSE (Setup_fdse_C_D)        0.069     6.824    PULSER_0/out_bits_reg[5]_inv
  -------------------------------------------------------------------
                         required time                          6.824    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[3]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.876ns (19.275%)  route 3.669ns (80.725%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 6.468 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/clk_out3
    SLICE_X34Y103        FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.433    -0.662 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.752     0.090    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.105     0.195 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.296     0.491    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.596 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.631     1.228    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X39Y97         LUT3 (Prop_lut3_I1_O)        0.105     1.333 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          0.373     1.706    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X39Y97         LUT3 (Prop_lut3_I2_O)        0.128     1.834 r  PULSER_0/out_bits[3]_inv_i_1/O
                         net (fo=1, routed)           1.616     3.450    PULSER_0/out_bits[3]_inv_i_1_n_0
    SLICE_X75Y83         FDSE                                         r  PULSER_0/out_bits_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.325     6.468    PULSER_0/clk_out3
    SLICE_X75Y83         FDSE                                         r  PULSER_0/out_bits_reg[3]_inv/C
                         clock pessimism              0.401     6.869    
                         clock uncertainty           -0.121     6.748    
    SLICE_X75Y83         FDSE (Setup_fdse_C_D)       -0.210     6.538    PULSER_0/out_bits_reg[3]_inv
  -------------------------------------------------------------------
                         required time                          6.538    
                         arrival time                          -3.450    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[0]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.853ns (18.789%)  route 3.687ns (81.211%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/clk_out3
    SLICE_X34Y103        FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.433    -0.662 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.752     0.090    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.105     0.195 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.296     0.491    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.596 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.631     1.228    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X39Y97         LUT3 (Prop_lut3_I1_O)        0.105     1.333 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          2.007     3.340    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X83Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.445 r  PULSER_0/out_bits[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.445    PULSER_0/out_bits[0]_inv_i_1_n_0
    SLICE_X83Y80         FDSE                                         r  PULSER_0/out_bits_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.332     6.475    PULSER_0/clk_out3
    SLICE_X83Y80         FDSE                                         r  PULSER_0/out_bits_reg[0]_inv/C
                         clock pessimism              0.401     6.876    
                         clock uncertainty           -0.121     6.755    
    SLICE_X83Y80         FDSE (Setup_fdse_C_D)        0.030     6.785    PULSER_0/out_bits_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          6.785    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[4]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.853ns (18.842%)  route 3.674ns (81.158%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/clk_out3
    SLICE_X34Y103        FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.433    -0.662 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.752     0.090    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.105     0.195 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.296     0.491    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.596 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.631     1.228    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X39Y97         LUT3 (Prop_lut3_I1_O)        0.105     1.333 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.995     3.327    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X83Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.432 r  PULSER_0/out_bits[4]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.432    PULSER_0/out_bits[4]_inv_i_1_n_0
    SLICE_X83Y80         FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.332     6.475    PULSER_0/clk_out3
    SLICE_X83Y80         FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/C
                         clock pessimism              0.401     6.876    
                         clock uncertainty           -0.121     6.755    
    SLICE_X83Y80         FDSE (Setup_fdse_C_D)        0.032     6.787    PULSER_0/out_bits_reg[4]_inv
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -3.432    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[6]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.876ns (19.252%)  route 3.674ns (80.748%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/clk_out3
    SLICE_X34Y103        FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.433    -0.662 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.752     0.090    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.105     0.195 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.296     0.491    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.596 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.631     1.228    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X39Y97         LUT3 (Prop_lut3_I1_O)        0.105     1.333 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.995     3.327    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X83Y80         LUT5 (Prop_lut5_I4_O)        0.128     3.455 r  PULSER_0/out_bits[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.455    PULSER_0/out_bits[6]_inv_i_1_n_0
    SLICE_X83Y80         FDSE                                         r  PULSER_0/out_bits_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.332     6.475    PULSER_0/clk_out3
    SLICE_X83Y80         FDSE                                         r  PULSER_0/out_bits_reg[6]_inv/C
                         clock pessimism              0.401     6.876    
                         clock uncertainty           -0.121     6.755    
    SLICE_X83Y80         FDSE (Setup_fdse_C_D)        0.069     6.824    PULSER_0/out_bits_reg[6]_inv
  -------------------------------------------------------------------
                         required time                          6.824    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[2]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.856ns (18.843%)  route 3.687ns (81.157%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/clk_out3
    SLICE_X34Y103        FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.433    -0.662 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.752     0.090    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.105     0.195 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.296     0.491    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.596 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.631     1.228    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X39Y97         LUT3 (Prop_lut3_I1_O)        0.105     1.333 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          2.007     3.340    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X83Y80         LUT5 (Prop_lut5_I2_O)        0.108     3.448 r  PULSER_0/out_bits[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.448    PULSER_0/out_bits[2]_inv_i_1_n_0
    SLICE_X83Y80         FDSE                                         r  PULSER_0/out_bits_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.332     6.475    PULSER_0/clk_out3
    SLICE_X83Y80         FDSE                                         r  PULSER_0/out_bits_reg[2]_inv/C
                         clock pessimism              0.401     6.876    
                         clock uncertainty           -0.121     6.755    
    SLICE_X83Y80         FDSE (Setup_fdse_C_D)        0.069     6.824    PULSER_0/out_bits_reg[2]_inv
  -------------------------------------------------------------------
                         required time                          6.824    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.853ns (23.221%)  route 2.820ns (76.779%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 6.395 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/clk_out3
    SLICE_X34Y103        FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.433    -0.662 r  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.752     0.090    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.105     0.195 r  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.296     0.491    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.596 r  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.399     0.996    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X39Y97         LUT5 (Prop_lut5_I4_O)        0.105     1.101 r  PULSER_0/cnt[15]_i_2/O
                         net (fo=15, routed)          1.373     2.474    PULSER_0/PEDGE_TRIG/FSM_sequential_fsm_reg
    SLICE_X33Y101        LUT6 (Prop_lut6_I0_O)        0.105     2.579 r  PULSER_0/PEDGE_TRIG/cnt[13]_i_1__26/O
                         net (fo=1, routed)           0.000     2.579    PULSER_0/cnt[13]
    SLICE_X33Y101        FDRE                                         r  PULSER_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.252     6.395    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/cnt_reg[13]/C
                         clock pessimism              0.466     6.861    
                         clock uncertainty           -0.121     6.740    
    SLICE_X33Y101        FDRE (Setup_fdre_C_D)        0.032     6.772    PULSER_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.853ns (23.233%)  route 2.818ns (76.767%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 6.395 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/clk_out3
    SLICE_X34Y103        FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.433    -0.662 r  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.752     0.090    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.105     0.195 r  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.296     0.491    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.105     0.596 r  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.399     0.996    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X39Y97         LUT5 (Prop_lut5_I4_O)        0.105     1.101 r  PULSER_0/cnt[15]_i_2/O
                         net (fo=15, routed)          1.371     2.472    PULSER_0/PEDGE_TRIG/FSM_sequential_fsm_reg
    SLICE_X33Y101        LUT6 (Prop_lut6_I0_O)        0.105     2.577 r  PULSER_0/PEDGE_TRIG/cnt[8]_i_1__26/O
                         net (fo=1, routed)           0.000     2.577    PULSER_0/cnt[8]
    SLICE_X33Y101        FDRE                                         r  PULSER_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.252     6.395    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/cnt_reg[8]/C
                         clock pessimism              0.466     6.861    
                         clock uncertainty           -0.121     6.740    
    SLICE_X33Y101        FDRE (Setup_fdre_C_D)        0.033     6.773    PULSER_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                  4.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 PULSER_0/trig_sync/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/trig_sync/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.562    -0.659    PULSER_0/trig_sync/clk_out3
    SLICE_X14Y113        FDRE                                         r  PULSER_0/trig_sync/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.495 r  PULSER_0/trig_sync/ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.440    PULSER_0/trig_sync/ff[0]
    SLICE_X14Y113        FDRE                                         r  PULSER_0/trig_sync/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.831    -0.897    PULSER_0/trig_sync/clk_out3
    SLICE_X14Y113        FDRE                                         r  PULSER_0/trig_sync/ff_reg[1]/C
                         clock pessimism              0.238    -0.659    
    SLICE_X14Y113        FDRE (Hold_fdre_C_D)         0.060    -0.599    PULSER_0/trig_sync/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 PULSER_0/PEDGE_TRIG/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.205%)  route 0.358ns (65.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.565    -0.656    PULSER_0/PEDGE_TRIG/clk_out3
    SLICE_X29Y102        FDRE                                         r  PULSER_0/PEDGE_TRIG/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  PULSER_0/PEDGE_TRIG/ff_reg/Q
                         net (fo=17, routed)          0.358    -0.157    PULSER_0/PEDGE_TRIG/ff
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  PULSER_0/PEDGE_TRIG/cnt[6]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.112    PULSER_0/cnt[6]
    SLICE_X31Y99         FDRE                                         r  PULSER_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.841    -0.888    PULSER_0/clk_out3
    SLICE_X31Y99         FDRE                                         r  PULSER_0/cnt_reg[6]/C
                         clock pessimism              0.508    -0.380    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092    -0.288    PULSER_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.611%)  route 0.384ns (67.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.563    -0.658    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.384    -0.132    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X31Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.087 r  PULSER_0/PEDGE_TRIG/cnt[4]_i_1__50/O
                         net (fo=1, routed)           0.000    -0.087    PULSER_0/cnt[4]
    SLICE_X31Y99         FDRE                                         r  PULSER_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.841    -0.888    PULSER_0/clk_out3
    SLICE_X31Y99         FDRE                                         r  PULSER_0/cnt_reg[4]/C
                         clock pessimism              0.508    -0.380    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.091    -0.289    PULSER_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.497%)  route 0.386ns (67.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.563    -0.658    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.386    -0.130    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X31Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.085 r  PULSER_0/PEDGE_TRIG/cnt[5]_i_1__50/O
                         net (fo=1, routed)           0.000    -0.085    PULSER_0/cnt[5]
    SLICE_X31Y99         FDRE                                         r  PULSER_0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.841    -0.888    PULSER_0/clk_out3
    SLICE_X31Y99         FDRE                                         r  PULSER_0/cnt_reg[5]/C
                         clock pessimism              0.508    -0.380    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092    -0.288    PULSER_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.292%)  route 0.216ns (53.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.563    -0.658    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.216    -0.301    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X36Y101        LUT6 (Prop_lut6_I1_O)        0.045    -0.256 r  PULSER_0/PEDGE_TRIG/cnt[11]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.256    PULSER_0/cnt[11]
    SLICE_X36Y101        FDRE                                         r  PULSER_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.833    -0.895    PULSER_0/clk_out3
    SLICE_X36Y101        FDRE                                         r  PULSER_0/cnt_reg[11]/C
                         clock pessimism              0.274    -0.621    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.091    -0.530    PULSER_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.787%)  route 0.220ns (54.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.563    -0.658    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.220    -0.297    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X36Y101        LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  PULSER_0/PEDGE_TRIG/cnt[15]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.252    PULSER_0/cnt[15]
    SLICE_X36Y101        FDRE                                         r  PULSER_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.833    -0.895    PULSER_0/clk_out3
    SLICE_X36Y101        FDRE                                         r  PULSER_0/cnt_reg[15]/C
                         clock pessimism              0.274    -0.621    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.092    -0.529    PULSER_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.567%)  route 0.465ns (71.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.563    -0.658    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.517 f  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.465    -0.052    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.007 r  PULSER_0/PEDGE_TRIG/cnt[1]_i_1__50/O
                         net (fo=1, routed)           0.000    -0.007    PULSER_0/cnt[1]
    SLICE_X39Y97         FDRE                                         r  PULSER_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.838    -0.891    PULSER_0/clk_out3
    SLICE_X39Y97         FDRE                                         r  PULSER_0/cnt_reg[1]/C
                         clock pessimism              0.508    -0.383    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.091    -0.292    PULSER_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.480%)  route 0.467ns (71.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.563    -0.658    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.517 f  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.467    -0.050    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.005 r  PULSER_0/PEDGE_TRIG/cnt[0]_i_1__51/O
                         net (fo=1, routed)           0.000    -0.005    PULSER_0/cnt[0]
    SLICE_X39Y97         FDRE                                         r  PULSER_0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.838    -0.891    PULSER_0/clk_out3
    SLICE_X39Y97         FDRE                                         r  PULSER_0/cnt_reg[0]/C
                         clock pessimism              0.508    -0.383    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.092    -0.291    PULSER_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.302%)  route 0.207ns (52.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.563    -0.658    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.207    -0.310    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X33Y101        LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  PULSER_0/PEDGE_TRIG/cnt[13]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.265    PULSER_0/cnt[13]
    SLICE_X33Y101        FDRE                                         r  PULSER_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.835    -0.894    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/cnt_reg[13]/C
                         clock pessimism              0.236    -0.658    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.092    -0.566    PULSER_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.302%)  route 0.207ns (52.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.563    -0.658    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.207    -0.310    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X33Y101        LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  PULSER_0/PEDGE_TRIG/cnt[8]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.265    PULSER_0/cnt[8]
    SLICE_X33Y101        FDRE                                         r  PULSER_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.835    -0.894    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/cnt_reg[8]/C
                         clock pessimism              0.236    -0.658    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.092    -0.566    PULSER_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y14     adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y18     adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y16     adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y24     adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y4      adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X77Y12     adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X77Y12     adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X77Y12     adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X77Y12     adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X76Y12     adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X76Y12     adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X76Y12     adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X76Y12     adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y17     adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y17     adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y17     adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y17     adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y17     adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y17     adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y32     adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y32     adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y32     adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y32     adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_idelay_discr_clk_wiz
  To Clock:  clkfbout_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y21   IDELAY_DISCR_CLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_lclk_adcclk_wiz
  To Clock:  clkfbout_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_lclk_adcclk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y22   LCLK_ADCCLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.379ns (12.809%)  route 2.580ns (87.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 6.678 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.579    -0.877    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y23         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y23         FDRE (Prop_fdre_C_Q)         0.379    -0.498 r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           2.580     2.082    adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[1]
    SLICE_X85Y37         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.475     6.678    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out1
    SLICE_X85Y37         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[1]/C
                         clock pessimism              0.131     6.809    
                         clock uncertainty           -0.646     6.163    
    SLICE_X85Y37         FDRE (Setup_fdre_C_D)       -0.059     6.104    adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          6.104    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.433ns (14.811%)  route 2.491ns (85.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 6.678 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.579    -0.877    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y23         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y23         FDRE (Prop_fdre_C_Q)         0.433    -0.444 r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           2.491     2.046    adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X84Y37         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.475     6.678    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y37         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism              0.131     6.809    
                         clock uncertainty           -0.646     6.163    
    SLICE_X84Y37         FDRE (Setup_fdre_C_D)       -0.012     6.151    adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          6.151    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[15].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.433ns (15.116%)  route 2.432ns (84.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 6.673 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.586    -0.870    adc_discr_iface_gen[15].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y18         FDRE                                         r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDRE (Prop_fdre_C_Q)         0.433    -0.437 r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           2.432     1.994    adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[4]
    SLICE_X84Y31         FDRE                                         r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.470     6.673    adc_discr_iface_gen[15].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y31         FDRE                                         r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism              0.131     6.804    
                         clock uncertainty           -0.646     6.158    
    SLICE_X84Y31         FDRE (Setup_fdre_C_D)       -0.012     6.146    adc_discr_iface_gen[15].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          6.146    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.433ns (15.162%)  route 2.423ns (84.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 6.678 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.579    -0.877    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y23         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y23         FDRE (Prop_fdre_C_Q)         0.433    -0.444 r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           2.423     1.979    adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[4]
    SLICE_X84Y37         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.475     6.678    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y37         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism              0.131     6.809    
                         clock uncertainty           -0.646     6.163    
    SLICE_X84Y37         FDRE (Setup_fdre_C_D)       -0.027     6.136    adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          6.136    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.379ns (13.551%)  route 2.418ns (86.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 6.653 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.588    -0.868    adc_discr_iface_gen[21].ADC_DISCR_CHAN/clk_out3
    SLICE_X78Y14         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y14         FDRE (Prop_fdre_C_Q)         0.379    -0.489 r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           2.418     1.929    adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[0]
    SLICE_X71Y24         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.450     6.653    adc_discr_iface_gen[21].ADC_DISCR_CHAN/clk_out1
    SLICE_X71Y24         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[0]/C
                         clock pessimism              0.131     6.784    
                         clock uncertainty           -0.646     6.138    
    SLICE_X71Y24         FDRE (Setup_fdre_C_D)       -0.042     6.096    adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          6.096    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.379ns (13.418%)  route 2.446ns (86.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 6.677 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.584    -0.872    adc_discr_iface_gen[13].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y20         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y20         FDRE (Prop_fdre_C_Q)         0.379    -0.493 r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           2.446     1.952    adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[2]
    SLICE_X84Y36         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.474     6.677    adc_discr_iface_gen[13].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y36         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[2]/C
                         clock pessimism              0.131     6.808    
                         clock uncertainty           -0.646     6.162    
    SLICE_X84Y36         FDRE (Setup_fdre_C_D)       -0.031     6.131    adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          6.131    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.379ns (13.644%)  route 2.399ns (86.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 6.675 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.589    -0.867    adc_discr_iface_gen[4].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y34         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y34         FDRE (Prop_fdre_C_Q)         0.379    -0.488 r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           2.399     1.911    adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[0]
    SLICE_X82Y34         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.472     6.675    adc_discr_iface_gen[4].ADC_DISCR_CHAN/clk_out1
    SLICE_X82Y34         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[0]/C
                         clock pessimism              0.131     6.806    
                         clock uncertainty           -0.646     6.160    
    SLICE_X82Y34         FDRE (Setup_fdre_C_D)       -0.042     6.118    adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -1.911    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.379ns (13.875%)  route 2.353ns (86.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 6.675 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.585    -0.871    adc_discr_iface_gen[10].ADC_DISCR_CHAN/CLK
    SLICE_X85Y30         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.379    -0.492 r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           2.353     1.860    adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[6]
    SLICE_X82Y34         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.472     6.675    adc_discr_iface_gen[10].ADC_DISCR_CHAN/clk_out1
    SLICE_X82Y34         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism              0.131     6.806    
                         clock uncertainty           -0.646     6.160    
    SLICE_X82Y34         FDRE (Setup_fdre_C_D)       -0.059     6.101    adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          6.101    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.379ns (14.019%)  route 2.324ns (85.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 6.666 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.591    -0.865    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out3
    SLICE_X81Y12         FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y12         FDRE (Prop_fdre_C_Q)         0.379    -0.486 r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           2.324     1.838    adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X76Y32         FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.463     6.666    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out1
    SLICE_X76Y32         FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism              0.131     6.797    
                         clock uncertainty           -0.646     6.151    
    SLICE_X76Y32         FDRE (Setup_fdre_C_D)       -0.004     6.147    adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          6.147    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[14].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.433ns (16.229%)  route 2.235ns (83.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.589    -0.867    adc_discr_iface_gen[14].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y15         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y15         FDRE (Prop_fdre_C_Q)         0.433    -0.434 r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           2.235     1.801    adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X84Y29         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.468     6.671    adc_discr_iface_gen[14].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y29         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism              0.131     6.802    
                         clock uncertainty           -0.646     6.156    
    SLICE_X84Y29         FDRE (Setup_fdre_C_D)       -0.027     6.129    adc_discr_iface_gen[14].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          6.129    
                         arrival time                          -1.801    
  -------------------------------------------------------------------
                         slack                                  4.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.304ns (23.753%)  route 0.976ns (76.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.471    -1.386    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out3
    SLICE_X78Y14         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y14         FDRE (Prop_fdre_C_Q)         0.304    -1.082 r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           0.976    -0.106    adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[6]
    SLICE_X68Y24         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.561    -0.831    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out1
    SLICE_X68Y24         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism             -0.131    -0.962    
                         clock uncertainty            0.646    -0.316    
    SLICE_X68Y24         FDRE (Hold_fdre_C_D)         0.128    -0.188    adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.304ns (23.874%)  route 0.969ns (76.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -1.393ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.464    -1.393    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out3
    SLICE_X77Y16         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y16         FDRE (Prop_fdre_C_Q)         0.304    -1.089 r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           0.969    -0.120    adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X59Y28         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.496    -0.896    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out1
    SLICE_X59Y28         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism             -0.131    -1.027    
                         clock uncertainty            0.646    -0.381    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.158    -0.223    adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.304ns (23.070%)  route 1.014ns (76.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.469    -1.388    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out3
    SLICE_X78Y17         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y17         FDRE (Prop_fdre_C_Q)         0.304    -1.084 r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           1.014    -0.071    adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[4]
    SLICE_X63Y29         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.498    -0.894    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out1
    SLICE_X63Y29         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism             -0.131    -1.025    
                         clock uncertainty            0.646    -0.379    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.138    -0.241    adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.304ns (22.765%)  route 1.031ns (77.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.469    -1.388    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out3
    SLICE_X78Y17         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y17         FDRE (Prop_fdre_C_Q)         0.304    -1.084 r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           1.031    -0.053    adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[0]
    SLICE_X63Y29         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.498    -0.894    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out1
    SLICE_X63Y29         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[0]/C
                         clock pessimism             -0.131    -1.025    
                         clock uncertainty            0.646    -0.379    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.136    -0.243    adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.347ns (25.274%)  route 1.026ns (74.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -1.393ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.464    -1.393    adc_discr_iface_gen[21].ADC_DISCR_CHAN/clk_out3
    SLICE_X76Y16         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y16         FDRE (Prop_fdre_C_Q)         0.347    -1.046 r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           1.026    -0.020    adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X56Y34         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.503    -0.889    adc_discr_iface_gen[21].ADC_DISCR_CHAN/clk_out1
    SLICE_X56Y34         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism             -0.131    -1.020    
                         clock uncertainty            0.646    -0.374    
    SLICE_X56Y34         FDRE (Hold_fdre_C_D)         0.162    -0.212    adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.304ns (21.395%)  route 1.117ns (78.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.465    -1.392    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out3
    SLICE_X75Y12         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y12         FDRE (Prop_fdre_C_Q)         0.304    -1.088 r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           1.117     0.029    adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X58Y31         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.500    -0.892    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out1
    SLICE_X58Y31         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism             -0.131    -1.023    
                         clock uncertainty            0.646    -0.377    
    SLICE_X58Y31         FDRE (Hold_fdre_C_D)         0.201    -0.176    adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.347ns (24.853%)  route 1.049ns (75.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.473    -1.384    adc_discr_iface_gen[23].ADC_DISCR_CHAN/clk_out3
    SLICE_X80Y12         FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y12         FDRE (Prop_fdre_C_Q)         0.347    -1.037 r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           1.049     0.012    adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[6]
    SLICE_X58Y25         FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.492    -0.900    adc_discr_iface_gen[23].ADC_DISCR_CHAN/clk_out1
    SLICE_X58Y25         FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism             -0.131    -1.031    
                         clock uncertainty            0.646    -0.385    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.191    -0.194    adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.347ns (25.086%)  route 1.036ns (74.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.465    -1.392    adc_discr_iface_gen[23].ADC_DISCR_CHAN/clk_out3
    SLICE_X74Y12         FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12         FDRE (Prop_fdre_C_Q)         0.347    -1.045 r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           1.036    -0.009    adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X61Y34         FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.503    -0.889    adc_discr_iface_gen[23].ADC_DISCR_CHAN/clk_out1
    SLICE_X61Y34         FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism             -0.131    -1.020    
                         clock uncertainty            0.646    -0.374    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.158    -0.216    adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.347ns (25.662%)  route 1.005ns (74.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -1.390ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.467    -1.390    adc_discr_iface_gen[21].ADC_DISCR_CHAN/clk_out3
    SLICE_X76Y12         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y12         FDRE (Prop_fdre_C_Q)         0.347    -1.043 r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           1.005    -0.038    adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X56Y26         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.493    -0.899    adc_discr_iface_gen[21].ADC_DISCR_CHAN/clk_out1
    SLICE_X56Y26         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism             -0.131    -1.030    
                         clock uncertainty            0.646    -0.384    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.136    -0.248    adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.279ns (20.342%)  route 1.093ns (79.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.474    -1.383    adc_discr_iface_gen[9].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y36         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.279    -1.104 r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           1.093    -0.012    adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X85Y44         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.597    -0.795    adc_discr_iface_gen[9].ADC_DISCR_CHAN/clk_out1
    SLICE_X85Y44         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism             -0.131    -0.926    
                         clock uncertainty            0.646    -0.280    
    SLICE_X85Y44         FDRE (Hold_fdre_C_D)         0.054    -0.226    adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.433ns (9.913%)  route 3.935ns (90.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.379    -1.013    XDOM_0/clk_out1
    SLICE_X34Y91         FDRE                                         r  XDOM_0/discr_io_reset_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.580 r  XDOM_0/discr_io_reset_reg[18]/Q
                         net (fo=2, routed)           3.935     3.355    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.479     6.622    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y4          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.601    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.433ns (10.017%)  route 3.890ns (89.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.379    -1.013    XDOM_0/clk_out1
    SLICE_X34Y91         FDRE                                         r  XDOM_0/discr_io_reset_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.580 r  XDOM_0/discr_io_reset_reg[22]/Q
                         net (fo=2, routed)           3.890     3.309    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y6          ISERDESE2                                    r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.479     6.622    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y6          ISERDESE2                                    r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.601    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 0.379ns (8.846%)  route 3.905ns (91.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.374    -1.018    XDOM_0/clk_out1
    SLICE_X47Y91         FDRE                                         r  XDOM_0/discr_io_reset_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.639 r  XDOM_0/discr_io_reset_reg[23]/Q
                         net (fo=2, routed)           3.905     3.266    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y2          ISERDESE2                                    r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.479     6.622    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y2          ISERDESE2                                    r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.601    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.433ns (10.528%)  route 3.680ns (89.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 6.620 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.379    -1.013    XDOM_0/clk_out1
    SLICE_X34Y91         FDRE                                         r  XDOM_0/discr_io_reset_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.580 r  XDOM_0/discr_io_reset_reg[21]/Q
                         net (fo=2, routed)           3.680     3.100    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y10         ISERDESE2                                    r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.477     6.620    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y10         ISERDESE2                                    r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.751    
                         clock uncertainty           -0.646     6.105    
    ILOGIC_X1Y10         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.599    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.599    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.433ns (10.700%)  route 3.614ns (89.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 6.616 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.379    -1.013    XDOM_0/clk_out1
    SLICE_X34Y91         FDRE                                         r  XDOM_0/discr_io_reset_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.580 r  XDOM_0/discr_io_reset_reg[16]/Q
                         net (fo=2, routed)           3.614     3.034    adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y16         ISERDESE2                                    r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.473     6.616    adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y16         ISERDESE2                                    r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.747    
                         clock uncertainty           -0.646     6.101    
    ILOGIC_X1Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.595    adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.433ns (10.708%)  route 3.611ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 6.617 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.376    -1.016    XDOM_0/clk_out1
    SLICE_X42Y93         FDRE                                         r  XDOM_0/discr_io_reset_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.433    -0.583 r  XDOM_0/discr_io_reset_reg[14]/Q
                         net (fo=2, routed)           3.611     3.027    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.474     6.617    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.748    
                         clock uncertainty           -0.646     6.102    
    ILOGIC_X1Y14         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.596    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.596    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.379ns (9.622%)  route 3.560ns (90.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.374    -1.018    XDOM_0/clk_out1
    SLICE_X47Y91         FDRE                                         r  XDOM_0/discr_io_reset_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.639 r  XDOM_0/discr_io_reset_reg[19]/Q
                         net (fo=2, routed)           3.560     2.921    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.478     6.621    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.752    
                         clock uncertainty           -0.646     6.106    
    ILOGIC_X1Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.600    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.379ns (9.638%)  route 3.553ns (90.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 6.619 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.374    -1.018    XDOM_0/clk_out1
    SLICE_X47Y91         FDRE                                         r  XDOM_0/discr_io_reset_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.639 r  XDOM_0/discr_io_reset_reg[20]/Q
                         net (fo=2, routed)           3.553     2.914    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y12         ISERDESE2                                    r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.476     6.619    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y12         ISERDESE2                                    r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.750    
                         clock uncertainty           -0.646     6.104    
    ILOGIC_X1Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.598    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.598    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.433ns (11.212%)  route 3.429ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 6.612 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.376    -1.016    XDOM_0/clk_out1
    SLICE_X42Y93         FDRE                                         r  XDOM_0/discr_io_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.433    -0.583 r  XDOM_0/discr_io_reset_reg[13]/Q
                         net (fo=2, routed)           3.429     2.846    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y20         ISERDESE2                                    r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.469     6.612    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y20         ISERDESE2                                    r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.743    
                         clock uncertainty           -0.646     6.097    
    ILOGIC_X1Y20         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.591    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.591    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.433ns (11.282%)  route 3.405ns (88.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 6.614 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.376    -1.016    XDOM_0/clk_out1
    SLICE_X42Y93         FDRE                                         r  XDOM_0/discr_io_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.433    -0.583 r  XDOM_0/discr_io_reset_reg[15]/Q
                         net (fo=2, routed)           3.405     2.822    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y18         ISERDESE2                                    r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.471     6.614    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.745    
                         clock uncertainty           -0.646     6.099    
    ILOGIC_X1Y18         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.593    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.593    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  2.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.388ns (25.968%)  route 1.106ns (74.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.095ns
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.269    -1.528    XDOM_0/clk_out1
    SLICE_X37Y98         FDRE                                         r  XDOM_0/pulser_width_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.304    -1.224 r  XDOM_0/pulser_width_reg[11]/Q
                         net (fo=2, routed)           1.106    -0.118    PULSER_0/PEDGE_TRIG/Q[11]
    SLICE_X36Y101        LUT6 (Prop_lut6_I3_O)        0.084    -0.034 r  PULSER_0/PEDGE_TRIG/cnt[11]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.034    PULSER_0/cnt[11]
    SLICE_X36Y101        FDRE                                         r  PULSER_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/clk_out3
    SLICE_X36Y101        FDRE                                         r  PULSER_0/cnt_reg[11]/C
                         clock pessimism             -0.131    -1.226    
                         clock uncertainty            0.646    -0.580    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.220    -0.360    PULSER_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.431ns (26.057%)  route 1.223ns (73.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.074ns
    Source Clock Delay      (SCD):    -1.546ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.251    -1.546    XDOM_0/clk_out1
    SLICE_X34Y100        FDRE                                         r  XDOM_0/pulser_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.347    -1.199 r  XDOM_0/pulser_width_reg[6]/Q
                         net (fo=2, routed)           1.223     0.024    PULSER_0/PEDGE_TRIG/Q[6]
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.084     0.108 r  PULSER_0/PEDGE_TRIG/cnt[6]_i_1__26/O
                         net (fo=1, routed)           0.000     0.108    PULSER_0/cnt[6]
    SLICE_X31Y99         FDRE                                         r  PULSER_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.382    -1.074    PULSER_0/clk_out3
    SLICE_X31Y99         FDRE                                         r  PULSER_0/cnt_reg[6]/C
                         clock pessimism             -0.131    -1.205    
                         clock uncertainty            0.646    -0.559    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.222    -0.337    PULSER_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 PULSER_0/trig_os/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/trig_sync/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.347ns (21.511%)  route 1.266ns (78.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.093ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.250    -1.547    PULSER_0/trig_os/clk_out1
    SLICE_X12Y115        FDRE                                         r  PULSER_0/trig_os/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDRE (Prop_fdre_C_Q)         0.347    -1.200 r  PULSER_0/trig_os/FSM_onehot_fsm_reg[2]/Q
                         net (fo=36, routed)          1.266     0.066    PULSER_0/trig_sync/D[0]
    SLICE_X14Y113        FDRE                                         r  PULSER_0/trig_sync/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.363    -1.093    PULSER_0/trig_sync/clk_out3
    SLICE_X14Y113        FDRE                                         r  PULSER_0/trig_sync/ff_reg[0]/C
                         clock pessimism             -0.131    -1.224    
                         clock uncertainty            0.646    -0.578    
    SLICE_X14Y113        FDRE (Hold_fdre_C_D)         0.187    -0.391    PULSER_0/trig_sync/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_io_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.164ns (13.345%)  route 1.065ns (86.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       0.566    -0.624    XDOM_0/clk_out1
    SLICE_X38Y95         FDRE                                         r  XDOM_0/pulser_io_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  XDOM_0/pulser_io_rst_reg[0]/Q
                         net (fo=2, routed)           1.065     0.605    PULSER_0/AFE_OUT/inst/io_reset
    OLOGIC_X1Y78         OSERDESE2                                    r  PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.857    -0.872    PULSER_0/AFE_OUT/inst/clk_div_in
    OLOGIC_X1Y78         OSERDESE2                                    r  PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism             -0.189    -1.061    
                         clock uncertainty            0.646    -0.415    
    OLOGIC_X1Y78         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.144    PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.388ns (22.609%)  route 1.328ns (77.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.075ns
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.269    -1.528    XDOM_0/clk_out1
    SLICE_X37Y98         FDRE                                         r  XDOM_0/pulser_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.304    -1.224 r  XDOM_0/pulser_width_reg[3]/Q
                         net (fo=2, routed)           1.328     0.104    PULSER_0/PEDGE_TRIG/Q[3]
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.084     0.188 r  PULSER_0/PEDGE_TRIG/cnt[3]_i_1__50/O
                         net (fo=1, routed)           0.000     0.188    PULSER_0/cnt[3]
    SLICE_X36Y99         FDRE                                         r  PULSER_0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.381    -1.075    PULSER_0/clk_out3
    SLICE_X36Y99         FDRE                                         r  PULSER_0/cnt_reg[3]/C
                         clock pessimism             -0.131    -1.206    
                         clock uncertainty            0.646    -0.560    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.222    -0.338    PULSER_0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.472ns (27.390%)  route 1.251ns (72.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.075ns
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.269    -1.528    XDOM_0/clk_out1
    SLICE_X37Y98         FDRE                                         r  XDOM_0/pulser_width_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.279    -1.249 r  XDOM_0/pulser_width_reg[9]/Q
                         net (fo=2, routed)           1.251     0.002    PULSER_0/PEDGE_TRIG/Q[9]
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.193     0.195 r  PULSER_0/PEDGE_TRIG/cnt[9]_i_1__26/O
                         net (fo=1, routed)           0.000     0.195    PULSER_0/cnt[9]
    SLICE_X36Y99         FDRE                                         r  PULSER_0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.381    -1.075    PULSER_0/clk_out3
    SLICE_X36Y99         FDRE                                         r  PULSER_0/cnt_reg[9]/C
                         clock pessimism             -0.131    -1.206    
                         clock uncertainty            0.646    -0.560    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.223    -0.337    PULSER_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.304ns (17.138%)  route 1.470ns (82.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.410    -1.387    XDOM_0/clk_out1
    SLICE_X26Y42         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.304    -1.083 r  XDOM_0/discr_bitslip_1_reg[7]/Q
                         net (fo=1, routed)           1.470     0.387    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y42         ISERDESE2                                    r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.598    -0.858    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y42         ISERDESE2                                    r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.989    
                         clock uncertainty            0.646    -0.343    
    ILOGIC_X1Y42         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.196    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.304ns (17.057%)  route 1.478ns (82.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -1.391ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.406    -1.391    XDOM_0/clk_out1
    SLICE_X32Y39         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.304    -1.087 r  XDOM_0/discr_bitslip_1_reg[2]/Q
                         net (fo=1, routed)           1.478     0.391    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.599    -0.857    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.988    
                         clock uncertainty            0.646    -0.342    
    ILOGIC_X1Y44         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.195    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.388ns (21.044%)  route 1.456ns (78.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.095ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.252    -1.545    XDOM_0/clk_out1
    SLICE_X33Y102        FDRE                                         r  XDOM_0/pulser_width_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.304    -1.241 r  XDOM_0/pulser_width_reg[12]/Q
                         net (fo=2, routed)           1.456     0.215    PULSER_0/PEDGE_TRIG/Q[12]
    SLICE_X34Y103        LUT6 (Prop_lut6_I3_O)        0.084     0.299 r  PULSER_0/PEDGE_TRIG/cnt[12]_i_1__26/O
                         net (fo=1, routed)           0.000     0.299    PULSER_0/cnt[12]
    SLICE_X34Y103        FDRE                                         r  PULSER_0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/clk_out3
    SLICE_X34Y103        FDRE                                         r  PULSER_0/cnt_reg[12]/C
                         clock pessimism             -0.131    -1.226    
                         clock uncertainty            0.646    -0.580    
    SLICE_X34Y103        FDRE (Hold_fdre_C_D)         0.271    -0.309    PULSER_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.388ns (21.555%)  route 1.412ns (78.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23753, routed)       1.252    -1.545    XDOM_0/clk_out1
    SLICE_X33Y102        FDRE                                         r  XDOM_0/pulser_width_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.304    -1.241 r  XDOM_0/pulser_width_reg[10]/Q
                         net (fo=2, routed)           1.412     0.171    PULSER_0/PEDGE_TRIG/Q[10]
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.084     0.255 r  PULSER_0/PEDGE_TRIG/cnt[10]_i_1__26/O
                         net (fo=1, routed)           0.000     0.255    PULSER_0/cnt[10]
    SLICE_X33Y101        FDRE                                         r  PULSER_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.362    -1.094    PULSER_0/clk_out3
    SLICE_X33Y101        FDRE                                         r  PULSER_0/cnt_reg[10]/C
                         clock pessimism             -0.131    -1.225    
                         clock uncertainty            0.646    -0.579    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.222    -0.357    PULSER_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.612    





