
ProiectSDTR2023.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1b4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  0800a358  0800a358  0001a358  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a7ec  0800a7ec  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a7ec  0800a7ec  0001a7ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a7f4  0800a7f4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a7f4  0800a7f4  0001a7f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a7f8  0800a7f8  0001a7f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a7fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b80  200001e0  0800a9dc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d60  0800a9dc  00024d60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c22f  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035d2  00000000  00000000  0003c43f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001730  00000000  00000000  0003fa18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001610  00000000  00000000  00041148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000484e  00000000  00000000  00042758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019825  00000000  00000000  00046fa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b9c3  00000000  00000000  000607cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fc18e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000074d4  00000000  00000000  000fc1e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a33c 	.word	0x0800a33c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800a33c 	.word	0x0800a33c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b974 	b.w	8000ef8 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468e      	mov	lr, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14d      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4694      	mov	ip, r2
 8000c3a:	d969      	bls.n	8000d10 <__udivmoddi4+0xe8>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b152      	cbz	r2, 8000c58 <__udivmoddi4+0x30>
 8000c42:	fa01 f302 	lsl.w	r3, r1, r2
 8000c46:	f1c2 0120 	rsb	r1, r2, #32
 8000c4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c52:	ea41 0e03 	orr.w	lr, r1, r3
 8000c56:	4094      	lsls	r4, r2
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	0c21      	lsrs	r1, r4, #16
 8000c5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c62:	fa1f f78c 	uxth.w	r7, ip
 8000c66:	fb08 e316 	mls	r3, r8, r6, lr
 8000c6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6e:	fb06 f107 	mul.w	r1, r6, r7
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7e:	f080 811f 	bcs.w	8000ec0 <__udivmoddi4+0x298>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 811c 	bls.w	8000ec0 <__udivmoddi4+0x298>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 f707 	mul.w	r7, r0, r7
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x92>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cac:	f080 810a 	bcs.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	f240 8107 	bls.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	1be4      	subs	r4, r4, r7
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa4>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xc2>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80ef 	beq.w	8000eba <__udivmoddi4+0x292>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x160>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd4>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80f9 	bhi.w	8000eee <__udivmoddi4+0x2c6>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	469e      	mov	lr, r3
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa4>
 8000d0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xec>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 8092 	bne.w	8000e42 <__udivmoddi4+0x21a>
 8000d1e:	eba1 010c 	sub.w	r1, r1, ip
 8000d22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d26:	fa1f fe8c 	uxth.w	lr, ip
 8000d2a:	2601      	movs	r6, #1
 8000d2c:	0c20      	lsrs	r0, r4, #16
 8000d2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d32:	fb07 1113 	mls	r1, r7, r3, r1
 8000d36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3a:	fb0e f003 	mul.w	r0, lr, r3
 8000d3e:	4288      	cmp	r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x12c>
 8000d42:	eb1c 0101 	adds.w	r1, ip, r1
 8000d46:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x12a>
 8000d4c:	4288      	cmp	r0, r1
 8000d4e:	f200 80cb 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d52:	4643      	mov	r3, r8
 8000d54:	1a09      	subs	r1, r1, r0
 8000d56:	b2a4      	uxth	r4, r4
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d64:	fb0e fe00 	mul.w	lr, lr, r0
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x156>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d74:	d202      	bcs.n	8000d7c <__udivmoddi4+0x154>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	f200 80bb 	bhi.w	8000ef2 <__udivmoddi4+0x2ca>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d86:	e79c      	b.n	8000cc2 <__udivmoddi4+0x9a>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d96:	fa20 f407 	lsr.w	r4, r0, r7
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	40f9      	lsrs	r1, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	fa00 f306 	lsl.w	r3, r0, r6
 8000daa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dae:	0c20      	lsrs	r0, r4, #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fb09 1118 	mls	r1, r9, r8, r1
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc6:	d90b      	bls.n	8000de0 <__udivmoddi4+0x1b8>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd0:	f080 8088 	bcs.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dd4:	4288      	cmp	r0, r1
 8000dd6:	f240 8085 	bls.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dda:	f1a8 0802 	sub.w	r8, r8, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000df0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df4:	458e      	cmp	lr, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1e2>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e00:	d26c      	bcs.n	8000edc <__udivmoddi4+0x2b4>
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d96a      	bls.n	8000edc <__udivmoddi4+0x2b4>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	42a1      	cmp	r1, r4
 8000e18:	46c8      	mov	r8, r9
 8000e1a:	46a6      	mov	lr, r4
 8000e1c:	d356      	bcc.n	8000ecc <__udivmoddi4+0x2a4>
 8000e1e:	d053      	beq.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x212>
 8000e22:	ebb3 0208 	subs.w	r2, r3, r8
 8000e26:	eb61 010e 	sbc.w	r1, r1, lr
 8000e2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e32:	40f1      	lsrs	r1, r6
 8000e34:	431f      	orrs	r7, r3
 8000e36:	e9c5 7100 	strd	r7, r1, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	f1c2 0320 	rsb	r3, r2, #32
 8000e46:	40d8      	lsrs	r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e50:	4091      	lsls	r1, r2
 8000e52:	4301      	orrs	r1, r0
 8000e54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e58:	fa1f fe8c 	uxth.w	lr, ip
 8000e5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e60:	fb07 3610 	mls	r6, r7, r0, r3
 8000e64:	0c0b      	lsrs	r3, r1, #16
 8000e66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	fa04 f402 	lsl.w	r4, r4, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x260>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e7e:	d22f      	bcs.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e80:	429e      	cmp	r6, r3
 8000e82:	d92d      	bls.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	b289      	uxth	r1, r1
 8000e8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e90:	fb07 3316 	mls	r3, r7, r6, r3
 8000e94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e98:	fb06 f30e 	mul.w	r3, r6, lr
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x28a>
 8000ea0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ea8:	d216      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d914      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eae:	3e02      	subs	r6, #2
 8000eb0:	4461      	add	r1, ip
 8000eb2:	1ac9      	subs	r1, r1, r3
 8000eb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb8:	e738      	b.n	8000d2c <__udivmoddi4+0x104>
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e705      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e3      	b.n	8000c8c <__udivmoddi4+0x64>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6f8      	b.n	8000cba <__udivmoddi4+0x92>
 8000ec8:	454b      	cmp	r3, r9
 8000eca:	d2a9      	bcs.n	8000e20 <__udivmoddi4+0x1f8>
 8000ecc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7a3      	b.n	8000e20 <__udivmoddi4+0x1f8>
 8000ed8:	4646      	mov	r6, r8
 8000eda:	e7ea      	b.n	8000eb2 <__udivmoddi4+0x28a>
 8000edc:	4620      	mov	r0, r4
 8000ede:	e794      	b.n	8000e0a <__udivmoddi4+0x1e2>
 8000ee0:	4640      	mov	r0, r8
 8000ee2:	e7d1      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ee4:	46d0      	mov	r8, sl
 8000ee6:	e77b      	b.n	8000de0 <__udivmoddi4+0x1b8>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	e732      	b.n	8000d54 <__udivmoddi4+0x12c>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e709      	b.n	8000d06 <__udivmoddi4+0xde>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e742      	b.n	8000d7e <__udivmoddi4+0x156>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8000f00:	f000 fd20 	bl	8001944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f04:	f000 f842 	bl	8000f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f08:	f000 f952 	bl	80011b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f0c:	f000 f926 	bl	800115c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000f10:	f000 f8a6 	bl	8001060 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000f14:	f000 f8d2 	bl	80010bc <MX_TIM1_Init>
  HAL_TIM_Base_Start(&htim1);
 8000f18:	4813      	ldr	r0, [pc, #76]	; (8000f68 <main+0x6c>)
 8000f1a:	f001 fe4b 	bl	8002bb4 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f1e:	f002 fe9f 	bl	8003c60 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  distanceSemaphoreHandle = osSemaphoreNew(1, 0, NULL);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2100      	movs	r1, #0
 8000f26:	2001      	movs	r0, #1
 8000f28:	f002 ff91 	bl	8003e4e <osSemaphoreNew>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	4a0f      	ldr	r2, [pc, #60]	; (8000f6c <main+0x70>)
 8000f30:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  distanceQueueHandle = osMessageQueueNew(1, sizeof(uint32_t), NULL);
 8000f32:	2200      	movs	r2, #0
 8000f34:	2104      	movs	r1, #4
 8000f36:	2001      	movs	r0, #1
 8000f38:	f003 f8a8 	bl	800408c <osMessageQueueNew>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	4a0c      	ldr	r2, [pc, #48]	; (8000f70 <main+0x74>)
 8000f40:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task1 */
  Task1Handle = osThreadNew(StartTask1, NULL, &Task1_attributes);
 8000f42:	4a0c      	ldr	r2, [pc, #48]	; (8000f74 <main+0x78>)
 8000f44:	2100      	movs	r1, #0
 8000f46:	480c      	ldr	r0, [pc, #48]	; (8000f78 <main+0x7c>)
 8000f48:	f002 fed4 	bl	8003cf4 <osThreadNew>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	4a0b      	ldr	r2, [pc, #44]	; (8000f7c <main+0x80>)
 8000f50:	6013      	str	r3, [r2, #0]

  /* creation of Task2 */
  Task2Handle = osThreadNew(StartTask2, NULL, &Task2_attributes);
 8000f52:	4a0b      	ldr	r2, [pc, #44]	; (8000f80 <main+0x84>)
 8000f54:	2100      	movs	r1, #0
 8000f56:	480b      	ldr	r0, [pc, #44]	; (8000f84 <main+0x88>)
 8000f58:	f002 fecc 	bl	8003cf4 <osThreadNew>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	4a0a      	ldr	r2, [pc, #40]	; (8000f88 <main+0x8c>)
 8000f60:	6013      	str	r3, [r2, #0]
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */

  osKernelStart();
 8000f62:	f002 fea1 	bl	8003ca8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f66:	e7fe      	b.n	8000f66 <main+0x6a>
 8000f68:	20000250 	.word	0x20000250
 8000f6c:	200002e4 	.word	0x200002e4
 8000f70:	200002e8 	.word	0x200002e8
 8000f74:	0800a3b0 	.word	0x0800a3b0
 8000f78:	08001269 	.word	0x08001269
 8000f7c:	200002dc 	.word	0x200002dc
 8000f80:	0800a3d4 	.word	0x0800a3d4
 8000f84:	08001355 	.word	0x08001355
 8000f88:	200002e0 	.word	0x200002e0

08000f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b094      	sub	sp, #80	; 0x50
 8000f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f92:	f107 0320 	add.w	r3, r7, #32
 8000f96:	2230      	movs	r2, #48	; 0x30
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f006 fb7f 	bl	800769e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa0:	f107 030c 	add.w	r3, r7, #12
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	60bb      	str	r3, [r7, #8]
 8000fb4:	4b28      	ldr	r3, [pc, #160]	; (8001058 <SystemClock_Config+0xcc>)
 8000fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb8:	4a27      	ldr	r2, [pc, #156]	; (8001058 <SystemClock_Config+0xcc>)
 8000fba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fbe:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc0:	4b25      	ldr	r3, [pc, #148]	; (8001058 <SystemClock_Config+0xcc>)
 8000fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fc8:	60bb      	str	r3, [r7, #8]
 8000fca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fcc:	2300      	movs	r3, #0
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	4b22      	ldr	r3, [pc, #136]	; (800105c <SystemClock_Config+0xd0>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fd8:	4a20      	ldr	r2, [pc, #128]	; (800105c <SystemClock_Config+0xd0>)
 8000fda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fde:	6013      	str	r3, [r2, #0]
 8000fe0:	4b1e      	ldr	r3, [pc, #120]	; (800105c <SystemClock_Config+0xd0>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fec:	2301      	movs	r3, #1
 8000fee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ff0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ff4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ffa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ffe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001000:	2308      	movs	r3, #8
 8001002:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001004:	23c0      	movs	r3, #192	; 0xc0
 8001006:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001008:	2304      	movs	r3, #4
 800100a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800100c:	2304      	movs	r3, #4
 800100e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001010:	f107 0320 	add.w	r3, r7, #32
 8001014:	4618      	mov	r0, r3
 8001016:	f001 f8b3 	bl	8002180 <HAL_RCC_OscConfig>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001020:	f000 f9e6 	bl	80013f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001024:	230f      	movs	r3, #15
 8001026:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001028:	2302      	movs	r3, #2
 800102a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800102c:	2380      	movs	r3, #128	; 0x80
 800102e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001030:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001034:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800103a:	f107 030c 	add.w	r3, r7, #12
 800103e:	2100      	movs	r1, #0
 8001040:	4618      	mov	r0, r3
 8001042:	f001 fb15 	bl	8002670 <HAL_RCC_ClockConfig>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800104c:	f000 f9d0 	bl	80013f0 <Error_Handler>
  }
}
 8001050:	bf00      	nop
 8001052:	3750      	adds	r7, #80	; 0x50
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40023800 	.word	0x40023800
 800105c:	40007000 	.word	0x40007000

08001060 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001064:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <MX_I2C1_Init+0x50>)
 8001066:	4a13      	ldr	r2, [pc, #76]	; (80010b4 <MX_I2C1_Init+0x54>)
 8001068:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800106a:	4b11      	ldr	r3, [pc, #68]	; (80010b0 <MX_I2C1_Init+0x50>)
 800106c:	4a12      	ldr	r2, [pc, #72]	; (80010b8 <MX_I2C1_Init+0x58>)
 800106e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001070:	4b0f      	ldr	r3, [pc, #60]	; (80010b0 <MX_I2C1_Init+0x50>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001076:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <MX_I2C1_Init+0x50>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800107c:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <MX_I2C1_Init+0x50>)
 800107e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001082:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001084:	4b0a      	ldr	r3, [pc, #40]	; (80010b0 <MX_I2C1_Init+0x50>)
 8001086:	2200      	movs	r2, #0
 8001088:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800108a:	4b09      	ldr	r3, [pc, #36]	; (80010b0 <MX_I2C1_Init+0x50>)
 800108c:	2200      	movs	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001090:	4b07      	ldr	r3, [pc, #28]	; (80010b0 <MX_I2C1_Init+0x50>)
 8001092:	2200      	movs	r2, #0
 8001094:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001096:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <MX_I2C1_Init+0x50>)
 8001098:	2200      	movs	r2, #0
 800109a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800109c:	4804      	ldr	r0, [pc, #16]	; (80010b0 <MX_I2C1_Init+0x50>)
 800109e:	f000 ff2b 	bl	8001ef8 <HAL_I2C_Init>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010a8:	f000 f9a2 	bl	80013f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	200001fc 	.word	0x200001fc
 80010b4:	40005400 	.word	0x40005400
 80010b8:	00061a80 	.word	0x00061a80

080010bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010c2:	f107 0308 	add.w	r3, r7, #8
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d0:	463b      	mov	r3, r7
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010d8:	4b1e      	ldr	r3, [pc, #120]	; (8001154 <MX_TIM1_Init+0x98>)
 80010da:	4a1f      	ldr	r2, [pc, #124]	; (8001158 <MX_TIM1_Init+0x9c>)
 80010dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80010de:	4b1d      	ldr	r3, [pc, #116]	; (8001154 <MX_TIM1_Init+0x98>)
 80010e0:	2247      	movs	r2, #71	; 0x47
 80010e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e4:	4b1b      	ldr	r3, [pc, #108]	; (8001154 <MX_TIM1_Init+0x98>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80010ea:	4b1a      	ldr	r3, [pc, #104]	; (8001154 <MX_TIM1_Init+0x98>)
 80010ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f2:	4b18      	ldr	r3, [pc, #96]	; (8001154 <MX_TIM1_Init+0x98>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010f8:	4b16      	ldr	r3, [pc, #88]	; (8001154 <MX_TIM1_Init+0x98>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010fe:	4b15      	ldr	r3, [pc, #84]	; (8001154 <MX_TIM1_Init+0x98>)
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001104:	4813      	ldr	r0, [pc, #76]	; (8001154 <MX_TIM1_Init+0x98>)
 8001106:	f001 fd05 	bl	8002b14 <HAL_TIM_Base_Init>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001110:	f000 f96e 	bl	80013f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001114:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001118:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800111a:	f107 0308 	add.w	r3, r7, #8
 800111e:	4619      	mov	r1, r3
 8001120:	480c      	ldr	r0, [pc, #48]	; (8001154 <MX_TIM1_Init+0x98>)
 8001122:	f001 ff0b 	bl	8002f3c <HAL_TIM_ConfigClockSource>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800112c:	f000 f960 	bl	80013f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001130:	2300      	movs	r3, #0
 8001132:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001134:	2300      	movs	r3, #0
 8001136:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001138:	463b      	mov	r3, r7
 800113a:	4619      	mov	r1, r3
 800113c:	4805      	ldr	r0, [pc, #20]	; (8001154 <MX_TIM1_Init+0x98>)
 800113e:	f002 f907 	bl	8003350 <HAL_TIMEx_MasterConfigSynchronization>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001148:	f000 f952 	bl	80013f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800114c:	bf00      	nop
 800114e:	3718      	adds	r7, #24
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	20000250 	.word	0x20000250
 8001158:	40010000 	.word	0x40010000

0800115c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001160:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <MX_USART2_UART_Init+0x4c>)
 8001162:	4a12      	ldr	r2, [pc, #72]	; (80011ac <MX_USART2_UART_Init+0x50>)
 8001164:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001166:	4b10      	ldr	r3, [pc, #64]	; (80011a8 <MX_USART2_UART_Init+0x4c>)
 8001168:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800116c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800116e:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <MX_USART2_UART_Init+0x4c>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001174:	4b0c      	ldr	r3, [pc, #48]	; (80011a8 <MX_USART2_UART_Init+0x4c>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800117a:	4b0b      	ldr	r3, [pc, #44]	; (80011a8 <MX_USART2_UART_Init+0x4c>)
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8001180:	4b09      	ldr	r3, [pc, #36]	; (80011a8 <MX_USART2_UART_Init+0x4c>)
 8001182:	2208      	movs	r2, #8
 8001184:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001186:	4b08      	ldr	r3, [pc, #32]	; (80011a8 <MX_USART2_UART_Init+0x4c>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800118c:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <MX_USART2_UART_Init+0x4c>)
 800118e:	2200      	movs	r2, #0
 8001190:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001192:	4805      	ldr	r0, [pc, #20]	; (80011a8 <MX_USART2_UART_Init+0x4c>)
 8001194:	f002 f95e 	bl	8003454 <HAL_UART_Init>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800119e:	f000 f927 	bl	80013f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000298 	.word	0x20000298
 80011ac:	40004400 	.word	0x40004400

080011b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b088      	sub	sp, #32
 80011b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b6:	f107 030c 	add.w	r3, r7, #12
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
 80011c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	60bb      	str	r3, [r7, #8]
 80011ca:	4b25      	ldr	r3, [pc, #148]	; (8001260 <MX_GPIO_Init+0xb0>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	4a24      	ldr	r2, [pc, #144]	; (8001260 <MX_GPIO_Init+0xb0>)
 80011d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011d4:	6313      	str	r3, [r2, #48]	; 0x30
 80011d6:	4b22      	ldr	r3, [pc, #136]	; (8001260 <MX_GPIO_Init+0xb0>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	607b      	str	r3, [r7, #4]
 80011e6:	4b1e      	ldr	r3, [pc, #120]	; (8001260 <MX_GPIO_Init+0xb0>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ea:	4a1d      	ldr	r2, [pc, #116]	; (8001260 <MX_GPIO_Init+0xb0>)
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	6313      	str	r3, [r2, #48]	; 0x30
 80011f2:	4b1b      	ldr	r3, [pc, #108]	; (8001260 <MX_GPIO_Init+0xb0>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	603b      	str	r3, [r7, #0]
 8001202:	4b17      	ldr	r3, [pc, #92]	; (8001260 <MX_GPIO_Init+0xb0>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	4a16      	ldr	r2, [pc, #88]	; (8001260 <MX_GPIO_Init+0xb0>)
 8001208:	f043 0302 	orr.w	r3, r3, #2
 800120c:	6313      	str	r3, [r2, #48]	; 0x30
 800120e:	4b14      	ldr	r3, [pc, #80]	; (8001260 <MX_GPIO_Init+0xb0>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	603b      	str	r3, [r7, #0]
 8001218:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800121a:	2200      	movs	r2, #0
 800121c:	2110      	movs	r1, #16
 800121e:	4811      	ldr	r0, [pc, #68]	; (8001264 <MX_GPIO_Init+0xb4>)
 8001220:	f000 fe50 	bl	8001ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001224:	2310      	movs	r3, #16
 8001226:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001228:	2301      	movs	r3, #1
 800122a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001230:	2300      	movs	r3, #0
 8001232:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001234:	f107 030c 	add.w	r3, r7, #12
 8001238:	4619      	mov	r1, r3
 800123a:	480a      	ldr	r0, [pc, #40]	; (8001264 <MX_GPIO_Init+0xb4>)
 800123c:	f000 fca6 	bl	8001b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001240:	2380      	movs	r3, #128	; 0x80
 8001242:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001244:	2300      	movs	r3, #0
 8001246:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	4619      	mov	r1, r3
 8001252:	4804      	ldr	r0, [pc, #16]	; (8001264 <MX_GPIO_Init+0xb4>)
 8001254:	f000 fc9a 	bl	8001b8c <HAL_GPIO_Init>

}
 8001258:	bf00      	nop
 800125a:	3720      	adds	r7, #32
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	40023800 	.word	0x40023800
 8001264:	40020000 	.word	0x40020000

08001268 <StartTask1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask1 */
void StartTask1(void *argument)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	uint32_t timer;
	uint32_t distanceTimer = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
  for (;;)
  {
	  //Trimite un puls pe pinul de Trigger: PA4
	 	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001274:	2201      	movs	r2, #1
 8001276:	2110      	movs	r1, #16
 8001278:	4831      	ldr	r0, [pc, #196]	; (8001340 <StartTask1+0xd8>)
 800127a:	f000 fe23 	bl	8001ec4 <HAL_GPIO_WritePin>
	 	   osDelay(1); // Wait for 1ms
 800127e:	2001      	movs	r0, #1
 8001280:	f002 fdca 	bl	8003e18 <osDelay>
	 	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001284:	2200      	movs	r2, #0
 8001286:	2110      	movs	r1, #16
 8001288:	482d      	ldr	r0, [pc, #180]	; (8001340 <StartTask1+0xd8>)
 800128a:	f000 fe1b 	bl	8001ec4 <HAL_GPIO_WritePin>

	 	   // Asteapta ca Echo sa fie activ: PA7
	 	   timer = HAL_GetTick();
 800128e:	f000 fb8f 	bl	80019b0 <HAL_GetTick>
 8001292:	6138      	str	r0, [r7, #16]
	 	   while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_RESET && (HAL_GetTick() - timer) < 10);
 8001294:	bf00      	nop
 8001296:	2180      	movs	r1, #128	; 0x80
 8001298:	4829      	ldr	r0, [pc, #164]	; (8001340 <StartTask1+0xd8>)
 800129a:	f000 fdfb 	bl	8001e94 <HAL_GPIO_ReadPin>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d106      	bne.n	80012b2 <StartTask1+0x4a>
 80012a4:	f000 fb84 	bl	80019b0 <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b09      	cmp	r3, #9
 80012b0:	d9f1      	bls.n	8001296 <StartTask1+0x2e>

	 	   // Masoara timpul cat echo este high cu ajutorul TIM1
	 	   __HAL_TIM_SET_COUNTER(&htim1, 0);
 80012b2:	4b24      	ldr	r3, [pc, #144]	; (8001344 <StartTask1+0xdc>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	2200      	movs	r2, #0
 80012b8:	625a      	str	r2, [r3, #36]	; 0x24
	 	   timer = HAL_GetTick();
 80012ba:	f000 fb79 	bl	80019b0 <HAL_GetTick>
 80012be:	6138      	str	r0, [r7, #16]
	 	   while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_SET && (HAL_GetTick() - timer) < 50);
 80012c0:	bf00      	nop
 80012c2:	2180      	movs	r1, #128	; 0x80
 80012c4:	481e      	ldr	r0, [pc, #120]	; (8001340 <StartTask1+0xd8>)
 80012c6:	f000 fde5 	bl	8001e94 <HAL_GPIO_ReadPin>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d106      	bne.n	80012de <StartTask1+0x76>
 80012d0:	f000 fb6e 	bl	80019b0 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	2b31      	cmp	r3, #49	; 0x31
 80012dc:	d9f1      	bls.n	80012c2 <StartTask1+0x5a>
	 	   distanceTimer = __HAL_TIM_GET_COUNTER(&htim1);
 80012de:	4b19      	ldr	r3, [pc, #100]	; (8001344 <StartTask1+0xdc>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e4:	617b      	str	r3, [r7, #20]
	 	   timer = 0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	613b      	str	r3, [r7, #16]
	 	   // calcularea distantei folosind urmatoarea formula: timpul cat semnalul de echo este high inmultit cu jumatate din viteza sunetului
	 	   calculatedDistance = (distanceTimer * 0.0343) ;
 80012ea:	6978      	ldr	r0, [r7, #20]
 80012ec:	f7ff f912 	bl	8000514 <__aeabi_ui2d>
 80012f0:	a311      	add	r3, pc, #68	; (adr r3, 8001338 <StartTask1+0xd0>)
 80012f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f6:	f7ff f987 	bl	8000608 <__aeabi_dmul>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	4610      	mov	r0, r2
 8001300:	4619      	mov	r1, r3
 8001302:	f7ff fc59 	bl	8000bb8 <__aeabi_d2uiz>
 8001306:	4603      	mov	r3, r0
 8001308:	4a0f      	ldr	r2, [pc, #60]	; (8001348 <StartTask1+0xe0>)
 800130a:	6013      	str	r3, [r2, #0]

	 	   //Trimite distanta masurata catre task-ul 2 cu ajutorul unei cozi
	 	   uint32_t tempDistance = calculatedDistance;
 800130c:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <StartTask1+0xe0>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	60fb      	str	r3, [r7, #12]
	 	   osMessageQueuePut(distanceQueueHandle, &tempDistance, 0, 0);
 8001312:	4b0e      	ldr	r3, [pc, #56]	; (800134c <StartTask1+0xe4>)
 8001314:	6818      	ldr	r0, [r3, #0]
 8001316:	f107 010c 	add.w	r1, r7, #12
 800131a:	2300      	movs	r3, #0
 800131c:	2200      	movs	r2, #0
 800131e:	f002 ff29 	bl	8004174 <osMessageQueuePut>
	 	   osSemaphoreRelease(distanceSemaphoreHandle);
 8001322:	4b0b      	ldr	r3, [pc, #44]	; (8001350 <StartTask1+0xe8>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4618      	mov	r0, r3
 8001328:	f002 fe6c 	bl	8004004 <osSemaphoreRelease>

	 	   osDelay(500);
 800132c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001330:	f002 fd72 	bl	8003e18 <osDelay>
  {
 8001334:	e79e      	b.n	8001274 <StartTask1+0xc>
 8001336:	bf00      	nop
 8001338:	04816f00 	.word	0x04816f00
 800133c:	3fa18fc5 	.word	0x3fa18fc5
 8001340:	40020000 	.word	0x40020000
 8001344:	20000250 	.word	0x20000250
 8001348:	200002ec 	.word	0x200002ec
 800134c:	200002e8 	.word	0x200002e8
 8001350:	200002e4 	.word	0x200002e4

08001354 <StartTask2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask2 */
void StartTask2(void *argument)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b090      	sub	sp, #64	; 0x40
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
	char uartData[50];

	for(;;)
	{
	  //  Asteapta taskul anterior sa fie gata si elibereaza semaforul
	  osSemaphoreAcquire(distanceSemaphoreHandle, osWaitForever);
 800135c:	4b17      	ldr	r3, [pc, #92]	; (80013bc <StartTask2+0x68>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f04f 31ff 	mov.w	r1, #4294967295
 8001364:	4618      	mov	r0, r3
 8001366:	f002 fdfb 	bl	8003f60 <osSemaphoreAcquire>

	  // Primeste disntanta de la coada
	  if (osMessageQueueGet(distanceQueueHandle, &receivedDistance, NULL, osWaitForever) == osOK)
 800136a:	4b15      	ldr	r3, [pc, #84]	; (80013c0 <StartTask2+0x6c>)
 800136c:	6818      	ldr	r0, [r3, #0]
 800136e:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8001372:	f04f 33ff 	mov.w	r3, #4294967295
 8001376:	2200      	movs	r2, #0
 8001378:	f002 ff5c 	bl	8004234 <osMessageQueueGet>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d114      	bne.n	80013ac <StartTask2+0x58>
	  {
	    //Scrie informatia de transmis in uartData si transmite prin UART: UART2 cu pinii PA2 si PA3
	    sprintf(uartData, "Distanta calculata aproximativa este: %lu cm\r\n", receivedDistance);
 8001382:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001384:	f107 0308 	add.w	r3, r7, #8
 8001388:	490e      	ldr	r1, [pc, #56]	; (80013c4 <StartTask2+0x70>)
 800138a:	4618      	mov	r0, r3
 800138c:	f006 ff08 	bl	80081a0 <siprintf>
	    HAL_UART_Transmit(&huart2, (uint8_t *)uartData, strlen(uartData), 100);
 8001390:	f107 0308 	add.w	r3, r7, #8
 8001394:	4618      	mov	r0, r3
 8001396:	f7fe ff23 	bl	80001e0 <strlen>
 800139a:	4603      	mov	r3, r0
 800139c:	b29a      	uxth	r2, r3
 800139e:	f107 0108 	add.w	r1, r7, #8
 80013a2:	2364      	movs	r3, #100	; 0x64
 80013a4:	4808      	ldr	r0, [pc, #32]	; (80013c8 <StartTask2+0x74>)
 80013a6:	f002 f8a2 	bl	80034ee <HAL_UART_Transmit>
 80013aa:	e001      	b.n	80013b0 <StartTask2+0x5c>
	  }
	  else
	  {
	    // Handle error when receiving data from the queue
	    Error_Handler();
 80013ac:	f000 f820 	bl	80013f0 <Error_Handler>
	  }

	  osDelay(1000); // Adjust as needed
 80013b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013b4:	f002 fd30 	bl	8003e18 <osDelay>
	  osSemaphoreAcquire(distanceSemaphoreHandle, osWaitForever);
 80013b8:	e7d0      	b.n	800135c <StartTask2+0x8>
 80013ba:	bf00      	nop
 80013bc:	200002e4 	.word	0x200002e4
 80013c0:	200002e8 	.word	0x200002e8
 80013c4:	0800a368 	.word	0x0800a368
 80013c8:	20000298 	.word	0x20000298

080013cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a04      	ldr	r2, [pc, #16]	; (80013ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d101      	bne.n	80013e2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013de:	f000 fad3 	bl	8001988 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40000c00 	.word	0x40000c00

080013f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013f4:	b672      	cpsid	i
}
 80013f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013f8:	e7fe      	b.n	80013f8 <Error_Handler+0x8>
	...

080013fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	4b12      	ldr	r3, [pc, #72]	; (8001450 <HAL_MspInit+0x54>)
 8001408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140a:	4a11      	ldr	r2, [pc, #68]	; (8001450 <HAL_MspInit+0x54>)
 800140c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001410:	6453      	str	r3, [r2, #68]	; 0x44
 8001412:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <HAL_MspInit+0x54>)
 8001414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001416:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	603b      	str	r3, [r7, #0]
 8001422:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <HAL_MspInit+0x54>)
 8001424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001426:	4a0a      	ldr	r2, [pc, #40]	; (8001450 <HAL_MspInit+0x54>)
 8001428:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800142c:	6413      	str	r3, [r2, #64]	; 0x40
 800142e:	4b08      	ldr	r3, [pc, #32]	; (8001450 <HAL_MspInit+0x54>)
 8001430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001436:	603b      	str	r3, [r7, #0]
 8001438:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800143a:	2200      	movs	r2, #0
 800143c:	210f      	movs	r1, #15
 800143e:	f06f 0001 	mvn.w	r0, #1
 8001442:	f000 fb79 	bl	8001b38 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40023800 	.word	0x40023800

08001454 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	; 0x28
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a19      	ldr	r2, [pc, #100]	; (80014d8 <HAL_I2C_MspInit+0x84>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d12b      	bne.n	80014ce <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	613b      	str	r3, [r7, #16]
 800147a:	4b18      	ldr	r3, [pc, #96]	; (80014dc <HAL_I2C_MspInit+0x88>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	4a17      	ldr	r2, [pc, #92]	; (80014dc <HAL_I2C_MspInit+0x88>)
 8001480:	f043 0302 	orr.w	r3, r3, #2
 8001484:	6313      	str	r3, [r2, #48]	; 0x30
 8001486:	4b15      	ldr	r3, [pc, #84]	; (80014dc <HAL_I2C_MspInit+0x88>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001492:	23c0      	movs	r3, #192	; 0xc0
 8001494:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001496:	2312      	movs	r3, #18
 8001498:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149e:	2303      	movs	r3, #3
 80014a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014a2:	2304      	movs	r3, #4
 80014a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a6:	f107 0314 	add.w	r3, r7, #20
 80014aa:	4619      	mov	r1, r3
 80014ac:	480c      	ldr	r0, [pc, #48]	; (80014e0 <HAL_I2C_MspInit+0x8c>)
 80014ae:	f000 fb6d 	bl	8001b8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	4b09      	ldr	r3, [pc, #36]	; (80014dc <HAL_I2C_MspInit+0x88>)
 80014b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ba:	4a08      	ldr	r2, [pc, #32]	; (80014dc <HAL_I2C_MspInit+0x88>)
 80014bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014c0:	6413      	str	r3, [r2, #64]	; 0x40
 80014c2:	4b06      	ldr	r3, [pc, #24]	; (80014dc <HAL_I2C_MspInit+0x88>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80014ce:	bf00      	nop
 80014d0:	3728      	adds	r7, #40	; 0x28
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40005400 	.word	0x40005400
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40020400 	.word	0x40020400

080014e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a0b      	ldr	r2, [pc, #44]	; (8001520 <HAL_TIM_Base_MspInit+0x3c>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d10d      	bne.n	8001512 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60fb      	str	r3, [r7, #12]
 80014fa:	4b0a      	ldr	r3, [pc, #40]	; (8001524 <HAL_TIM_Base_MspInit+0x40>)
 80014fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fe:	4a09      	ldr	r2, [pc, #36]	; (8001524 <HAL_TIM_Base_MspInit+0x40>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	6453      	str	r3, [r2, #68]	; 0x44
 8001506:	4b07      	ldr	r3, [pc, #28]	; (8001524 <HAL_TIM_Base_MspInit+0x40>)
 8001508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001512:	bf00      	nop
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40010000 	.word	0x40010000
 8001524:	40023800 	.word	0x40023800

08001528 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b08a      	sub	sp, #40	; 0x28
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a19      	ldr	r2, [pc, #100]	; (80015ac <HAL_UART_MspInit+0x84>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d12b      	bne.n	80015a2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
 800154e:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <HAL_UART_MspInit+0x88>)
 8001550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001552:	4a17      	ldr	r2, [pc, #92]	; (80015b0 <HAL_UART_MspInit+0x88>)
 8001554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001558:	6413      	str	r3, [r2, #64]	; 0x40
 800155a:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <HAL_UART_MspInit+0x88>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001562:	613b      	str	r3, [r7, #16]
 8001564:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <HAL_UART_MspInit+0x88>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	4a10      	ldr	r2, [pc, #64]	; (80015b0 <HAL_UART_MspInit+0x88>)
 8001570:	f043 0301 	orr.w	r3, r3, #1
 8001574:	6313      	str	r3, [r2, #48]	; 0x30
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <HAL_UART_MspInit+0x88>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	f003 0301 	and.w	r3, r3, #1
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001582:	230c      	movs	r3, #12
 8001584:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001586:	2302      	movs	r3, #2
 8001588:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158e:	2303      	movs	r3, #3
 8001590:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001592:	2307      	movs	r3, #7
 8001594:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001596:	f107 0314 	add.w	r3, r7, #20
 800159a:	4619      	mov	r1, r3
 800159c:	4805      	ldr	r0, [pc, #20]	; (80015b4 <HAL_UART_MspInit+0x8c>)
 800159e:	f000 faf5 	bl	8001b8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80015a2:	bf00      	nop
 80015a4:	3728      	adds	r7, #40	; 0x28
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40004400 	.word	0x40004400
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40020000 	.word	0x40020000

080015b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b08e      	sub	sp, #56	; 0x38
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80015c0:	2300      	movs	r3, #0
 80015c2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80015c4:	2300      	movs	r3, #0
 80015c6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 80015c8:	2300      	movs	r3, #0
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	4b33      	ldr	r3, [pc, #204]	; (800169c <HAL_InitTick+0xe4>)
 80015ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d0:	4a32      	ldr	r2, [pc, #200]	; (800169c <HAL_InitTick+0xe4>)
 80015d2:	f043 0308 	orr.w	r3, r3, #8
 80015d6:	6413      	str	r3, [r2, #64]	; 0x40
 80015d8:	4b30      	ldr	r3, [pc, #192]	; (800169c <HAL_InitTick+0xe4>)
 80015da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015dc:	f003 0308 	and.w	r3, r3, #8
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015e4:	f107 0210 	add.w	r2, r7, #16
 80015e8:	f107 0314 	add.w	r3, r7, #20
 80015ec:	4611      	mov	r1, r2
 80015ee:	4618      	mov	r0, r3
 80015f0:	f001 fa5e 	bl	8002ab0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80015f4:	6a3b      	ldr	r3, [r7, #32]
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80015f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d103      	bne.n	8001606 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80015fe:	f001 fa2f 	bl	8002a60 <HAL_RCC_GetPCLK1Freq>
 8001602:	6378      	str	r0, [r7, #52]	; 0x34
 8001604:	e004      	b.n	8001610 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001606:	f001 fa2b 	bl	8002a60 <HAL_RCC_GetPCLK1Freq>
 800160a:	4603      	mov	r3, r0
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001612:	4a23      	ldr	r2, [pc, #140]	; (80016a0 <HAL_InitTick+0xe8>)
 8001614:	fba2 2303 	umull	r2, r3, r2, r3
 8001618:	0c9b      	lsrs	r3, r3, #18
 800161a:	3b01      	subs	r3, #1
 800161c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 800161e:	4b21      	ldr	r3, [pc, #132]	; (80016a4 <HAL_InitTick+0xec>)
 8001620:	4a21      	ldr	r2, [pc, #132]	; (80016a8 <HAL_InitTick+0xf0>)
 8001622:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8001624:	4b1f      	ldr	r3, [pc, #124]	; (80016a4 <HAL_InitTick+0xec>)
 8001626:	f240 32e7 	movw	r2, #999	; 0x3e7
 800162a:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 800162c:	4a1d      	ldr	r2, [pc, #116]	; (80016a4 <HAL_InitTick+0xec>)
 800162e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001630:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8001632:	4b1c      	ldr	r3, [pc, #112]	; (80016a4 <HAL_InitTick+0xec>)
 8001634:	2200      	movs	r2, #0
 8001636:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001638:	4b1a      	ldr	r3, [pc, #104]	; (80016a4 <HAL_InitTick+0xec>)
 800163a:	2200      	movs	r2, #0
 800163c:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800163e:	4b19      	ldr	r3, [pc, #100]	; (80016a4 <HAL_InitTick+0xec>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8001644:	4817      	ldr	r0, [pc, #92]	; (80016a4 <HAL_InitTick+0xec>)
 8001646:	f001 fa65 	bl	8002b14 <HAL_TIM_Base_Init>
 800164a:	4603      	mov	r3, r0
 800164c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001650:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001654:	2b00      	cmp	r3, #0
 8001656:	d11b      	bne.n	8001690 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8001658:	4812      	ldr	r0, [pc, #72]	; (80016a4 <HAL_InitTick+0xec>)
 800165a:	f001 fb05 	bl	8002c68 <HAL_TIM_Base_Start_IT>
 800165e:	4603      	mov	r3, r0
 8001660:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001664:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001668:	2b00      	cmp	r3, #0
 800166a:	d111      	bne.n	8001690 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800166c:	2032      	movs	r0, #50	; 0x32
 800166e:	f000 fa7f 	bl	8001b70 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b0f      	cmp	r3, #15
 8001676:	d808      	bhi.n	800168a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8001678:	2200      	movs	r2, #0
 800167a:	6879      	ldr	r1, [r7, #4]
 800167c:	2032      	movs	r0, #50	; 0x32
 800167e:	f000 fa5b 	bl	8001b38 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001682:	4a0a      	ldr	r2, [pc, #40]	; (80016ac <HAL_InitTick+0xf4>)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6013      	str	r3, [r2, #0]
 8001688:	e002      	b.n	8001690 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001690:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001694:	4618      	mov	r0, r3
 8001696:	3738      	adds	r7, #56	; 0x38
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40023800 	.word	0x40023800
 80016a0:	431bde83 	.word	0x431bde83
 80016a4:	200002f0 	.word	0x200002f0
 80016a8:	40000c00 	.word	0x40000c00
 80016ac:	20000004 	.word	0x20000004

080016b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016b4:	e7fe      	b.n	80016b4 <NMI_Handler+0x4>

080016b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016b6:	b480      	push	{r7}
 80016b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ba:	e7fe      	b.n	80016ba <HardFault_Handler+0x4>

080016bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c0:	e7fe      	b.n	80016c0 <MemManage_Handler+0x4>

080016c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016c6:	e7fe      	b.n	80016c6 <BusFault_Handler+0x4>

080016c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016cc:	e7fe      	b.n	80016cc <UsageFault_Handler+0x4>

080016ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ce:	b480      	push	{r7}
 80016d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80016e0:	4802      	ldr	r0, [pc, #8]	; (80016ec <TIM5_IRQHandler+0x10>)
 80016e2:	f001 fb23 	bl	8002d2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	200002f0 	.word	0x200002f0

080016f0 <ITM_SendChar>:
//ITM Register Address
#define ITM_STIMULUS_PORT0		*((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN			*((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	71fb      	strb	r3, [r7, #7]
	// Enable TRCENA
	DEMCR |= (1<<24);
 80016fa:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <ITM_SendChar+0x48>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a0e      	ldr	r2, [pc, #56]	; (8001738 <ITM_SendChar+0x48>)
 8001700:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001704:	6013      	str	r3, [r2, #0]

	// Enable Stimulus Port0
	ITM_TRACE_EN |= (1<<0);
 8001706:	4b0d      	ldr	r3, [pc, #52]	; (800173c <ITM_SendChar+0x4c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a0c      	ldr	r2, [pc, #48]	; (800173c <ITM_SendChar+0x4c>)
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	6013      	str	r3, [r2, #0]

	// Read FIFO Status in bit[0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001712:	bf00      	nop
 8001714:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	2b00      	cmp	r3, #0
 8001720:	d0f8      	beq.n	8001714 <ITM_SendChar+0x24>

	// Write to ITM Stimulus Port0
	ITM_STIMULUS_PORT0 = ch;
 8001722:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8001726:	79fb      	ldrb	r3, [r7, #7]
 8001728:	6013      	str	r3, [r2, #0]
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	e000edfc 	.word	0xe000edfc
 800173c:	e0000e00 	.word	0xe0000e00

08001740 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
	return 1;
 8001744:	2301      	movs	r3, #1
}
 8001746:	4618      	mov	r0, r3
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <_kill>:

int _kill(int pid, int sig)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800175a:	f005 fe6f 	bl	800743c <__errno>
 800175e:	4603      	mov	r3, r0
 8001760:	2216      	movs	r2, #22
 8001762:	601a      	str	r2, [r3, #0]
	return -1;
 8001764:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001768:	4618      	mov	r0, r3
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <_exit>:

void _exit (int status)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001778:	f04f 31ff 	mov.w	r1, #4294967295
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f7ff ffe7 	bl	8001750 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001782:	e7fe      	b.n	8001782 <_exit+0x12>

08001784 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001790:	2300      	movs	r3, #0
 8001792:	617b      	str	r3, [r7, #20]
 8001794:	e00a      	b.n	80017ac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001796:	f3af 8000 	nop.w
 800179a:	4601      	mov	r1, r0
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	1c5a      	adds	r2, r3, #1
 80017a0:	60ba      	str	r2, [r7, #8]
 80017a2:	b2ca      	uxtb	r2, r1
 80017a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	3301      	adds	r3, #1
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	697a      	ldr	r2, [r7, #20]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	dbf0      	blt.n	8001796 <_read+0x12>
	}

return len;
 80017b4:	687b      	ldr	r3, [r7, #4]
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	b086      	sub	sp, #24
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	60f8      	str	r0, [r7, #12]
 80017c6:	60b9      	str	r1, [r7, #8]
 80017c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ca:	2300      	movs	r3, #0
 80017cc:	617b      	str	r3, [r7, #20]
 80017ce:	e009      	b.n	80017e4 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	60ba      	str	r2, [r7, #8]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	4618      	mov	r0, r3
 80017da:	f7ff ff89 	bl	80016f0 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	3301      	adds	r3, #1
 80017e2:	617b      	str	r3, [r7, #20]
 80017e4:	697a      	ldr	r2, [r7, #20]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	dbf1      	blt.n	80017d0 <_write+0x12>
	}
	return len;
 80017ec:	687b      	ldr	r3, [r7, #4]
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3718      	adds	r7, #24
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <_close>:

int _close(int file)
{
 80017f6:	b480      	push	{r7}
 80017f8:	b083      	sub	sp, #12
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
	return -1;
 80017fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001802:	4618      	mov	r0, r3
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800180e:	b480      	push	{r7}
 8001810:	b083      	sub	sp, #12
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800181e:	605a      	str	r2, [r3, #4]
	return 0;
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <_isatty>:

int _isatty(int file)
{
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
	return 1;
 8001836:	2301      	movs	r3, #1
}
 8001838:	4618      	mov	r0, r3
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
	return 0;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
	...

08001860 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001868:	4a14      	ldr	r2, [pc, #80]	; (80018bc <_sbrk+0x5c>)
 800186a:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <_sbrk+0x60>)
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001874:	4b13      	ldr	r3, [pc, #76]	; (80018c4 <_sbrk+0x64>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d102      	bne.n	8001882 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800187c:	4b11      	ldr	r3, [pc, #68]	; (80018c4 <_sbrk+0x64>)
 800187e:	4a12      	ldr	r2, [pc, #72]	; (80018c8 <_sbrk+0x68>)
 8001880:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001882:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	429a      	cmp	r2, r3
 800188e:	d207      	bcs.n	80018a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001890:	f005 fdd4 	bl	800743c <__errno>
 8001894:	4603      	mov	r3, r0
 8001896:	220c      	movs	r2, #12
 8001898:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800189a:	f04f 33ff 	mov.w	r3, #4294967295
 800189e:	e009      	b.n	80018b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018a0:	4b08      	ldr	r3, [pc, #32]	; (80018c4 <_sbrk+0x64>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018a6:	4b07      	ldr	r3, [pc, #28]	; (80018c4 <_sbrk+0x64>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	4a05      	ldr	r2, [pc, #20]	; (80018c4 <_sbrk+0x64>)
 80018b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018b2:	68fb      	ldr	r3, [r7, #12]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20018000 	.word	0x20018000
 80018c0:	00000400 	.word	0x00000400
 80018c4:	20000338 	.word	0x20000338
 80018c8:	20004d60 	.word	0x20004d60

080018cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018d0:	4b06      	ldr	r3, [pc, #24]	; (80018ec <SystemInit+0x20>)
 80018d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018d6:	4a05      	ldr	r2, [pc, #20]	; (80018ec <SystemInit+0x20>)
 80018d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	e000ed00 	.word	0xe000ed00

080018f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80018f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001928 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018f4:	480d      	ldr	r0, [pc, #52]	; (800192c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80018f6:	490e      	ldr	r1, [pc, #56]	; (8001930 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80018f8:	4a0e      	ldr	r2, [pc, #56]	; (8001934 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018fc:	e002      	b.n	8001904 <LoopCopyDataInit>

080018fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001900:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001902:	3304      	adds	r3, #4

08001904 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001904:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001906:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001908:	d3f9      	bcc.n	80018fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800190a:	4a0b      	ldr	r2, [pc, #44]	; (8001938 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800190c:	4c0b      	ldr	r4, [pc, #44]	; (800193c <LoopFillZerobss+0x26>)
  movs r3, #0
 800190e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001910:	e001      	b.n	8001916 <LoopFillZerobss>

08001912 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001912:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001914:	3204      	adds	r2, #4

08001916 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001916:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001918:	d3fb      	bcc.n	8001912 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800191a:	f7ff ffd7 	bl	80018cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800191e:	f005 fe89 	bl	8007634 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001922:	f7ff faeb 	bl	8000efc <main>
  bx  lr    
 8001926:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001928:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800192c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001930:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001934:	0800a7fc 	.word	0x0800a7fc
  ldr r2, =_sbss
 8001938:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800193c:	20004d60 	.word	0x20004d60

08001940 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001940:	e7fe      	b.n	8001940 <ADC_IRQHandler>
	...

08001944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001948:	4b0e      	ldr	r3, [pc, #56]	; (8001984 <HAL_Init+0x40>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a0d      	ldr	r2, [pc, #52]	; (8001984 <HAL_Init+0x40>)
 800194e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001952:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001954:	4b0b      	ldr	r3, [pc, #44]	; (8001984 <HAL_Init+0x40>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a0a      	ldr	r2, [pc, #40]	; (8001984 <HAL_Init+0x40>)
 800195a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800195e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001960:	4b08      	ldr	r3, [pc, #32]	; (8001984 <HAL_Init+0x40>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a07      	ldr	r2, [pc, #28]	; (8001984 <HAL_Init+0x40>)
 8001966:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800196a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800196c:	2003      	movs	r0, #3
 800196e:	f000 f8d8 	bl	8001b22 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001972:	200f      	movs	r0, #15
 8001974:	f7ff fe20 	bl	80015b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001978:	f7ff fd40 	bl	80013fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40023c00 	.word	0x40023c00

08001988 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800198c:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <HAL_IncTick+0x20>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	461a      	mov	r2, r3
 8001992:	4b06      	ldr	r3, [pc, #24]	; (80019ac <HAL_IncTick+0x24>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4413      	add	r3, r2
 8001998:	4a04      	ldr	r2, [pc, #16]	; (80019ac <HAL_IncTick+0x24>)
 800199a:	6013      	str	r3, [r2, #0]
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	20000008 	.word	0x20000008
 80019ac:	2000033c 	.word	0x2000033c

080019b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return uwTick;
 80019b4:	4b03      	ldr	r3, [pc, #12]	; (80019c4 <HAL_GetTick+0x14>)
 80019b6:	681b      	ldr	r3, [r3, #0]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	2000033c 	.word	0x2000033c

080019c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019d8:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <__NVIC_SetPriorityGrouping+0x44>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019e4:	4013      	ands	r3, r2
 80019e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019fa:	4a04      	ldr	r2, [pc, #16]	; (8001a0c <__NVIC_SetPriorityGrouping+0x44>)
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	60d3      	str	r3, [r2, #12]
}
 8001a00:	bf00      	nop
 8001a02:	3714      	adds	r7, #20
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a14:	4b04      	ldr	r3, [pc, #16]	; (8001a28 <__NVIC_GetPriorityGrouping+0x18>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	0a1b      	lsrs	r3, r3, #8
 8001a1a:	f003 0307 	and.w	r3, r3, #7
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	e000ed00 	.word	0xe000ed00

08001a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	db0b      	blt.n	8001a56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a3e:	79fb      	ldrb	r3, [r7, #7]
 8001a40:	f003 021f 	and.w	r2, r3, #31
 8001a44:	4907      	ldr	r1, [pc, #28]	; (8001a64 <__NVIC_EnableIRQ+0x38>)
 8001a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4a:	095b      	lsrs	r3, r3, #5
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a56:	bf00      	nop
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	e000e100 	.word	0xe000e100

08001a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	6039      	str	r1, [r7, #0]
 8001a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	db0a      	blt.n	8001a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	490c      	ldr	r1, [pc, #48]	; (8001ab4 <__NVIC_SetPriority+0x4c>)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	0112      	lsls	r2, r2, #4
 8001a88:	b2d2      	uxtb	r2, r2
 8001a8a:	440b      	add	r3, r1
 8001a8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a90:	e00a      	b.n	8001aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4908      	ldr	r1, [pc, #32]	; (8001ab8 <__NVIC_SetPriority+0x50>)
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	f003 030f 	and.w	r3, r3, #15
 8001a9e:	3b04      	subs	r3, #4
 8001aa0:	0112      	lsls	r2, r2, #4
 8001aa2:	b2d2      	uxtb	r2, r2
 8001aa4:	440b      	add	r3, r1
 8001aa6:	761a      	strb	r2, [r3, #24]
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000e100 	.word	0xe000e100
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b089      	sub	sp, #36	; 0x24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	f1c3 0307 	rsb	r3, r3, #7
 8001ad6:	2b04      	cmp	r3, #4
 8001ad8:	bf28      	it	cs
 8001ada:	2304      	movcs	r3, #4
 8001adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	3304      	adds	r3, #4
 8001ae2:	2b06      	cmp	r3, #6
 8001ae4:	d902      	bls.n	8001aec <NVIC_EncodePriority+0x30>
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	3b03      	subs	r3, #3
 8001aea:	e000      	b.n	8001aee <NVIC_EncodePriority+0x32>
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af0:	f04f 32ff 	mov.w	r2, #4294967295
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43da      	mvns	r2, r3
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	401a      	ands	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b04:	f04f 31ff 	mov.w	r1, #4294967295
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0e:	43d9      	mvns	r1, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b14:	4313      	orrs	r3, r2
         );
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3724      	adds	r7, #36	; 0x24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b082      	sub	sp, #8
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f7ff ff4c 	bl	80019c8 <__NVIC_SetPriorityGrouping>
}
 8001b30:	bf00      	nop
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
 8001b44:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b4a:	f7ff ff61 	bl	8001a10 <__NVIC_GetPriorityGrouping>
 8001b4e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	68b9      	ldr	r1, [r7, #8]
 8001b54:	6978      	ldr	r0, [r7, #20]
 8001b56:	f7ff ffb1 	bl	8001abc <NVIC_EncodePriority>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b60:	4611      	mov	r1, r2
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff ff80 	bl	8001a68 <__NVIC_SetPriority>
}
 8001b68:	bf00      	nop
 8001b6a:	3718      	adds	r7, #24
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff ff54 	bl	8001a2c <__NVIC_EnableIRQ>
}
 8001b84:	bf00      	nop
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b089      	sub	sp, #36	; 0x24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	61fb      	str	r3, [r7, #28]
 8001ba6:	e159      	b.n	8001e5c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ba8:	2201      	movs	r2, #1
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	697a      	ldr	r2, [r7, #20]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	f040 8148 	bne.w	8001e56 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d005      	beq.n	8001bde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d130      	bne.n	8001c40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	2203      	movs	r2, #3
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	43db      	mvns	r3, r3
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	68da      	ldr	r2, [r3, #12]
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	69ba      	ldr	r2, [r7, #24]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c14:	2201      	movs	r2, #1
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	4013      	ands	r3, r2
 8001c22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	091b      	lsrs	r3, r3, #4
 8001c2a:	f003 0201 	and.w	r2, r3, #1
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 0303 	and.w	r3, r3, #3
 8001c48:	2b03      	cmp	r3, #3
 8001c4a:	d017      	beq.n	8001c7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	2203      	movs	r2, #3
 8001c58:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	69ba      	ldr	r2, [r7, #24]
 8001c60:	4013      	ands	r3, r2
 8001c62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f003 0303 	and.w	r3, r3, #3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d123      	bne.n	8001cd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	08da      	lsrs	r2, r3, #3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	3208      	adds	r2, #8
 8001c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	220f      	movs	r2, #15
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	691a      	ldr	r2, [r3, #16]
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	f003 0307 	and.w	r3, r3, #7
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	08da      	lsrs	r2, r3, #3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	3208      	adds	r2, #8
 8001cca:	69b9      	ldr	r1, [r7, #24]
 8001ccc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	2203      	movs	r2, #3
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	69ba      	ldr	r2, [r7, #24]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f003 0203 	and.w	r2, r3, #3
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	f000 80a2 	beq.w	8001e56 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
 8001d16:	4b57      	ldr	r3, [pc, #348]	; (8001e74 <HAL_GPIO_Init+0x2e8>)
 8001d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d1a:	4a56      	ldr	r2, [pc, #344]	; (8001e74 <HAL_GPIO_Init+0x2e8>)
 8001d1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d20:	6453      	str	r3, [r2, #68]	; 0x44
 8001d22:	4b54      	ldr	r3, [pc, #336]	; (8001e74 <HAL_GPIO_Init+0x2e8>)
 8001d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d2e:	4a52      	ldr	r2, [pc, #328]	; (8001e78 <HAL_GPIO_Init+0x2ec>)
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	089b      	lsrs	r3, r3, #2
 8001d34:	3302      	adds	r3, #2
 8001d36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	220f      	movs	r2, #15
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	43db      	mvns	r3, r3
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	4013      	ands	r3, r2
 8001d50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a49      	ldr	r2, [pc, #292]	; (8001e7c <HAL_GPIO_Init+0x2f0>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d019      	beq.n	8001d8e <HAL_GPIO_Init+0x202>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a48      	ldr	r2, [pc, #288]	; (8001e80 <HAL_GPIO_Init+0x2f4>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d013      	beq.n	8001d8a <HAL_GPIO_Init+0x1fe>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a47      	ldr	r2, [pc, #284]	; (8001e84 <HAL_GPIO_Init+0x2f8>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d00d      	beq.n	8001d86 <HAL_GPIO_Init+0x1fa>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a46      	ldr	r2, [pc, #280]	; (8001e88 <HAL_GPIO_Init+0x2fc>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d007      	beq.n	8001d82 <HAL_GPIO_Init+0x1f6>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a45      	ldr	r2, [pc, #276]	; (8001e8c <HAL_GPIO_Init+0x300>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d101      	bne.n	8001d7e <HAL_GPIO_Init+0x1f2>
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	e008      	b.n	8001d90 <HAL_GPIO_Init+0x204>
 8001d7e:	2307      	movs	r3, #7
 8001d80:	e006      	b.n	8001d90 <HAL_GPIO_Init+0x204>
 8001d82:	2303      	movs	r3, #3
 8001d84:	e004      	b.n	8001d90 <HAL_GPIO_Init+0x204>
 8001d86:	2302      	movs	r3, #2
 8001d88:	e002      	b.n	8001d90 <HAL_GPIO_Init+0x204>
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e000      	b.n	8001d90 <HAL_GPIO_Init+0x204>
 8001d8e:	2300      	movs	r3, #0
 8001d90:	69fa      	ldr	r2, [r7, #28]
 8001d92:	f002 0203 	and.w	r2, r2, #3
 8001d96:	0092      	lsls	r2, r2, #2
 8001d98:	4093      	lsls	r3, r2
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001da0:	4935      	ldr	r1, [pc, #212]	; (8001e78 <HAL_GPIO_Init+0x2ec>)
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	089b      	lsrs	r3, r3, #2
 8001da6:	3302      	adds	r3, #2
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dae:	4b38      	ldr	r3, [pc, #224]	; (8001e90 <HAL_GPIO_Init+0x304>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	43db      	mvns	r3, r3
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001dd2:	4a2f      	ldr	r2, [pc, #188]	; (8001e90 <HAL_GPIO_Init+0x304>)
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001dd8:	4b2d      	ldr	r3, [pc, #180]	; (8001e90 <HAL_GPIO_Init+0x304>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d003      	beq.n	8001dfc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001dfc:	4a24      	ldr	r2, [pc, #144]	; (8001e90 <HAL_GPIO_Init+0x304>)
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e02:	4b23      	ldr	r3, [pc, #140]	; (8001e90 <HAL_GPIO_Init+0x304>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d003      	beq.n	8001e26 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e26:	4a1a      	ldr	r2, [pc, #104]	; (8001e90 <HAL_GPIO_Init+0x304>)
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e2c:	4b18      	ldr	r3, [pc, #96]	; (8001e90 <HAL_GPIO_Init+0x304>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	43db      	mvns	r3, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d003      	beq.n	8001e50 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e50:	4a0f      	ldr	r2, [pc, #60]	; (8001e90 <HAL_GPIO_Init+0x304>)
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	61fb      	str	r3, [r7, #28]
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	2b0f      	cmp	r3, #15
 8001e60:	f67f aea2 	bls.w	8001ba8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e64:	bf00      	nop
 8001e66:	bf00      	nop
 8001e68:	3724      	adds	r7, #36	; 0x24
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40023800 	.word	0x40023800
 8001e78:	40013800 	.word	0x40013800
 8001e7c:	40020000 	.word	0x40020000
 8001e80:	40020400 	.word	0x40020400
 8001e84:	40020800 	.word	0x40020800
 8001e88:	40020c00 	.word	0x40020c00
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	40013c00 	.word	0x40013c00

08001e94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	691a      	ldr	r2, [r3, #16]
 8001ea4:	887b      	ldrh	r3, [r7, #2]
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d002      	beq.n	8001eb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001eac:	2301      	movs	r3, #1
 8001eae:	73fb      	strb	r3, [r7, #15]
 8001eb0:	e001      	b.n	8001eb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3714      	adds	r7, #20
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	807b      	strh	r3, [r7, #2]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ed4:	787b      	ldrb	r3, [r7, #1]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d003      	beq.n	8001ee2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eda:	887a      	ldrh	r2, [r7, #2]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ee0:	e003      	b.n	8001eea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ee2:	887b      	ldrh	r3, [r7, #2]
 8001ee4:	041a      	lsls	r2, r3, #16
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	619a      	str	r2, [r3, #24]
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
	...

08001ef8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e12b      	b.n	8002162 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d106      	bne.n	8001f24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7ff fa98 	bl	8001454 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2224      	movs	r2, #36	; 0x24
 8001f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f022 0201 	bic.w	r2, r2, #1
 8001f3a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f4a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f5a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f5c:	f000 fd80 	bl	8002a60 <HAL_RCC_GetPCLK1Freq>
 8001f60:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	4a81      	ldr	r2, [pc, #516]	; (800216c <HAL_I2C_Init+0x274>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d807      	bhi.n	8001f7c <HAL_I2C_Init+0x84>
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	4a80      	ldr	r2, [pc, #512]	; (8002170 <HAL_I2C_Init+0x278>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	bf94      	ite	ls
 8001f74:	2301      	movls	r3, #1
 8001f76:	2300      	movhi	r3, #0
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	e006      	b.n	8001f8a <HAL_I2C_Init+0x92>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4a7d      	ldr	r2, [pc, #500]	; (8002174 <HAL_I2C_Init+0x27c>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	bf94      	ite	ls
 8001f84:	2301      	movls	r3, #1
 8001f86:	2300      	movhi	r3, #0
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e0e7      	b.n	8002162 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	4a78      	ldr	r2, [pc, #480]	; (8002178 <HAL_I2C_Init+0x280>)
 8001f96:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9a:	0c9b      	lsrs	r3, r3, #18
 8001f9c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68ba      	ldr	r2, [r7, #8]
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	6a1b      	ldr	r3, [r3, #32]
 8001fb8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	4a6a      	ldr	r2, [pc, #424]	; (800216c <HAL_I2C_Init+0x274>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d802      	bhi.n	8001fcc <HAL_I2C_Init+0xd4>
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	e009      	b.n	8001fe0 <HAL_I2C_Init+0xe8>
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001fd2:	fb02 f303 	mul.w	r3, r2, r3
 8001fd6:	4a69      	ldr	r2, [pc, #420]	; (800217c <HAL_I2C_Init+0x284>)
 8001fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fdc:	099b      	lsrs	r3, r3, #6
 8001fde:	3301      	adds	r3, #1
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6812      	ldr	r2, [r2, #0]
 8001fe4:	430b      	orrs	r3, r1
 8001fe6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	69db      	ldr	r3, [r3, #28]
 8001fee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001ff2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	495c      	ldr	r1, [pc, #368]	; (800216c <HAL_I2C_Init+0x274>)
 8001ffc:	428b      	cmp	r3, r1
 8001ffe:	d819      	bhi.n	8002034 <HAL_I2C_Init+0x13c>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	1e59      	subs	r1, r3, #1
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	fbb1 f3f3 	udiv	r3, r1, r3
 800200e:	1c59      	adds	r1, r3, #1
 8002010:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002014:	400b      	ands	r3, r1
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00a      	beq.n	8002030 <HAL_I2C_Init+0x138>
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	1e59      	subs	r1, r3, #1
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	fbb1 f3f3 	udiv	r3, r1, r3
 8002028:	3301      	adds	r3, #1
 800202a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800202e:	e051      	b.n	80020d4 <HAL_I2C_Init+0x1dc>
 8002030:	2304      	movs	r3, #4
 8002032:	e04f      	b.n	80020d4 <HAL_I2C_Init+0x1dc>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d111      	bne.n	8002060 <HAL_I2C_Init+0x168>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	1e58      	subs	r0, r3, #1
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6859      	ldr	r1, [r3, #4]
 8002044:	460b      	mov	r3, r1
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	440b      	add	r3, r1
 800204a:	fbb0 f3f3 	udiv	r3, r0, r3
 800204e:	3301      	adds	r3, #1
 8002050:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002054:	2b00      	cmp	r3, #0
 8002056:	bf0c      	ite	eq
 8002058:	2301      	moveq	r3, #1
 800205a:	2300      	movne	r3, #0
 800205c:	b2db      	uxtb	r3, r3
 800205e:	e012      	b.n	8002086 <HAL_I2C_Init+0x18e>
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	1e58      	subs	r0, r3, #1
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6859      	ldr	r1, [r3, #4]
 8002068:	460b      	mov	r3, r1
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	440b      	add	r3, r1
 800206e:	0099      	lsls	r1, r3, #2
 8002070:	440b      	add	r3, r1
 8002072:	fbb0 f3f3 	udiv	r3, r0, r3
 8002076:	3301      	adds	r3, #1
 8002078:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800207c:	2b00      	cmp	r3, #0
 800207e:	bf0c      	ite	eq
 8002080:	2301      	moveq	r3, #1
 8002082:	2300      	movne	r3, #0
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <HAL_I2C_Init+0x196>
 800208a:	2301      	movs	r3, #1
 800208c:	e022      	b.n	80020d4 <HAL_I2C_Init+0x1dc>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d10e      	bne.n	80020b4 <HAL_I2C_Init+0x1bc>
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	1e58      	subs	r0, r3, #1
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6859      	ldr	r1, [r3, #4]
 800209e:	460b      	mov	r3, r1
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	440b      	add	r3, r1
 80020a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80020a8:	3301      	adds	r3, #1
 80020aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020b2:	e00f      	b.n	80020d4 <HAL_I2C_Init+0x1dc>
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	1e58      	subs	r0, r3, #1
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6859      	ldr	r1, [r3, #4]
 80020bc:	460b      	mov	r3, r1
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	440b      	add	r3, r1
 80020c2:	0099      	lsls	r1, r3, #2
 80020c4:	440b      	add	r3, r1
 80020c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80020ca:	3301      	adds	r3, #1
 80020cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020d4:	6879      	ldr	r1, [r7, #4]
 80020d6:	6809      	ldr	r1, [r1, #0]
 80020d8:	4313      	orrs	r3, r2
 80020da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	69da      	ldr	r2, [r3, #28]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a1b      	ldr	r3, [r3, #32]
 80020ee:	431a      	orrs	r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	430a      	orrs	r2, r1
 80020f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002102:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	6911      	ldr	r1, [r2, #16]
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	68d2      	ldr	r2, [r2, #12]
 800210e:	4311      	orrs	r1, r2
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	6812      	ldr	r2, [r2, #0]
 8002114:	430b      	orrs	r3, r1
 8002116:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	695a      	ldr	r2, [r3, #20]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	699b      	ldr	r3, [r3, #24]
 800212a:	431a      	orrs	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	430a      	orrs	r2, r1
 8002132:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f042 0201 	orr.w	r2, r2, #1
 8002142:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2220      	movs	r2, #32
 800214e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	000186a0 	.word	0x000186a0
 8002170:	001e847f 	.word	0x001e847f
 8002174:	003d08ff 	.word	0x003d08ff
 8002178:	431bde83 	.word	0x431bde83
 800217c:	10624dd3 	.word	0x10624dd3

08002180 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d101      	bne.n	8002192 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e267      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	2b00      	cmp	r3, #0
 800219c:	d075      	beq.n	800228a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800219e:	4b88      	ldr	r3, [pc, #544]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f003 030c 	and.w	r3, r3, #12
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	d00c      	beq.n	80021c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021aa:	4b85      	ldr	r3, [pc, #532]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021b2:	2b08      	cmp	r3, #8
 80021b4:	d112      	bne.n	80021dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021b6:	4b82      	ldr	r3, [pc, #520]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021c2:	d10b      	bne.n	80021dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c4:	4b7e      	ldr	r3, [pc, #504]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d05b      	beq.n	8002288 <HAL_RCC_OscConfig+0x108>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d157      	bne.n	8002288 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e242      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021e4:	d106      	bne.n	80021f4 <HAL_RCC_OscConfig+0x74>
 80021e6:	4b76      	ldr	r3, [pc, #472]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a75      	ldr	r2, [pc, #468]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 80021ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	e01d      	b.n	8002230 <HAL_RCC_OscConfig+0xb0>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021fc:	d10c      	bne.n	8002218 <HAL_RCC_OscConfig+0x98>
 80021fe:	4b70      	ldr	r3, [pc, #448]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a6f      	ldr	r2, [pc, #444]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 8002204:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002208:	6013      	str	r3, [r2, #0]
 800220a:	4b6d      	ldr	r3, [pc, #436]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a6c      	ldr	r2, [pc, #432]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 8002210:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	e00b      	b.n	8002230 <HAL_RCC_OscConfig+0xb0>
 8002218:	4b69      	ldr	r3, [pc, #420]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a68      	ldr	r2, [pc, #416]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 800221e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002222:	6013      	str	r3, [r2, #0]
 8002224:	4b66      	ldr	r3, [pc, #408]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a65      	ldr	r2, [pc, #404]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 800222a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800222e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d013      	beq.n	8002260 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002238:	f7ff fbba 	bl	80019b0 <HAL_GetTick>
 800223c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800223e:	e008      	b.n	8002252 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002240:	f7ff fbb6 	bl	80019b0 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	2b64      	cmp	r3, #100	; 0x64
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e207      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	4b5b      	ldr	r3, [pc, #364]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d0f0      	beq.n	8002240 <HAL_RCC_OscConfig+0xc0>
 800225e:	e014      	b.n	800228a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002260:	f7ff fba6 	bl	80019b0 <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002268:	f7ff fba2 	bl	80019b0 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b64      	cmp	r3, #100	; 0x64
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e1f3      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800227a:	4b51      	ldr	r3, [pc, #324]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f0      	bne.n	8002268 <HAL_RCC_OscConfig+0xe8>
 8002286:	e000      	b.n	800228a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002288:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d063      	beq.n	800235e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002296:	4b4a      	ldr	r3, [pc, #296]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 030c 	and.w	r3, r3, #12
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00b      	beq.n	80022ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022a2:	4b47      	ldr	r3, [pc, #284]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022aa:	2b08      	cmp	r3, #8
 80022ac:	d11c      	bne.n	80022e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022ae:	4b44      	ldr	r3, [pc, #272]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d116      	bne.n	80022e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ba:	4b41      	ldr	r3, [pc, #260]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d005      	beq.n	80022d2 <HAL_RCC_OscConfig+0x152>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d001      	beq.n	80022d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e1c7      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d2:	4b3b      	ldr	r3, [pc, #236]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	4937      	ldr	r1, [pc, #220]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022e6:	e03a      	b.n	800235e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d020      	beq.n	8002332 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022f0:	4b34      	ldr	r3, [pc, #208]	; (80023c4 <HAL_RCC_OscConfig+0x244>)
 80022f2:	2201      	movs	r2, #1
 80022f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f6:	f7ff fb5b 	bl	80019b0 <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022fc:	e008      	b.n	8002310 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022fe:	f7ff fb57 	bl	80019b0 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e1a8      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002310:	4b2b      	ldr	r3, [pc, #172]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0302 	and.w	r3, r3, #2
 8002318:	2b00      	cmp	r3, #0
 800231a:	d0f0      	beq.n	80022fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800231c:	4b28      	ldr	r3, [pc, #160]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	4925      	ldr	r1, [pc, #148]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 800232c:	4313      	orrs	r3, r2
 800232e:	600b      	str	r3, [r1, #0]
 8002330:	e015      	b.n	800235e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002332:	4b24      	ldr	r3, [pc, #144]	; (80023c4 <HAL_RCC_OscConfig+0x244>)
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002338:	f7ff fb3a 	bl	80019b0 <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800233e:	e008      	b.n	8002352 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002340:	f7ff fb36 	bl	80019b0 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b02      	cmp	r3, #2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e187      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002352:	4b1b      	ldr	r3, [pc, #108]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1f0      	bne.n	8002340 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0308 	and.w	r3, r3, #8
 8002366:	2b00      	cmp	r3, #0
 8002368:	d036      	beq.n	80023d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d016      	beq.n	80023a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002372:	4b15      	ldr	r3, [pc, #84]	; (80023c8 <HAL_RCC_OscConfig+0x248>)
 8002374:	2201      	movs	r2, #1
 8002376:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002378:	f7ff fb1a 	bl	80019b0 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002380:	f7ff fb16 	bl	80019b0 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e167      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002392:	4b0b      	ldr	r3, [pc, #44]	; (80023c0 <HAL_RCC_OscConfig+0x240>)
 8002394:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	2b00      	cmp	r3, #0
 800239c:	d0f0      	beq.n	8002380 <HAL_RCC_OscConfig+0x200>
 800239e:	e01b      	b.n	80023d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023a0:	4b09      	ldr	r3, [pc, #36]	; (80023c8 <HAL_RCC_OscConfig+0x248>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a6:	f7ff fb03 	bl	80019b0 <HAL_GetTick>
 80023aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023ac:	e00e      	b.n	80023cc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023ae:	f7ff faff 	bl	80019b0 <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d907      	bls.n	80023cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e150      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
 80023c0:	40023800 	.word	0x40023800
 80023c4:	42470000 	.word	0x42470000
 80023c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023cc:	4b88      	ldr	r3, [pc, #544]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 80023ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023d0:	f003 0302 	and.w	r3, r3, #2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1ea      	bne.n	80023ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	f000 8097 	beq.w	8002514 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023e6:	2300      	movs	r3, #0
 80023e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ea:	4b81      	ldr	r3, [pc, #516]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 80023ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10f      	bne.n	8002416 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023f6:	2300      	movs	r3, #0
 80023f8:	60bb      	str	r3, [r7, #8]
 80023fa:	4b7d      	ldr	r3, [pc, #500]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 80023fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fe:	4a7c      	ldr	r2, [pc, #496]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 8002400:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002404:	6413      	str	r3, [r2, #64]	; 0x40
 8002406:	4b7a      	ldr	r3, [pc, #488]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 8002408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002412:	2301      	movs	r3, #1
 8002414:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002416:	4b77      	ldr	r3, [pc, #476]	; (80025f4 <HAL_RCC_OscConfig+0x474>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800241e:	2b00      	cmp	r3, #0
 8002420:	d118      	bne.n	8002454 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002422:	4b74      	ldr	r3, [pc, #464]	; (80025f4 <HAL_RCC_OscConfig+0x474>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a73      	ldr	r2, [pc, #460]	; (80025f4 <HAL_RCC_OscConfig+0x474>)
 8002428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800242c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800242e:	f7ff fabf 	bl	80019b0 <HAL_GetTick>
 8002432:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002436:	f7ff fabb 	bl	80019b0 <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e10c      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002448:	4b6a      	ldr	r3, [pc, #424]	; (80025f4 <HAL_RCC_OscConfig+0x474>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002450:	2b00      	cmp	r3, #0
 8002452:	d0f0      	beq.n	8002436 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d106      	bne.n	800246a <HAL_RCC_OscConfig+0x2ea>
 800245c:	4b64      	ldr	r3, [pc, #400]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 800245e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002460:	4a63      	ldr	r2, [pc, #396]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 8002462:	f043 0301 	orr.w	r3, r3, #1
 8002466:	6713      	str	r3, [r2, #112]	; 0x70
 8002468:	e01c      	b.n	80024a4 <HAL_RCC_OscConfig+0x324>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	2b05      	cmp	r3, #5
 8002470:	d10c      	bne.n	800248c <HAL_RCC_OscConfig+0x30c>
 8002472:	4b5f      	ldr	r3, [pc, #380]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 8002474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002476:	4a5e      	ldr	r2, [pc, #376]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 8002478:	f043 0304 	orr.w	r3, r3, #4
 800247c:	6713      	str	r3, [r2, #112]	; 0x70
 800247e:	4b5c      	ldr	r3, [pc, #368]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 8002480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002482:	4a5b      	ldr	r2, [pc, #364]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 8002484:	f043 0301 	orr.w	r3, r3, #1
 8002488:	6713      	str	r3, [r2, #112]	; 0x70
 800248a:	e00b      	b.n	80024a4 <HAL_RCC_OscConfig+0x324>
 800248c:	4b58      	ldr	r3, [pc, #352]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 800248e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002490:	4a57      	ldr	r2, [pc, #348]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 8002492:	f023 0301 	bic.w	r3, r3, #1
 8002496:	6713      	str	r3, [r2, #112]	; 0x70
 8002498:	4b55      	ldr	r3, [pc, #340]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 800249a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800249c:	4a54      	ldr	r2, [pc, #336]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 800249e:	f023 0304 	bic.w	r3, r3, #4
 80024a2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d015      	beq.n	80024d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ac:	f7ff fa80 	bl	80019b0 <HAL_GetTick>
 80024b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024b2:	e00a      	b.n	80024ca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024b4:	f7ff fa7c 	bl	80019b0 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	f241 3288 	movw	r2, #5000	; 0x1388
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e0cb      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ca:	4b49      	ldr	r3, [pc, #292]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 80024cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d0ee      	beq.n	80024b4 <HAL_RCC_OscConfig+0x334>
 80024d6:	e014      	b.n	8002502 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024d8:	f7ff fa6a 	bl	80019b0 <HAL_GetTick>
 80024dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024de:	e00a      	b.n	80024f6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024e0:	f7ff fa66 	bl	80019b0 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e0b5      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024f6:	4b3e      	ldr	r3, [pc, #248]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 80024f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1ee      	bne.n	80024e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002502:	7dfb      	ldrb	r3, [r7, #23]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d105      	bne.n	8002514 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002508:	4b39      	ldr	r3, [pc, #228]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 800250a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250c:	4a38      	ldr	r2, [pc, #224]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 800250e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002512:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	2b00      	cmp	r3, #0
 800251a:	f000 80a1 	beq.w	8002660 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800251e:	4b34      	ldr	r3, [pc, #208]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f003 030c 	and.w	r3, r3, #12
 8002526:	2b08      	cmp	r3, #8
 8002528:	d05c      	beq.n	80025e4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	2b02      	cmp	r3, #2
 8002530:	d141      	bne.n	80025b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002532:	4b31      	ldr	r3, [pc, #196]	; (80025f8 <HAL_RCC_OscConfig+0x478>)
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002538:	f7ff fa3a 	bl	80019b0 <HAL_GetTick>
 800253c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800253e:	e008      	b.n	8002552 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002540:	f7ff fa36 	bl	80019b0 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b02      	cmp	r3, #2
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e087      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002552:	4b27      	ldr	r3, [pc, #156]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d1f0      	bne.n	8002540 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	69da      	ldr	r2, [r3, #28]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6a1b      	ldr	r3, [r3, #32]
 8002566:	431a      	orrs	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256c:	019b      	lsls	r3, r3, #6
 800256e:	431a      	orrs	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002574:	085b      	lsrs	r3, r3, #1
 8002576:	3b01      	subs	r3, #1
 8002578:	041b      	lsls	r3, r3, #16
 800257a:	431a      	orrs	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002580:	061b      	lsls	r3, r3, #24
 8002582:	491b      	ldr	r1, [pc, #108]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 8002584:	4313      	orrs	r3, r2
 8002586:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002588:	4b1b      	ldr	r3, [pc, #108]	; (80025f8 <HAL_RCC_OscConfig+0x478>)
 800258a:	2201      	movs	r2, #1
 800258c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800258e:	f7ff fa0f 	bl	80019b0 <HAL_GetTick>
 8002592:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002594:	e008      	b.n	80025a8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002596:	f7ff fa0b 	bl	80019b0 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e05c      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025a8:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d0f0      	beq.n	8002596 <HAL_RCC_OscConfig+0x416>
 80025b4:	e054      	b.n	8002660 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b6:	4b10      	ldr	r3, [pc, #64]	; (80025f8 <HAL_RCC_OscConfig+0x478>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025bc:	f7ff f9f8 	bl	80019b0 <HAL_GetTick>
 80025c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025c4:	f7ff f9f4 	bl	80019b0 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e045      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025d6:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <HAL_RCC_OscConfig+0x470>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f0      	bne.n	80025c4 <HAL_RCC_OscConfig+0x444>
 80025e2:	e03d      	b.n	8002660 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d107      	bne.n	80025fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e038      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
 80025f0:	40023800 	.word	0x40023800
 80025f4:	40007000 	.word	0x40007000
 80025f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025fc:	4b1b      	ldr	r3, [pc, #108]	; (800266c <HAL_RCC_OscConfig+0x4ec>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d028      	beq.n	800265c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002614:	429a      	cmp	r2, r3
 8002616:	d121      	bne.n	800265c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002622:	429a      	cmp	r2, r3
 8002624:	d11a      	bne.n	800265c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002626:	68fa      	ldr	r2, [r7, #12]
 8002628:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800262c:	4013      	ands	r3, r2
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002632:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002634:	4293      	cmp	r3, r2
 8002636:	d111      	bne.n	800265c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002642:	085b      	lsrs	r3, r3, #1
 8002644:	3b01      	subs	r3, #1
 8002646:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002648:	429a      	cmp	r2, r3
 800264a:	d107      	bne.n	800265c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002656:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002658:	429a      	cmp	r2, r3
 800265a:	d001      	beq.n	8002660 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e000      	b.n	8002662 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3718      	adds	r7, #24
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	40023800 	.word	0x40023800

08002670 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d101      	bne.n	8002684 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e0cc      	b.n	800281e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002684:	4b68      	ldr	r3, [pc, #416]	; (8002828 <HAL_RCC_ClockConfig+0x1b8>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0307 	and.w	r3, r3, #7
 800268c:	683a      	ldr	r2, [r7, #0]
 800268e:	429a      	cmp	r2, r3
 8002690:	d90c      	bls.n	80026ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002692:	4b65      	ldr	r3, [pc, #404]	; (8002828 <HAL_RCC_ClockConfig+0x1b8>)
 8002694:	683a      	ldr	r2, [r7, #0]
 8002696:	b2d2      	uxtb	r2, r2
 8002698:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800269a:	4b63      	ldr	r3, [pc, #396]	; (8002828 <HAL_RCC_ClockConfig+0x1b8>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0307 	and.w	r3, r3, #7
 80026a2:	683a      	ldr	r2, [r7, #0]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d001      	beq.n	80026ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e0b8      	b.n	800281e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d020      	beq.n	80026fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d005      	beq.n	80026d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026c4:	4b59      	ldr	r3, [pc, #356]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	4a58      	ldr	r2, [pc, #352]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 80026ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80026ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0308 	and.w	r3, r3, #8
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d005      	beq.n	80026e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026dc:	4b53      	ldr	r3, [pc, #332]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	4a52      	ldr	r2, [pc, #328]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 80026e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80026e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026e8:	4b50      	ldr	r3, [pc, #320]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	494d      	ldr	r1, [pc, #308]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 80026f6:	4313      	orrs	r3, r2
 80026f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	d044      	beq.n	8002790 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	2b01      	cmp	r3, #1
 800270c:	d107      	bne.n	800271e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800270e:	4b47      	ldr	r3, [pc, #284]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d119      	bne.n	800274e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e07f      	b.n	800281e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	2b02      	cmp	r3, #2
 8002724:	d003      	beq.n	800272e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800272a:	2b03      	cmp	r3, #3
 800272c:	d107      	bne.n	800273e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800272e:	4b3f      	ldr	r3, [pc, #252]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d109      	bne.n	800274e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e06f      	b.n	800281e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800273e:	4b3b      	ldr	r3, [pc, #236]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e067      	b.n	800281e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800274e:	4b37      	ldr	r3, [pc, #220]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f023 0203 	bic.w	r2, r3, #3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	4934      	ldr	r1, [pc, #208]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 800275c:	4313      	orrs	r3, r2
 800275e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002760:	f7ff f926 	bl	80019b0 <HAL_GetTick>
 8002764:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002766:	e00a      	b.n	800277e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002768:	f7ff f922 	bl	80019b0 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	f241 3288 	movw	r2, #5000	; 0x1388
 8002776:	4293      	cmp	r3, r2
 8002778:	d901      	bls.n	800277e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e04f      	b.n	800281e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800277e:	4b2b      	ldr	r3, [pc, #172]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	f003 020c 	and.w	r2, r3, #12
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	429a      	cmp	r2, r3
 800278e:	d1eb      	bne.n	8002768 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002790:	4b25      	ldr	r3, [pc, #148]	; (8002828 <HAL_RCC_ClockConfig+0x1b8>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	429a      	cmp	r2, r3
 800279c:	d20c      	bcs.n	80027b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279e:	4b22      	ldr	r3, [pc, #136]	; (8002828 <HAL_RCC_ClockConfig+0x1b8>)
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	b2d2      	uxtb	r2, r2
 80027a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a6:	4b20      	ldr	r3, [pc, #128]	; (8002828 <HAL_RCC_ClockConfig+0x1b8>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	683a      	ldr	r2, [r7, #0]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d001      	beq.n	80027b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e032      	b.n	800281e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0304 	and.w	r3, r3, #4
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d008      	beq.n	80027d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027c4:	4b19      	ldr	r3, [pc, #100]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	4916      	ldr	r1, [pc, #88]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0308 	and.w	r3, r3, #8
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d009      	beq.n	80027f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027e2:	4b12      	ldr	r3, [pc, #72]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	00db      	lsls	r3, r3, #3
 80027f0:	490e      	ldr	r1, [pc, #56]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027f6:	f000 f821 	bl	800283c <HAL_RCC_GetSysClockFreq>
 80027fa:	4602      	mov	r2, r0
 80027fc:	4b0b      	ldr	r3, [pc, #44]	; (800282c <HAL_RCC_ClockConfig+0x1bc>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	091b      	lsrs	r3, r3, #4
 8002802:	f003 030f 	and.w	r3, r3, #15
 8002806:	490a      	ldr	r1, [pc, #40]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 8002808:	5ccb      	ldrb	r3, [r1, r3]
 800280a:	fa22 f303 	lsr.w	r3, r2, r3
 800280e:	4a09      	ldr	r2, [pc, #36]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002810:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002812:	4b09      	ldr	r3, [pc, #36]	; (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f7fe fece 	bl	80015b8 <HAL_InitTick>

  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	40023c00 	.word	0x40023c00
 800282c:	40023800 	.word	0x40023800
 8002830:	0800a3f8 	.word	0x0800a3f8
 8002834:	20000000 	.word	0x20000000
 8002838:	20000004 	.word	0x20000004

0800283c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800283c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002840:	b094      	sub	sp, #80	; 0x50
 8002842:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002844:	2300      	movs	r3, #0
 8002846:	647b      	str	r3, [r7, #68]	; 0x44
 8002848:	2300      	movs	r3, #0
 800284a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800284c:	2300      	movs	r3, #0
 800284e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002850:	2300      	movs	r3, #0
 8002852:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002854:	4b79      	ldr	r3, [pc, #484]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x200>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f003 030c 	and.w	r3, r3, #12
 800285c:	2b08      	cmp	r3, #8
 800285e:	d00d      	beq.n	800287c <HAL_RCC_GetSysClockFreq+0x40>
 8002860:	2b08      	cmp	r3, #8
 8002862:	f200 80e1 	bhi.w	8002a28 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002866:	2b00      	cmp	r3, #0
 8002868:	d002      	beq.n	8002870 <HAL_RCC_GetSysClockFreq+0x34>
 800286a:	2b04      	cmp	r3, #4
 800286c:	d003      	beq.n	8002876 <HAL_RCC_GetSysClockFreq+0x3a>
 800286e:	e0db      	b.n	8002a28 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002870:	4b73      	ldr	r3, [pc, #460]	; (8002a40 <HAL_RCC_GetSysClockFreq+0x204>)
 8002872:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002874:	e0db      	b.n	8002a2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002876:	4b73      	ldr	r3, [pc, #460]	; (8002a44 <HAL_RCC_GetSysClockFreq+0x208>)
 8002878:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800287a:	e0d8      	b.n	8002a2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800287c:	4b6f      	ldr	r3, [pc, #444]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x200>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002884:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002886:	4b6d      	ldr	r3, [pc, #436]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x200>)
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d063      	beq.n	800295a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002892:	4b6a      	ldr	r3, [pc, #424]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x200>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	099b      	lsrs	r3, r3, #6
 8002898:	2200      	movs	r2, #0
 800289a:	63bb      	str	r3, [r7, #56]	; 0x38
 800289c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800289e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028a4:	633b      	str	r3, [r7, #48]	; 0x30
 80028a6:	2300      	movs	r3, #0
 80028a8:	637b      	str	r3, [r7, #52]	; 0x34
 80028aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80028ae:	4622      	mov	r2, r4
 80028b0:	462b      	mov	r3, r5
 80028b2:	f04f 0000 	mov.w	r0, #0
 80028b6:	f04f 0100 	mov.w	r1, #0
 80028ba:	0159      	lsls	r1, r3, #5
 80028bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028c0:	0150      	lsls	r0, r2, #5
 80028c2:	4602      	mov	r2, r0
 80028c4:	460b      	mov	r3, r1
 80028c6:	4621      	mov	r1, r4
 80028c8:	1a51      	subs	r1, r2, r1
 80028ca:	6139      	str	r1, [r7, #16]
 80028cc:	4629      	mov	r1, r5
 80028ce:	eb63 0301 	sbc.w	r3, r3, r1
 80028d2:	617b      	str	r3, [r7, #20]
 80028d4:	f04f 0200 	mov.w	r2, #0
 80028d8:	f04f 0300 	mov.w	r3, #0
 80028dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028e0:	4659      	mov	r1, fp
 80028e2:	018b      	lsls	r3, r1, #6
 80028e4:	4651      	mov	r1, sl
 80028e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028ea:	4651      	mov	r1, sl
 80028ec:	018a      	lsls	r2, r1, #6
 80028ee:	4651      	mov	r1, sl
 80028f0:	ebb2 0801 	subs.w	r8, r2, r1
 80028f4:	4659      	mov	r1, fp
 80028f6:	eb63 0901 	sbc.w	r9, r3, r1
 80028fa:	f04f 0200 	mov.w	r2, #0
 80028fe:	f04f 0300 	mov.w	r3, #0
 8002902:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002906:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800290a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800290e:	4690      	mov	r8, r2
 8002910:	4699      	mov	r9, r3
 8002912:	4623      	mov	r3, r4
 8002914:	eb18 0303 	adds.w	r3, r8, r3
 8002918:	60bb      	str	r3, [r7, #8]
 800291a:	462b      	mov	r3, r5
 800291c:	eb49 0303 	adc.w	r3, r9, r3
 8002920:	60fb      	str	r3, [r7, #12]
 8002922:	f04f 0200 	mov.w	r2, #0
 8002926:	f04f 0300 	mov.w	r3, #0
 800292a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800292e:	4629      	mov	r1, r5
 8002930:	024b      	lsls	r3, r1, #9
 8002932:	4621      	mov	r1, r4
 8002934:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002938:	4621      	mov	r1, r4
 800293a:	024a      	lsls	r2, r1, #9
 800293c:	4610      	mov	r0, r2
 800293e:	4619      	mov	r1, r3
 8002940:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002942:	2200      	movs	r2, #0
 8002944:	62bb      	str	r3, [r7, #40]	; 0x28
 8002946:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002948:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800294c:	f7fe f954 	bl	8000bf8 <__aeabi_uldivmod>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	4613      	mov	r3, r2
 8002956:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002958:	e058      	b.n	8002a0c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800295a:	4b38      	ldr	r3, [pc, #224]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x200>)
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	099b      	lsrs	r3, r3, #6
 8002960:	2200      	movs	r2, #0
 8002962:	4618      	mov	r0, r3
 8002964:	4611      	mov	r1, r2
 8002966:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800296a:	623b      	str	r3, [r7, #32]
 800296c:	2300      	movs	r3, #0
 800296e:	627b      	str	r3, [r7, #36]	; 0x24
 8002970:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002974:	4642      	mov	r2, r8
 8002976:	464b      	mov	r3, r9
 8002978:	f04f 0000 	mov.w	r0, #0
 800297c:	f04f 0100 	mov.w	r1, #0
 8002980:	0159      	lsls	r1, r3, #5
 8002982:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002986:	0150      	lsls	r0, r2, #5
 8002988:	4602      	mov	r2, r0
 800298a:	460b      	mov	r3, r1
 800298c:	4641      	mov	r1, r8
 800298e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002992:	4649      	mov	r1, r9
 8002994:	eb63 0b01 	sbc.w	fp, r3, r1
 8002998:	f04f 0200 	mov.w	r2, #0
 800299c:	f04f 0300 	mov.w	r3, #0
 80029a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80029a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80029a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80029ac:	ebb2 040a 	subs.w	r4, r2, sl
 80029b0:	eb63 050b 	sbc.w	r5, r3, fp
 80029b4:	f04f 0200 	mov.w	r2, #0
 80029b8:	f04f 0300 	mov.w	r3, #0
 80029bc:	00eb      	lsls	r3, r5, #3
 80029be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029c2:	00e2      	lsls	r2, r4, #3
 80029c4:	4614      	mov	r4, r2
 80029c6:	461d      	mov	r5, r3
 80029c8:	4643      	mov	r3, r8
 80029ca:	18e3      	adds	r3, r4, r3
 80029cc:	603b      	str	r3, [r7, #0]
 80029ce:	464b      	mov	r3, r9
 80029d0:	eb45 0303 	adc.w	r3, r5, r3
 80029d4:	607b      	str	r3, [r7, #4]
 80029d6:	f04f 0200 	mov.w	r2, #0
 80029da:	f04f 0300 	mov.w	r3, #0
 80029de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029e2:	4629      	mov	r1, r5
 80029e4:	028b      	lsls	r3, r1, #10
 80029e6:	4621      	mov	r1, r4
 80029e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029ec:	4621      	mov	r1, r4
 80029ee:	028a      	lsls	r2, r1, #10
 80029f0:	4610      	mov	r0, r2
 80029f2:	4619      	mov	r1, r3
 80029f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029f6:	2200      	movs	r2, #0
 80029f8:	61bb      	str	r3, [r7, #24]
 80029fa:	61fa      	str	r2, [r7, #28]
 80029fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a00:	f7fe f8fa 	bl	8000bf8 <__aeabi_uldivmod>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4613      	mov	r3, r2
 8002a0a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a0c:	4b0b      	ldr	r3, [pc, #44]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x200>)
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	0c1b      	lsrs	r3, r3, #16
 8002a12:	f003 0303 	and.w	r3, r3, #3
 8002a16:	3301      	adds	r3, #1
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002a1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a24:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a26:	e002      	b.n	8002a2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a28:	4b05      	ldr	r3, [pc, #20]	; (8002a40 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a2a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3750      	adds	r7, #80	; 0x50
 8002a34:	46bd      	mov	sp, r7
 8002a36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	00f42400 	.word	0x00f42400
 8002a44:	007a1200 	.word	0x007a1200

08002a48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a4c:	4b03      	ldr	r3, [pc, #12]	; (8002a5c <HAL_RCC_GetHCLKFreq+0x14>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	20000000 	.word	0x20000000

08002a60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a64:	f7ff fff0 	bl	8002a48 <HAL_RCC_GetHCLKFreq>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	4b05      	ldr	r3, [pc, #20]	; (8002a80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	0a9b      	lsrs	r3, r3, #10
 8002a70:	f003 0307 	and.w	r3, r3, #7
 8002a74:	4903      	ldr	r1, [pc, #12]	; (8002a84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a76:	5ccb      	ldrb	r3, [r1, r3]
 8002a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40023800 	.word	0x40023800
 8002a84:	0800a408 	.word	0x0800a408

08002a88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a8c:	f7ff ffdc 	bl	8002a48 <HAL_RCC_GetHCLKFreq>
 8002a90:	4602      	mov	r2, r0
 8002a92:	4b05      	ldr	r3, [pc, #20]	; (8002aa8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	0b5b      	lsrs	r3, r3, #13
 8002a98:	f003 0307 	and.w	r3, r3, #7
 8002a9c:	4903      	ldr	r1, [pc, #12]	; (8002aac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a9e:	5ccb      	ldrb	r3, [r1, r3]
 8002aa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	0800a408 	.word	0x0800a408

08002ab0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	220f      	movs	r2, #15
 8002abe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002ac0:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <HAL_RCC_GetClockConfig+0x5c>)
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 0203 	and.w	r2, r3, #3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002acc:	4b0f      	ldr	r3, [pc, #60]	; (8002b0c <HAL_RCC_GetClockConfig+0x5c>)
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002ad8:	4b0c      	ldr	r3, [pc, #48]	; (8002b0c <HAL_RCC_GetClockConfig+0x5c>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002ae4:	4b09      	ldr	r3, [pc, #36]	; (8002b0c <HAL_RCC_GetClockConfig+0x5c>)
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	08db      	lsrs	r3, r3, #3
 8002aea:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002af2:	4b07      	ldr	r3, [pc, #28]	; (8002b10 <HAL_RCC_GetClockConfig+0x60>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0207 	and.w	r2, r3, #7
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	601a      	str	r2, [r3, #0]
}
 8002afe:	bf00      	nop
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	40023800 	.word	0x40023800
 8002b10:	40023c00 	.word	0x40023c00

08002b14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d101      	bne.n	8002b26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e041      	b.n	8002baa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d106      	bne.n	8002b40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7fe fcd2 	bl	80014e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2202      	movs	r2, #2
 8002b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	3304      	adds	r3, #4
 8002b50:	4619      	mov	r1, r3
 8002b52:	4610      	mov	r0, r2
 8002b54:	f000 fae2 	bl	800311c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3708      	adds	r7, #8
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
	...

08002bb4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d001      	beq.n	8002bcc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e03c      	b.n	8002c46 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2202      	movs	r2, #2
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a1e      	ldr	r2, [pc, #120]	; (8002c54 <HAL_TIM_Base_Start+0xa0>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d018      	beq.n	8002c10 <HAL_TIM_Base_Start+0x5c>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002be6:	d013      	beq.n	8002c10 <HAL_TIM_Base_Start+0x5c>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a1a      	ldr	r2, [pc, #104]	; (8002c58 <HAL_TIM_Base_Start+0xa4>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d00e      	beq.n	8002c10 <HAL_TIM_Base_Start+0x5c>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a19      	ldr	r2, [pc, #100]	; (8002c5c <HAL_TIM_Base_Start+0xa8>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d009      	beq.n	8002c10 <HAL_TIM_Base_Start+0x5c>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a17      	ldr	r2, [pc, #92]	; (8002c60 <HAL_TIM_Base_Start+0xac>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d004      	beq.n	8002c10 <HAL_TIM_Base_Start+0x5c>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a16      	ldr	r2, [pc, #88]	; (8002c64 <HAL_TIM_Base_Start+0xb0>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d111      	bne.n	8002c34 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2b06      	cmp	r3, #6
 8002c20:	d010      	beq.n	8002c44 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f042 0201 	orr.w	r2, r2, #1
 8002c30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c32:	e007      	b.n	8002c44 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f042 0201 	orr.w	r2, r2, #1
 8002c42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3714      	adds	r7, #20
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	40010000 	.word	0x40010000
 8002c58:	40000400 	.word	0x40000400
 8002c5c:	40000800 	.word	0x40000800
 8002c60:	40000c00 	.word	0x40000c00
 8002c64:	40014000 	.word	0x40014000

08002c68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d001      	beq.n	8002c80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e044      	b.n	8002d0a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2202      	movs	r2, #2
 8002c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68da      	ldr	r2, [r3, #12]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f042 0201 	orr.w	r2, r2, #1
 8002c96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a1e      	ldr	r2, [pc, #120]	; (8002d18 <HAL_TIM_Base_Start_IT+0xb0>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d018      	beq.n	8002cd4 <HAL_TIM_Base_Start_IT+0x6c>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002caa:	d013      	beq.n	8002cd4 <HAL_TIM_Base_Start_IT+0x6c>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a1a      	ldr	r2, [pc, #104]	; (8002d1c <HAL_TIM_Base_Start_IT+0xb4>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d00e      	beq.n	8002cd4 <HAL_TIM_Base_Start_IT+0x6c>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a19      	ldr	r2, [pc, #100]	; (8002d20 <HAL_TIM_Base_Start_IT+0xb8>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d009      	beq.n	8002cd4 <HAL_TIM_Base_Start_IT+0x6c>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a17      	ldr	r2, [pc, #92]	; (8002d24 <HAL_TIM_Base_Start_IT+0xbc>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d004      	beq.n	8002cd4 <HAL_TIM_Base_Start_IT+0x6c>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a16      	ldr	r2, [pc, #88]	; (8002d28 <HAL_TIM_Base_Start_IT+0xc0>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d111      	bne.n	8002cf8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f003 0307 	and.w	r3, r3, #7
 8002cde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2b06      	cmp	r3, #6
 8002ce4:	d010      	beq.n	8002d08 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f042 0201 	orr.w	r2, r2, #1
 8002cf4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cf6:	e007      	b.n	8002d08 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f042 0201 	orr.w	r2, r2, #1
 8002d06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3714      	adds	r7, #20
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	40010000 	.word	0x40010000
 8002d1c:	40000400 	.word	0x40000400
 8002d20:	40000800 	.word	0x40000800
 8002d24:	40000c00 	.word	0x40000c00
 8002d28:	40014000 	.word	0x40014000

08002d2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d122      	bne.n	8002d88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d11b      	bne.n	8002d88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f06f 0202 	mvn.w	r2, #2
 8002d58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	f003 0303 	and.w	r3, r3, #3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d003      	beq.n	8002d76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 f9b5 	bl	80030de <HAL_TIM_IC_CaptureCallback>
 8002d74:	e005      	b.n	8002d82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f9a7 	bl	80030ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f000 f9b8 	bl	80030f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	691b      	ldr	r3, [r3, #16]
 8002d8e:	f003 0304 	and.w	r3, r3, #4
 8002d92:	2b04      	cmp	r3, #4
 8002d94:	d122      	bne.n	8002ddc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	f003 0304 	and.w	r3, r3, #4
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	d11b      	bne.n	8002ddc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f06f 0204 	mvn.w	r2, #4
 8002dac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2202      	movs	r2, #2
 8002db2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 f98b 	bl	80030de <HAL_TIM_IC_CaptureCallback>
 8002dc8:	e005      	b.n	8002dd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f000 f97d 	bl	80030ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f000 f98e 	bl	80030f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	f003 0308 	and.w	r3, r3, #8
 8002de6:	2b08      	cmp	r3, #8
 8002de8:	d122      	bne.n	8002e30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	f003 0308 	and.w	r3, r3, #8
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	d11b      	bne.n	8002e30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f06f 0208 	mvn.w	r2, #8
 8002e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2204      	movs	r2, #4
 8002e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 f961 	bl	80030de <HAL_TIM_IC_CaptureCallback>
 8002e1c:	e005      	b.n	8002e2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 f953 	bl	80030ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 f964 	bl	80030f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	691b      	ldr	r3, [r3, #16]
 8002e36:	f003 0310 	and.w	r3, r3, #16
 8002e3a:	2b10      	cmp	r3, #16
 8002e3c:	d122      	bne.n	8002e84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	f003 0310 	and.w	r3, r3, #16
 8002e48:	2b10      	cmp	r3, #16
 8002e4a:	d11b      	bne.n	8002e84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f06f 0210 	mvn.w	r2, #16
 8002e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2208      	movs	r2, #8
 8002e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	69db      	ldr	r3, [r3, #28]
 8002e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d003      	beq.n	8002e72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 f937 	bl	80030de <HAL_TIM_IC_CaptureCallback>
 8002e70:	e005      	b.n	8002e7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 f929 	bl	80030ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f000 f93a 	bl	80030f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d10e      	bne.n	8002eb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	f003 0301 	and.w	r3, r3, #1
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d107      	bne.n	8002eb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f06f 0201 	mvn.w	r2, #1
 8002ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7fe fa8e 	bl	80013cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	691b      	ldr	r3, [r3, #16]
 8002eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eba:	2b80      	cmp	r3, #128	; 0x80
 8002ebc:	d10e      	bne.n	8002edc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ec8:	2b80      	cmp	r3, #128	; 0x80
 8002eca:	d107      	bne.n	8002edc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 fab2 	bl	8003440 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ee6:	2b40      	cmp	r3, #64	; 0x40
 8002ee8:	d10e      	bne.n	8002f08 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ef4:	2b40      	cmp	r3, #64	; 0x40
 8002ef6:	d107      	bne.n	8002f08 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f000 f8ff 	bl	8003106 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	691b      	ldr	r3, [r3, #16]
 8002f0e:	f003 0320 	and.w	r3, r3, #32
 8002f12:	2b20      	cmp	r3, #32
 8002f14:	d10e      	bne.n	8002f34 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	f003 0320 	and.w	r3, r3, #32
 8002f20:	2b20      	cmp	r3, #32
 8002f22:	d107      	bne.n	8002f34 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f06f 0220 	mvn.w	r2, #32
 8002f2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f000 fa7c 	bl	800342c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f34:	bf00      	nop
 8002f36:	3708      	adds	r7, #8
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f46:	2300      	movs	r3, #0
 8002f48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d101      	bne.n	8002f58 <HAL_TIM_ConfigClockSource+0x1c>
 8002f54:	2302      	movs	r3, #2
 8002f56:	e0b4      	b.n	80030c2 <HAL_TIM_ConfigClockSource+0x186>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2202      	movs	r2, #2
 8002f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002f76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68ba      	ldr	r2, [r7, #8]
 8002f86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f90:	d03e      	beq.n	8003010 <HAL_TIM_ConfigClockSource+0xd4>
 8002f92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f96:	f200 8087 	bhi.w	80030a8 <HAL_TIM_ConfigClockSource+0x16c>
 8002f9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f9e:	f000 8086 	beq.w	80030ae <HAL_TIM_ConfigClockSource+0x172>
 8002fa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fa6:	d87f      	bhi.n	80030a8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fa8:	2b70      	cmp	r3, #112	; 0x70
 8002faa:	d01a      	beq.n	8002fe2 <HAL_TIM_ConfigClockSource+0xa6>
 8002fac:	2b70      	cmp	r3, #112	; 0x70
 8002fae:	d87b      	bhi.n	80030a8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fb0:	2b60      	cmp	r3, #96	; 0x60
 8002fb2:	d050      	beq.n	8003056 <HAL_TIM_ConfigClockSource+0x11a>
 8002fb4:	2b60      	cmp	r3, #96	; 0x60
 8002fb6:	d877      	bhi.n	80030a8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fb8:	2b50      	cmp	r3, #80	; 0x50
 8002fba:	d03c      	beq.n	8003036 <HAL_TIM_ConfigClockSource+0xfa>
 8002fbc:	2b50      	cmp	r3, #80	; 0x50
 8002fbe:	d873      	bhi.n	80030a8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fc0:	2b40      	cmp	r3, #64	; 0x40
 8002fc2:	d058      	beq.n	8003076 <HAL_TIM_ConfigClockSource+0x13a>
 8002fc4:	2b40      	cmp	r3, #64	; 0x40
 8002fc6:	d86f      	bhi.n	80030a8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fc8:	2b30      	cmp	r3, #48	; 0x30
 8002fca:	d064      	beq.n	8003096 <HAL_TIM_ConfigClockSource+0x15a>
 8002fcc:	2b30      	cmp	r3, #48	; 0x30
 8002fce:	d86b      	bhi.n	80030a8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fd0:	2b20      	cmp	r3, #32
 8002fd2:	d060      	beq.n	8003096 <HAL_TIM_ConfigClockSource+0x15a>
 8002fd4:	2b20      	cmp	r3, #32
 8002fd6:	d867      	bhi.n	80030a8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d05c      	beq.n	8003096 <HAL_TIM_ConfigClockSource+0x15a>
 8002fdc:	2b10      	cmp	r3, #16
 8002fde:	d05a      	beq.n	8003096 <HAL_TIM_ConfigClockSource+0x15a>
 8002fe0:	e062      	b.n	80030a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6818      	ldr	r0, [r3, #0]
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	6899      	ldr	r1, [r3, #8]
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	685a      	ldr	r2, [r3, #4]
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	f000 f98d 	bl	8003310 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003004:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	609a      	str	r2, [r3, #8]
      break;
 800300e:	e04f      	b.n	80030b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6818      	ldr	r0, [r3, #0]
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	6899      	ldr	r1, [r3, #8]
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685a      	ldr	r2, [r3, #4]
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	f000 f976 	bl	8003310 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	689a      	ldr	r2, [r3, #8]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003032:	609a      	str	r2, [r3, #8]
      break;
 8003034:	e03c      	b.n	80030b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6818      	ldr	r0, [r3, #0]
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	6859      	ldr	r1, [r3, #4]
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	461a      	mov	r2, r3
 8003044:	f000 f8ea 	bl	800321c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2150      	movs	r1, #80	; 0x50
 800304e:	4618      	mov	r0, r3
 8003050:	f000 f943 	bl	80032da <TIM_ITRx_SetConfig>
      break;
 8003054:	e02c      	b.n	80030b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6818      	ldr	r0, [r3, #0]
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	6859      	ldr	r1, [r3, #4]
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	461a      	mov	r2, r3
 8003064:	f000 f909 	bl	800327a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2160      	movs	r1, #96	; 0x60
 800306e:	4618      	mov	r0, r3
 8003070:	f000 f933 	bl	80032da <TIM_ITRx_SetConfig>
      break;
 8003074:	e01c      	b.n	80030b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6818      	ldr	r0, [r3, #0]
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	6859      	ldr	r1, [r3, #4]
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	461a      	mov	r2, r3
 8003084:	f000 f8ca 	bl	800321c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2140      	movs	r1, #64	; 0x40
 800308e:	4618      	mov	r0, r3
 8003090:	f000 f923 	bl	80032da <TIM_ITRx_SetConfig>
      break;
 8003094:	e00c      	b.n	80030b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4619      	mov	r1, r3
 80030a0:	4610      	mov	r0, r2
 80030a2:	f000 f91a 	bl	80032da <TIM_ITRx_SetConfig>
      break;
 80030a6:	e003      	b.n	80030b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	73fb      	strb	r3, [r7, #15]
      break;
 80030ac:	e000      	b.n	80030b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80030ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3710      	adds	r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030ca:	b480      	push	{r7}
 80030cc:	b083      	sub	sp, #12
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr

080030f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b083      	sub	sp, #12
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030fa:	bf00      	nop
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr

08003106 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003106:	b480      	push	{r7}
 8003108:	b083      	sub	sp, #12
 800310a:	af00      	add	r7, sp, #0
 800310c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800310e:	bf00      	nop
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
	...

0800311c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800311c:	b480      	push	{r7}
 800311e:	b085      	sub	sp, #20
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a34      	ldr	r2, [pc, #208]	; (8003200 <TIM_Base_SetConfig+0xe4>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d00f      	beq.n	8003154 <TIM_Base_SetConfig+0x38>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800313a:	d00b      	beq.n	8003154 <TIM_Base_SetConfig+0x38>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4a31      	ldr	r2, [pc, #196]	; (8003204 <TIM_Base_SetConfig+0xe8>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d007      	beq.n	8003154 <TIM_Base_SetConfig+0x38>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a30      	ldr	r2, [pc, #192]	; (8003208 <TIM_Base_SetConfig+0xec>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d003      	beq.n	8003154 <TIM_Base_SetConfig+0x38>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4a2f      	ldr	r2, [pc, #188]	; (800320c <TIM_Base_SetConfig+0xf0>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d108      	bne.n	8003166 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800315a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	68fa      	ldr	r2, [r7, #12]
 8003162:	4313      	orrs	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a25      	ldr	r2, [pc, #148]	; (8003200 <TIM_Base_SetConfig+0xe4>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d01b      	beq.n	80031a6 <TIM_Base_SetConfig+0x8a>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003174:	d017      	beq.n	80031a6 <TIM_Base_SetConfig+0x8a>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a22      	ldr	r2, [pc, #136]	; (8003204 <TIM_Base_SetConfig+0xe8>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d013      	beq.n	80031a6 <TIM_Base_SetConfig+0x8a>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a21      	ldr	r2, [pc, #132]	; (8003208 <TIM_Base_SetConfig+0xec>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d00f      	beq.n	80031a6 <TIM_Base_SetConfig+0x8a>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a20      	ldr	r2, [pc, #128]	; (800320c <TIM_Base_SetConfig+0xf0>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d00b      	beq.n	80031a6 <TIM_Base_SetConfig+0x8a>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a1f      	ldr	r2, [pc, #124]	; (8003210 <TIM_Base_SetConfig+0xf4>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d007      	beq.n	80031a6 <TIM_Base_SetConfig+0x8a>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a1e      	ldr	r2, [pc, #120]	; (8003214 <TIM_Base_SetConfig+0xf8>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d003      	beq.n	80031a6 <TIM_Base_SetConfig+0x8a>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a1d      	ldr	r2, [pc, #116]	; (8003218 <TIM_Base_SetConfig+0xfc>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d108      	bne.n	80031b8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	68fa      	ldr	r2, [r7, #12]
 80031ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	689a      	ldr	r2, [r3, #8]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a08      	ldr	r2, [pc, #32]	; (8003200 <TIM_Base_SetConfig+0xe4>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d103      	bne.n	80031ec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	691a      	ldr	r2, [r3, #16]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	615a      	str	r2, [r3, #20]
}
 80031f2:	bf00      	nop
 80031f4:	3714      	adds	r7, #20
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	40010000 	.word	0x40010000
 8003204:	40000400 	.word	0x40000400
 8003208:	40000800 	.word	0x40000800
 800320c:	40000c00 	.word	0x40000c00
 8003210:	40014000 	.word	0x40014000
 8003214:	40014400 	.word	0x40014400
 8003218:	40014800 	.word	0x40014800

0800321c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800321c:	b480      	push	{r7}
 800321e:	b087      	sub	sp, #28
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6a1b      	ldr	r3, [r3, #32]
 800322c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	f023 0201 	bic.w	r2, r3, #1
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003246:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	011b      	lsls	r3, r3, #4
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	4313      	orrs	r3, r2
 8003250:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f023 030a 	bic.w	r3, r3, #10
 8003258:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800325a:	697a      	ldr	r2, [r7, #20]
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	4313      	orrs	r3, r2
 8003260:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	693a      	ldr	r2, [r7, #16]
 8003266:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	621a      	str	r2, [r3, #32]
}
 800326e:	bf00      	nop
 8003270:	371c      	adds	r7, #28
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr

0800327a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800327a:	b480      	push	{r7}
 800327c:	b087      	sub	sp, #28
 800327e:	af00      	add	r7, sp, #0
 8003280:	60f8      	str	r0, [r7, #12]
 8003282:	60b9      	str	r1, [r7, #8]
 8003284:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	f023 0210 	bic.w	r2, r3, #16
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80032a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	031b      	lsls	r3, r3, #12
 80032aa:	697a      	ldr	r2, [r7, #20]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80032b6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	011b      	lsls	r3, r3, #4
 80032bc:	693a      	ldr	r2, [r7, #16]
 80032be:	4313      	orrs	r3, r2
 80032c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	693a      	ldr	r2, [r7, #16]
 80032cc:	621a      	str	r2, [r3, #32]
}
 80032ce:	bf00      	nop
 80032d0:	371c      	adds	r7, #28
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr

080032da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80032da:	b480      	push	{r7}
 80032dc:	b085      	sub	sp, #20
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
 80032e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	f043 0307 	orr.w	r3, r3, #7
 80032fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	609a      	str	r2, [r3, #8]
}
 8003304:	bf00      	nop
 8003306:	3714      	adds	r7, #20
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003310:	b480      	push	{r7}
 8003312:	b087      	sub	sp, #28
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]
 800331c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800332a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	021a      	lsls	r2, r3, #8
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	431a      	orrs	r2, r3
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	4313      	orrs	r3, r2
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	4313      	orrs	r3, r2
 800333c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	697a      	ldr	r2, [r7, #20]
 8003342:	609a      	str	r2, [r3, #8]
}
 8003344:	bf00      	nop
 8003346:	371c      	adds	r7, #28
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003360:	2b01      	cmp	r3, #1
 8003362:	d101      	bne.n	8003368 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003364:	2302      	movs	r3, #2
 8003366:	e050      	b.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2202      	movs	r2, #2
 8003374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800338e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68fa      	ldr	r2, [r7, #12]
 8003396:	4313      	orrs	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a1c      	ldr	r2, [pc, #112]	; (8003418 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d018      	beq.n	80033de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033b4:	d013      	beq.n	80033de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a18      	ldr	r2, [pc, #96]	; (800341c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d00e      	beq.n	80033de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a16      	ldr	r2, [pc, #88]	; (8003420 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d009      	beq.n	80033de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a15      	ldr	r2, [pc, #84]	; (8003424 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d004      	beq.n	80033de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a13      	ldr	r2, [pc, #76]	; (8003428 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d10c      	bne.n	80033f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	68ba      	ldr	r2, [r7, #8]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3714      	adds	r7, #20
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	40010000 	.word	0x40010000
 800341c:	40000400 	.word	0x40000400
 8003420:	40000800 	.word	0x40000800
 8003424:	40000c00 	.word	0x40000c00
 8003428:	40014000 	.word	0x40014000

0800342c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003434:	bf00      	nop
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003448:	bf00      	nop
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b082      	sub	sp, #8
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e03f      	b.n	80034e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800346c:	b2db      	uxtb	r3, r3
 800346e:	2b00      	cmp	r3, #0
 8003470:	d106      	bne.n	8003480 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f7fe f854 	bl	8001528 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2224      	movs	r2, #36	; 0x24
 8003484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68da      	ldr	r2, [r3, #12]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003496:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f000 f929 	bl	80036f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	691a      	ldr	r2, [r3, #16]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	695a      	ldr	r2, [r3, #20]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	68da      	ldr	r2, [r3, #12]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2220      	movs	r2, #32
 80034e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3708      	adds	r7, #8
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}

080034ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	b08a      	sub	sp, #40	; 0x28
 80034f2:	af02      	add	r7, sp, #8
 80034f4:	60f8      	str	r0, [r7, #12]
 80034f6:	60b9      	str	r1, [r7, #8]
 80034f8:	603b      	str	r3, [r7, #0]
 80034fa:	4613      	mov	r3, r2
 80034fc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034fe:	2300      	movs	r3, #0
 8003500:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b20      	cmp	r3, #32
 800350c:	d17c      	bne.n	8003608 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d002      	beq.n	800351a <HAL_UART_Transmit+0x2c>
 8003514:	88fb      	ldrh	r3, [r7, #6]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e075      	b.n	800360a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003524:	2b01      	cmp	r3, #1
 8003526:	d101      	bne.n	800352c <HAL_UART_Transmit+0x3e>
 8003528:	2302      	movs	r3, #2
 800352a:	e06e      	b.n	800360a <HAL_UART_Transmit+0x11c>
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2200      	movs	r2, #0
 8003538:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2221      	movs	r2, #33	; 0x21
 800353e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003542:	f7fe fa35 	bl	80019b0 <HAL_GetTick>
 8003546:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	88fa      	ldrh	r2, [r7, #6]
 800354c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	88fa      	ldrh	r2, [r7, #6]
 8003552:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800355c:	d108      	bne.n	8003570 <HAL_UART_Transmit+0x82>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d104      	bne.n	8003570 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003566:	2300      	movs	r3, #0
 8003568:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	61bb      	str	r3, [r7, #24]
 800356e:	e003      	b.n	8003578 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003574:	2300      	movs	r3, #0
 8003576:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003580:	e02a      	b.n	80035d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	2200      	movs	r2, #0
 800358a:	2180      	movs	r1, #128	; 0x80
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f000 f840 	bl	8003612 <UART_WaitOnFlagUntilTimeout>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e036      	b.n	800360a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d10b      	bne.n	80035ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	881b      	ldrh	r3, [r3, #0]
 80035a6:	461a      	mov	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	3302      	adds	r3, #2
 80035b6:	61bb      	str	r3, [r7, #24]
 80035b8:	e007      	b.n	80035ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	781a      	ldrb	r2, [r3, #0]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	3301      	adds	r3, #1
 80035c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035dc:	b29b      	uxth	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1cf      	bne.n	8003582 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	2200      	movs	r2, #0
 80035ea:	2140      	movs	r1, #64	; 0x40
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f000 f810 	bl	8003612 <UART_WaitOnFlagUntilTimeout>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d001      	beq.n	80035fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e006      	b.n	800360a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2220      	movs	r2, #32
 8003600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003604:	2300      	movs	r3, #0
 8003606:	e000      	b.n	800360a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003608:	2302      	movs	r3, #2
  }
}
 800360a:	4618      	mov	r0, r3
 800360c:	3720      	adds	r7, #32
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}

08003612 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003612:	b580      	push	{r7, lr}
 8003614:	b090      	sub	sp, #64	; 0x40
 8003616:	af00      	add	r7, sp, #0
 8003618:	60f8      	str	r0, [r7, #12]
 800361a:	60b9      	str	r1, [r7, #8]
 800361c:	603b      	str	r3, [r7, #0]
 800361e:	4613      	mov	r3, r2
 8003620:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003622:	e050      	b.n	80036c6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003624:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800362a:	d04c      	beq.n	80036c6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800362c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800362e:	2b00      	cmp	r3, #0
 8003630:	d007      	beq.n	8003642 <UART_WaitOnFlagUntilTimeout+0x30>
 8003632:	f7fe f9bd 	bl	80019b0 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800363e:	429a      	cmp	r2, r3
 8003640:	d241      	bcs.n	80036c6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	330c      	adds	r3, #12
 8003648:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800364a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800364c:	e853 3f00 	ldrex	r3, [r3]
 8003650:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003654:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003658:	63fb      	str	r3, [r7, #60]	; 0x3c
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	330c      	adds	r3, #12
 8003660:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003662:	637a      	str	r2, [r7, #52]	; 0x34
 8003664:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003666:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003668:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800366a:	e841 2300 	strex	r3, r2, [r1]
 800366e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1e5      	bne.n	8003642 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	3314      	adds	r3, #20
 800367c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	e853 3f00 	ldrex	r3, [r3]
 8003684:	613b      	str	r3, [r7, #16]
   return(result);
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	f023 0301 	bic.w	r3, r3, #1
 800368c:	63bb      	str	r3, [r7, #56]	; 0x38
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	3314      	adds	r3, #20
 8003694:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003696:	623a      	str	r2, [r7, #32]
 8003698:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800369a:	69f9      	ldr	r1, [r7, #28]
 800369c:	6a3a      	ldr	r2, [r7, #32]
 800369e:	e841 2300 	strex	r3, r2, [r1]
 80036a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1e5      	bne.n	8003676 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2220      	movs	r2, #32
 80036ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2220      	movs	r2, #32
 80036b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e00f      	b.n	80036e6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	4013      	ands	r3, r2
 80036d0:	68ba      	ldr	r2, [r7, #8]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	bf0c      	ite	eq
 80036d6:	2301      	moveq	r3, #1
 80036d8:	2300      	movne	r3, #0
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	461a      	mov	r2, r3
 80036de:	79fb      	ldrb	r3, [r7, #7]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d09f      	beq.n	8003624 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3740      	adds	r7, #64	; 0x40
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
	...

080036f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036f4:	b0c0      	sub	sp, #256	; 0x100
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800370c:	68d9      	ldr	r1, [r3, #12]
 800370e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	ea40 0301 	orr.w	r3, r0, r1
 8003718:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800371a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800371e:	689a      	ldr	r2, [r3, #8]
 8003720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	431a      	orrs	r2, r3
 8003728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	431a      	orrs	r2, r3
 8003730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003734:	69db      	ldr	r3, [r3, #28]
 8003736:	4313      	orrs	r3, r2
 8003738:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800373c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003748:	f021 010c 	bic.w	r1, r1, #12
 800374c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003756:	430b      	orrs	r3, r1
 8003758:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800375a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800376a:	6999      	ldr	r1, [r3, #24]
 800376c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	ea40 0301 	orr.w	r3, r0, r1
 8003776:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	4b8f      	ldr	r3, [pc, #572]	; (80039bc <UART_SetConfig+0x2cc>)
 8003780:	429a      	cmp	r2, r3
 8003782:	d005      	beq.n	8003790 <UART_SetConfig+0xa0>
 8003784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	4b8d      	ldr	r3, [pc, #564]	; (80039c0 <UART_SetConfig+0x2d0>)
 800378c:	429a      	cmp	r2, r3
 800378e:	d104      	bne.n	800379a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003790:	f7ff f97a 	bl	8002a88 <HAL_RCC_GetPCLK2Freq>
 8003794:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003798:	e003      	b.n	80037a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800379a:	f7ff f961 	bl	8002a60 <HAL_RCC_GetPCLK1Freq>
 800379e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037a6:	69db      	ldr	r3, [r3, #28]
 80037a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037ac:	f040 810c 	bne.w	80039c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037b4:	2200      	movs	r2, #0
 80037b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80037ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80037be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80037c2:	4622      	mov	r2, r4
 80037c4:	462b      	mov	r3, r5
 80037c6:	1891      	adds	r1, r2, r2
 80037c8:	65b9      	str	r1, [r7, #88]	; 0x58
 80037ca:	415b      	adcs	r3, r3
 80037cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80037ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80037d2:	4621      	mov	r1, r4
 80037d4:	eb12 0801 	adds.w	r8, r2, r1
 80037d8:	4629      	mov	r1, r5
 80037da:	eb43 0901 	adc.w	r9, r3, r1
 80037de:	f04f 0200 	mov.w	r2, #0
 80037e2:	f04f 0300 	mov.w	r3, #0
 80037e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037f2:	4690      	mov	r8, r2
 80037f4:	4699      	mov	r9, r3
 80037f6:	4623      	mov	r3, r4
 80037f8:	eb18 0303 	adds.w	r3, r8, r3
 80037fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003800:	462b      	mov	r3, r5
 8003802:	eb49 0303 	adc.w	r3, r9, r3
 8003806:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800380a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003816:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800381a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800381e:	460b      	mov	r3, r1
 8003820:	18db      	adds	r3, r3, r3
 8003822:	653b      	str	r3, [r7, #80]	; 0x50
 8003824:	4613      	mov	r3, r2
 8003826:	eb42 0303 	adc.w	r3, r2, r3
 800382a:	657b      	str	r3, [r7, #84]	; 0x54
 800382c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003830:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003834:	f7fd f9e0 	bl	8000bf8 <__aeabi_uldivmod>
 8003838:	4602      	mov	r2, r0
 800383a:	460b      	mov	r3, r1
 800383c:	4b61      	ldr	r3, [pc, #388]	; (80039c4 <UART_SetConfig+0x2d4>)
 800383e:	fba3 2302 	umull	r2, r3, r3, r2
 8003842:	095b      	lsrs	r3, r3, #5
 8003844:	011c      	lsls	r4, r3, #4
 8003846:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800384a:	2200      	movs	r2, #0
 800384c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003850:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003854:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003858:	4642      	mov	r2, r8
 800385a:	464b      	mov	r3, r9
 800385c:	1891      	adds	r1, r2, r2
 800385e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003860:	415b      	adcs	r3, r3
 8003862:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003864:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003868:	4641      	mov	r1, r8
 800386a:	eb12 0a01 	adds.w	sl, r2, r1
 800386e:	4649      	mov	r1, r9
 8003870:	eb43 0b01 	adc.w	fp, r3, r1
 8003874:	f04f 0200 	mov.w	r2, #0
 8003878:	f04f 0300 	mov.w	r3, #0
 800387c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003880:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003884:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003888:	4692      	mov	sl, r2
 800388a:	469b      	mov	fp, r3
 800388c:	4643      	mov	r3, r8
 800388e:	eb1a 0303 	adds.w	r3, sl, r3
 8003892:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003896:	464b      	mov	r3, r9
 8003898:	eb4b 0303 	adc.w	r3, fp, r3
 800389c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80038a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80038ac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80038b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80038b4:	460b      	mov	r3, r1
 80038b6:	18db      	adds	r3, r3, r3
 80038b8:	643b      	str	r3, [r7, #64]	; 0x40
 80038ba:	4613      	mov	r3, r2
 80038bc:	eb42 0303 	adc.w	r3, r2, r3
 80038c0:	647b      	str	r3, [r7, #68]	; 0x44
 80038c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80038c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80038ca:	f7fd f995 	bl	8000bf8 <__aeabi_uldivmod>
 80038ce:	4602      	mov	r2, r0
 80038d0:	460b      	mov	r3, r1
 80038d2:	4611      	mov	r1, r2
 80038d4:	4b3b      	ldr	r3, [pc, #236]	; (80039c4 <UART_SetConfig+0x2d4>)
 80038d6:	fba3 2301 	umull	r2, r3, r3, r1
 80038da:	095b      	lsrs	r3, r3, #5
 80038dc:	2264      	movs	r2, #100	; 0x64
 80038de:	fb02 f303 	mul.w	r3, r2, r3
 80038e2:	1acb      	subs	r3, r1, r3
 80038e4:	00db      	lsls	r3, r3, #3
 80038e6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80038ea:	4b36      	ldr	r3, [pc, #216]	; (80039c4 <UART_SetConfig+0x2d4>)
 80038ec:	fba3 2302 	umull	r2, r3, r3, r2
 80038f0:	095b      	lsrs	r3, r3, #5
 80038f2:	005b      	lsls	r3, r3, #1
 80038f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80038f8:	441c      	add	r4, r3
 80038fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038fe:	2200      	movs	r2, #0
 8003900:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003904:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003908:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800390c:	4642      	mov	r2, r8
 800390e:	464b      	mov	r3, r9
 8003910:	1891      	adds	r1, r2, r2
 8003912:	63b9      	str	r1, [r7, #56]	; 0x38
 8003914:	415b      	adcs	r3, r3
 8003916:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003918:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800391c:	4641      	mov	r1, r8
 800391e:	1851      	adds	r1, r2, r1
 8003920:	6339      	str	r1, [r7, #48]	; 0x30
 8003922:	4649      	mov	r1, r9
 8003924:	414b      	adcs	r3, r1
 8003926:	637b      	str	r3, [r7, #52]	; 0x34
 8003928:	f04f 0200 	mov.w	r2, #0
 800392c:	f04f 0300 	mov.w	r3, #0
 8003930:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003934:	4659      	mov	r1, fp
 8003936:	00cb      	lsls	r3, r1, #3
 8003938:	4651      	mov	r1, sl
 800393a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800393e:	4651      	mov	r1, sl
 8003940:	00ca      	lsls	r2, r1, #3
 8003942:	4610      	mov	r0, r2
 8003944:	4619      	mov	r1, r3
 8003946:	4603      	mov	r3, r0
 8003948:	4642      	mov	r2, r8
 800394a:	189b      	adds	r3, r3, r2
 800394c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003950:	464b      	mov	r3, r9
 8003952:	460a      	mov	r2, r1
 8003954:	eb42 0303 	adc.w	r3, r2, r3
 8003958:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800395c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003968:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800396c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003970:	460b      	mov	r3, r1
 8003972:	18db      	adds	r3, r3, r3
 8003974:	62bb      	str	r3, [r7, #40]	; 0x28
 8003976:	4613      	mov	r3, r2
 8003978:	eb42 0303 	adc.w	r3, r2, r3
 800397c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800397e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003982:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003986:	f7fd f937 	bl	8000bf8 <__aeabi_uldivmod>
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	4b0d      	ldr	r3, [pc, #52]	; (80039c4 <UART_SetConfig+0x2d4>)
 8003990:	fba3 1302 	umull	r1, r3, r3, r2
 8003994:	095b      	lsrs	r3, r3, #5
 8003996:	2164      	movs	r1, #100	; 0x64
 8003998:	fb01 f303 	mul.w	r3, r1, r3
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	00db      	lsls	r3, r3, #3
 80039a0:	3332      	adds	r3, #50	; 0x32
 80039a2:	4a08      	ldr	r2, [pc, #32]	; (80039c4 <UART_SetConfig+0x2d4>)
 80039a4:	fba2 2303 	umull	r2, r3, r2, r3
 80039a8:	095b      	lsrs	r3, r3, #5
 80039aa:	f003 0207 	and.w	r2, r3, #7
 80039ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4422      	add	r2, r4
 80039b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039b8:	e105      	b.n	8003bc6 <UART_SetConfig+0x4d6>
 80039ba:	bf00      	nop
 80039bc:	40011000 	.word	0x40011000
 80039c0:	40011400 	.word	0x40011400
 80039c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80039c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039cc:	2200      	movs	r2, #0
 80039ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80039d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80039d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80039da:	4642      	mov	r2, r8
 80039dc:	464b      	mov	r3, r9
 80039de:	1891      	adds	r1, r2, r2
 80039e0:	6239      	str	r1, [r7, #32]
 80039e2:	415b      	adcs	r3, r3
 80039e4:	627b      	str	r3, [r7, #36]	; 0x24
 80039e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80039ea:	4641      	mov	r1, r8
 80039ec:	1854      	adds	r4, r2, r1
 80039ee:	4649      	mov	r1, r9
 80039f0:	eb43 0501 	adc.w	r5, r3, r1
 80039f4:	f04f 0200 	mov.w	r2, #0
 80039f8:	f04f 0300 	mov.w	r3, #0
 80039fc:	00eb      	lsls	r3, r5, #3
 80039fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a02:	00e2      	lsls	r2, r4, #3
 8003a04:	4614      	mov	r4, r2
 8003a06:	461d      	mov	r5, r3
 8003a08:	4643      	mov	r3, r8
 8003a0a:	18e3      	adds	r3, r4, r3
 8003a0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003a10:	464b      	mov	r3, r9
 8003a12:	eb45 0303 	adc.w	r3, r5, r3
 8003a16:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a26:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003a2a:	f04f 0200 	mov.w	r2, #0
 8003a2e:	f04f 0300 	mov.w	r3, #0
 8003a32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003a36:	4629      	mov	r1, r5
 8003a38:	008b      	lsls	r3, r1, #2
 8003a3a:	4621      	mov	r1, r4
 8003a3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a40:	4621      	mov	r1, r4
 8003a42:	008a      	lsls	r2, r1, #2
 8003a44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003a48:	f7fd f8d6 	bl	8000bf8 <__aeabi_uldivmod>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	460b      	mov	r3, r1
 8003a50:	4b60      	ldr	r3, [pc, #384]	; (8003bd4 <UART_SetConfig+0x4e4>)
 8003a52:	fba3 2302 	umull	r2, r3, r3, r2
 8003a56:	095b      	lsrs	r3, r3, #5
 8003a58:	011c      	lsls	r4, r3, #4
 8003a5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a64:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003a68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003a6c:	4642      	mov	r2, r8
 8003a6e:	464b      	mov	r3, r9
 8003a70:	1891      	adds	r1, r2, r2
 8003a72:	61b9      	str	r1, [r7, #24]
 8003a74:	415b      	adcs	r3, r3
 8003a76:	61fb      	str	r3, [r7, #28]
 8003a78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a7c:	4641      	mov	r1, r8
 8003a7e:	1851      	adds	r1, r2, r1
 8003a80:	6139      	str	r1, [r7, #16]
 8003a82:	4649      	mov	r1, r9
 8003a84:	414b      	adcs	r3, r1
 8003a86:	617b      	str	r3, [r7, #20]
 8003a88:	f04f 0200 	mov.w	r2, #0
 8003a8c:	f04f 0300 	mov.w	r3, #0
 8003a90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a94:	4659      	mov	r1, fp
 8003a96:	00cb      	lsls	r3, r1, #3
 8003a98:	4651      	mov	r1, sl
 8003a9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a9e:	4651      	mov	r1, sl
 8003aa0:	00ca      	lsls	r2, r1, #3
 8003aa2:	4610      	mov	r0, r2
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	4642      	mov	r2, r8
 8003aaa:	189b      	adds	r3, r3, r2
 8003aac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003ab0:	464b      	mov	r3, r9
 8003ab2:	460a      	mov	r2, r1
 8003ab4:	eb42 0303 	adc.w	r3, r2, r3
 8003ab8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	67bb      	str	r3, [r7, #120]	; 0x78
 8003ac6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003ac8:	f04f 0200 	mov.w	r2, #0
 8003acc:	f04f 0300 	mov.w	r3, #0
 8003ad0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003ad4:	4649      	mov	r1, r9
 8003ad6:	008b      	lsls	r3, r1, #2
 8003ad8:	4641      	mov	r1, r8
 8003ada:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ade:	4641      	mov	r1, r8
 8003ae0:	008a      	lsls	r2, r1, #2
 8003ae2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003ae6:	f7fd f887 	bl	8000bf8 <__aeabi_uldivmod>
 8003aea:	4602      	mov	r2, r0
 8003aec:	460b      	mov	r3, r1
 8003aee:	4b39      	ldr	r3, [pc, #228]	; (8003bd4 <UART_SetConfig+0x4e4>)
 8003af0:	fba3 1302 	umull	r1, r3, r3, r2
 8003af4:	095b      	lsrs	r3, r3, #5
 8003af6:	2164      	movs	r1, #100	; 0x64
 8003af8:	fb01 f303 	mul.w	r3, r1, r3
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	011b      	lsls	r3, r3, #4
 8003b00:	3332      	adds	r3, #50	; 0x32
 8003b02:	4a34      	ldr	r2, [pc, #208]	; (8003bd4 <UART_SetConfig+0x4e4>)
 8003b04:	fba2 2303 	umull	r2, r3, r2, r3
 8003b08:	095b      	lsrs	r3, r3, #5
 8003b0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b0e:	441c      	add	r4, r3
 8003b10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b14:	2200      	movs	r2, #0
 8003b16:	673b      	str	r3, [r7, #112]	; 0x70
 8003b18:	677a      	str	r2, [r7, #116]	; 0x74
 8003b1a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003b1e:	4642      	mov	r2, r8
 8003b20:	464b      	mov	r3, r9
 8003b22:	1891      	adds	r1, r2, r2
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	415b      	adcs	r3, r3
 8003b28:	60fb      	str	r3, [r7, #12]
 8003b2a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b2e:	4641      	mov	r1, r8
 8003b30:	1851      	adds	r1, r2, r1
 8003b32:	6039      	str	r1, [r7, #0]
 8003b34:	4649      	mov	r1, r9
 8003b36:	414b      	adcs	r3, r1
 8003b38:	607b      	str	r3, [r7, #4]
 8003b3a:	f04f 0200 	mov.w	r2, #0
 8003b3e:	f04f 0300 	mov.w	r3, #0
 8003b42:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b46:	4659      	mov	r1, fp
 8003b48:	00cb      	lsls	r3, r1, #3
 8003b4a:	4651      	mov	r1, sl
 8003b4c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b50:	4651      	mov	r1, sl
 8003b52:	00ca      	lsls	r2, r1, #3
 8003b54:	4610      	mov	r0, r2
 8003b56:	4619      	mov	r1, r3
 8003b58:	4603      	mov	r3, r0
 8003b5a:	4642      	mov	r2, r8
 8003b5c:	189b      	adds	r3, r3, r2
 8003b5e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b60:	464b      	mov	r3, r9
 8003b62:	460a      	mov	r2, r1
 8003b64:	eb42 0303 	adc.w	r3, r2, r3
 8003b68:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	663b      	str	r3, [r7, #96]	; 0x60
 8003b74:	667a      	str	r2, [r7, #100]	; 0x64
 8003b76:	f04f 0200 	mov.w	r2, #0
 8003b7a:	f04f 0300 	mov.w	r3, #0
 8003b7e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003b82:	4649      	mov	r1, r9
 8003b84:	008b      	lsls	r3, r1, #2
 8003b86:	4641      	mov	r1, r8
 8003b88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b8c:	4641      	mov	r1, r8
 8003b8e:	008a      	lsls	r2, r1, #2
 8003b90:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003b94:	f7fd f830 	bl	8000bf8 <__aeabi_uldivmod>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	4b0d      	ldr	r3, [pc, #52]	; (8003bd4 <UART_SetConfig+0x4e4>)
 8003b9e:	fba3 1302 	umull	r1, r3, r3, r2
 8003ba2:	095b      	lsrs	r3, r3, #5
 8003ba4:	2164      	movs	r1, #100	; 0x64
 8003ba6:	fb01 f303 	mul.w	r3, r1, r3
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	011b      	lsls	r3, r3, #4
 8003bae:	3332      	adds	r3, #50	; 0x32
 8003bb0:	4a08      	ldr	r2, [pc, #32]	; (8003bd4 <UART_SetConfig+0x4e4>)
 8003bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb6:	095b      	lsrs	r3, r3, #5
 8003bb8:	f003 020f 	and.w	r2, r3, #15
 8003bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4422      	add	r2, r4
 8003bc4:	609a      	str	r2, [r3, #8]
}
 8003bc6:	bf00      	nop
 8003bc8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bd2:	bf00      	nop
 8003bd4:	51eb851f 	.word	0x51eb851f

08003bd8 <__NVIC_SetPriority>:
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	4603      	mov	r3, r0
 8003be0:	6039      	str	r1, [r7, #0]
 8003be2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	db0a      	blt.n	8003c02 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	b2da      	uxtb	r2, r3
 8003bf0:	490c      	ldr	r1, [pc, #48]	; (8003c24 <__NVIC_SetPriority+0x4c>)
 8003bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf6:	0112      	lsls	r2, r2, #4
 8003bf8:	b2d2      	uxtb	r2, r2
 8003bfa:	440b      	add	r3, r1
 8003bfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003c00:	e00a      	b.n	8003c18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	b2da      	uxtb	r2, r3
 8003c06:	4908      	ldr	r1, [pc, #32]	; (8003c28 <__NVIC_SetPriority+0x50>)
 8003c08:	79fb      	ldrb	r3, [r7, #7]
 8003c0a:	f003 030f 	and.w	r3, r3, #15
 8003c0e:	3b04      	subs	r3, #4
 8003c10:	0112      	lsls	r2, r2, #4
 8003c12:	b2d2      	uxtb	r2, r2
 8003c14:	440b      	add	r3, r1
 8003c16:	761a      	strb	r2, [r3, #24]
}
 8003c18:	bf00      	nop
 8003c1a:	370c      	adds	r7, #12
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr
 8003c24:	e000e100 	.word	0xe000e100
 8003c28:	e000ed00 	.word	0xe000ed00

08003c2c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003c30:	4b05      	ldr	r3, [pc, #20]	; (8003c48 <SysTick_Handler+0x1c>)
 8003c32:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003c34:	f002 fa9a 	bl	800616c <xTaskGetSchedulerState>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d001      	beq.n	8003c42 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003c3e:	f003 f983 	bl	8006f48 <xPortSysTickHandler>
  }
}
 8003c42:	bf00      	nop
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	e000e010 	.word	0xe000e010

08003c4c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003c50:	2100      	movs	r1, #0
 8003c52:	f06f 0004 	mvn.w	r0, #4
 8003c56:	f7ff ffbf 	bl	8003bd8 <__NVIC_SetPriority>
#endif
}
 8003c5a:	bf00      	nop
 8003c5c:	bd80      	pop	{r7, pc}
	...

08003c60 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c66:	f3ef 8305 	mrs	r3, IPSR
 8003c6a:	603b      	str	r3, [r7, #0]
  return(result);
 8003c6c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d003      	beq.n	8003c7a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003c72:	f06f 0305 	mvn.w	r3, #5
 8003c76:	607b      	str	r3, [r7, #4]
 8003c78:	e00c      	b.n	8003c94 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003c7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ca4 <osKernelInitialize+0x44>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d105      	bne.n	8003c8e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003c82:	4b08      	ldr	r3, [pc, #32]	; (8003ca4 <osKernelInitialize+0x44>)
 8003c84:	2201      	movs	r2, #1
 8003c86:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	607b      	str	r3, [r7, #4]
 8003c8c:	e002      	b.n	8003c94 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c92:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003c94:	687b      	ldr	r3, [r7, #4]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	370c      	adds	r7, #12
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	20000340 	.word	0x20000340

08003ca8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003cae:	f3ef 8305 	mrs	r3, IPSR
 8003cb2:	603b      	str	r3, [r7, #0]
  return(result);
 8003cb4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d003      	beq.n	8003cc2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003cba:	f06f 0305 	mvn.w	r3, #5
 8003cbe:	607b      	str	r3, [r7, #4]
 8003cc0:	e010      	b.n	8003ce4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003cc2:	4b0b      	ldr	r3, [pc, #44]	; (8003cf0 <osKernelStart+0x48>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d109      	bne.n	8003cde <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003cca:	f7ff ffbf 	bl	8003c4c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003cce:	4b08      	ldr	r3, [pc, #32]	; (8003cf0 <osKernelStart+0x48>)
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003cd4:	f001 fdee 	bl	80058b4 <vTaskStartScheduler>
      stat = osOK;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	607b      	str	r3, [r7, #4]
 8003cdc:	e002      	b.n	8003ce4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003cde:	f04f 33ff 	mov.w	r3, #4294967295
 8003ce2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003ce4:	687b      	ldr	r3, [r7, #4]
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3708      	adds	r7, #8
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	20000340 	.word	0x20000340

08003cf4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b08e      	sub	sp, #56	; 0x38
 8003cf8:	af04      	add	r7, sp, #16
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003d00:	2300      	movs	r3, #0
 8003d02:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d04:	f3ef 8305 	mrs	r3, IPSR
 8003d08:	617b      	str	r3, [r7, #20]
  return(result);
 8003d0a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d17e      	bne.n	8003e0e <osThreadNew+0x11a>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d07b      	beq.n	8003e0e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003d16:	2380      	movs	r3, #128	; 0x80
 8003d18:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003d1a:	2318      	movs	r3, #24
 8003d1c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8003d22:	f04f 33ff 	mov.w	r3, #4294967295
 8003d26:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d045      	beq.n	8003dba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d002      	beq.n	8003d3c <osThreadNew+0x48>
        name = attr->name;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d002      	beq.n	8003d4a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	699b      	ldr	r3, [r3, #24]
 8003d48:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d008      	beq.n	8003d62 <osThreadNew+0x6e>
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	2b38      	cmp	r3, #56	; 0x38
 8003d54:	d805      	bhi.n	8003d62 <osThreadNew+0x6e>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d001      	beq.n	8003d66 <osThreadNew+0x72>
        return (NULL);
 8003d62:	2300      	movs	r3, #0
 8003d64:	e054      	b.n	8003e10 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d003      	beq.n	8003d76 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	695b      	ldr	r3, [r3, #20]
 8003d72:	089b      	lsrs	r3, r3, #2
 8003d74:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d00e      	beq.n	8003d9c <osThreadNew+0xa8>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	2bbb      	cmp	r3, #187	; 0xbb
 8003d84:	d90a      	bls.n	8003d9c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d006      	beq.n	8003d9c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d002      	beq.n	8003d9c <osThreadNew+0xa8>
        mem = 1;
 8003d96:	2301      	movs	r3, #1
 8003d98:	61bb      	str	r3, [r7, #24]
 8003d9a:	e010      	b.n	8003dbe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d10c      	bne.n	8003dbe <osThreadNew+0xca>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d108      	bne.n	8003dbe <osThreadNew+0xca>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d104      	bne.n	8003dbe <osThreadNew+0xca>
          mem = 0;
 8003db4:	2300      	movs	r3, #0
 8003db6:	61bb      	str	r3, [r7, #24]
 8003db8:	e001      	b.n	8003dbe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d110      	bne.n	8003de6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003dcc:	9202      	str	r2, [sp, #8]
 8003dce:	9301      	str	r3, [sp, #4]
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	9300      	str	r3, [sp, #0]
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	6a3a      	ldr	r2, [r7, #32]
 8003dd8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f001 fb7e 	bl	80054dc <xTaskCreateStatic>
 8003de0:	4603      	mov	r3, r0
 8003de2:	613b      	str	r3, [r7, #16]
 8003de4:	e013      	b.n	8003e0e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d110      	bne.n	8003e0e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003dec:	6a3b      	ldr	r3, [r7, #32]
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	f107 0310 	add.w	r3, r7, #16
 8003df4:	9301      	str	r3, [sp, #4]
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	9300      	str	r3, [sp, #0]
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f001 fbc9 	bl	8005596 <xTaskCreate>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d001      	beq.n	8003e0e <osThreadNew+0x11a>
            hTask = NULL;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003e0e:	693b      	ldr	r3, [r7, #16]
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3728      	adds	r7, #40	; 0x28
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e20:	f3ef 8305 	mrs	r3, IPSR
 8003e24:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e26:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d003      	beq.n	8003e34 <osDelay+0x1c>
    stat = osErrorISR;
 8003e2c:	f06f 0305 	mvn.w	r3, #5
 8003e30:	60fb      	str	r3, [r7, #12]
 8003e32:	e007      	b.n	8003e44 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003e34:	2300      	movs	r3, #0
 8003e36:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d002      	beq.n	8003e44 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f001 fd04 	bl	800584c <vTaskDelay>
    }
  }

  return (stat);
 8003e44:	68fb      	ldr	r3, [r7, #12]
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3710      	adds	r7, #16
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b08a      	sub	sp, #40	; 0x28
 8003e52:	af02      	add	r7, sp, #8
 8003e54:	60f8      	str	r0, [r7, #12]
 8003e56:	60b9      	str	r1, [r7, #8]
 8003e58:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e5e:	f3ef 8305 	mrs	r3, IPSR
 8003e62:	613b      	str	r3, [r7, #16]
  return(result);
 8003e64:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d175      	bne.n	8003f56 <osSemaphoreNew+0x108>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d072      	beq.n	8003f56 <osSemaphoreNew+0x108>
 8003e70:	68ba      	ldr	r2, [r7, #8]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d86e      	bhi.n	8003f56 <osSemaphoreNew+0x108>
    mem = -1;
 8003e78:	f04f 33ff 	mov.w	r3, #4294967295
 8003e7c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d015      	beq.n	8003eb0 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d006      	beq.n	8003e9a <osSemaphoreNew+0x4c>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	2b4f      	cmp	r3, #79	; 0x4f
 8003e92:	d902      	bls.n	8003e9a <osSemaphoreNew+0x4c>
        mem = 1;
 8003e94:	2301      	movs	r3, #1
 8003e96:	61bb      	str	r3, [r7, #24]
 8003e98:	e00c      	b.n	8003eb4 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d108      	bne.n	8003eb4 <osSemaphoreNew+0x66>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d104      	bne.n	8003eb4 <osSemaphoreNew+0x66>
          mem = 0;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	61bb      	str	r3, [r7, #24]
 8003eae:	e001      	b.n	8003eb4 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eba:	d04c      	beq.n	8003f56 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d128      	bne.n	8003f14 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d10a      	bne.n	8003ede <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	2203      	movs	r2, #3
 8003ece:	9200      	str	r2, [sp, #0]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	2001      	movs	r0, #1
 8003ed6:	f000 fb5b 	bl	8004590 <xQueueGenericCreateStatic>
 8003eda:	61f8      	str	r0, [r7, #28]
 8003edc:	e005      	b.n	8003eea <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8003ede:	2203      	movs	r2, #3
 8003ee0:	2100      	movs	r1, #0
 8003ee2:	2001      	movs	r0, #1
 8003ee4:	f000 fbcc 	bl	8004680 <xQueueGenericCreate>
 8003ee8:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d022      	beq.n	8003f36 <osSemaphoreNew+0xe8>
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d01f      	beq.n	8003f36 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	2200      	movs	r2, #0
 8003efa:	2100      	movs	r1, #0
 8003efc:	69f8      	ldr	r0, [r7, #28]
 8003efe:	f000 fc87 	bl	8004810 <xQueueGenericSend>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d016      	beq.n	8003f36 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8003f08:	69f8      	ldr	r0, [r7, #28]
 8003f0a:	f001 f913 	bl	8005134 <vQueueDelete>
            hSemaphore = NULL;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	61fb      	str	r3, [r7, #28]
 8003f12:	e010      	b.n	8003f36 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d108      	bne.n	8003f2c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	68b9      	ldr	r1, [r7, #8]
 8003f22:	68f8      	ldr	r0, [r7, #12]
 8003f24:	f000 fc09 	bl	800473a <xQueueCreateCountingSemaphoreStatic>
 8003f28:	61f8      	str	r0, [r7, #28]
 8003f2a:	e004      	b.n	8003f36 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8003f2c:	68b9      	ldr	r1, [r7, #8]
 8003f2e:	68f8      	ldr	r0, [r7, #12]
 8003f30:	f000 fc3a 	bl	80047a8 <xQueueCreateCountingSemaphore>
 8003f34:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d00c      	beq.n	8003f56 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d003      	beq.n	8003f4a <osSemaphoreNew+0xfc>
          name = attr->name;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	617b      	str	r3, [r7, #20]
 8003f48:	e001      	b.n	8003f4e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8003f4e:	6979      	ldr	r1, [r7, #20]
 8003f50:	69f8      	ldr	r0, [r7, #28]
 8003f52:	f001 fa3b 	bl	80053cc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8003f56:	69fb      	ldr	r3, [r7, #28]
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3720      	adds	r7, #32
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b086      	sub	sp, #24
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d103      	bne.n	8003f80 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8003f78:	f06f 0303 	mvn.w	r3, #3
 8003f7c:	617b      	str	r3, [r7, #20]
 8003f7e:	e039      	b.n	8003ff4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f80:	f3ef 8305 	mrs	r3, IPSR
 8003f84:	60fb      	str	r3, [r7, #12]
  return(result);
 8003f86:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d022      	beq.n	8003fd2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d003      	beq.n	8003f9a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8003f92:	f06f 0303 	mvn.w	r3, #3
 8003f96:	617b      	str	r3, [r7, #20]
 8003f98:	e02c      	b.n	8003ff4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8003f9e:	f107 0308 	add.w	r3, r7, #8
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	2100      	movs	r1, #0
 8003fa6:	6938      	ldr	r0, [r7, #16]
 8003fa8:	f001 f844 	bl	8005034 <xQueueReceiveFromISR>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d003      	beq.n	8003fba <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8003fb2:	f06f 0302 	mvn.w	r3, #2
 8003fb6:	617b      	str	r3, [r7, #20]
 8003fb8:	e01c      	b.n	8003ff4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d019      	beq.n	8003ff4 <osSemaphoreAcquire+0x94>
 8003fc0:	4b0f      	ldr	r3, [pc, #60]	; (8004000 <osSemaphoreAcquire+0xa0>)
 8003fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	f3bf 8f4f 	dsb	sy
 8003fcc:	f3bf 8f6f 	isb	sy
 8003fd0:	e010      	b.n	8003ff4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8003fd2:	6839      	ldr	r1, [r7, #0]
 8003fd4:	6938      	ldr	r0, [r7, #16]
 8003fd6:	f000 ff21 	bl	8004e1c <xQueueSemaphoreTake>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d009      	beq.n	8003ff4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d003      	beq.n	8003fee <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8003fe6:	f06f 0301 	mvn.w	r3, #1
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	e002      	b.n	8003ff4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8003fee:	f06f 0302 	mvn.w	r3, #2
 8003ff2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8003ff4:	697b      	ldr	r3, [r7, #20]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3718      	adds	r7, #24
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	e000ed04 	.word	0xe000ed04

08004004 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8004004:	b580      	push	{r7, lr}
 8004006:	b086      	sub	sp, #24
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004010:	2300      	movs	r3, #0
 8004012:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d103      	bne.n	8004022 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800401a:	f06f 0303 	mvn.w	r3, #3
 800401e:	617b      	str	r3, [r7, #20]
 8004020:	e02c      	b.n	800407c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004022:	f3ef 8305 	mrs	r3, IPSR
 8004026:	60fb      	str	r3, [r7, #12]
  return(result);
 8004028:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800402a:	2b00      	cmp	r3, #0
 800402c:	d01a      	beq.n	8004064 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800402e:	2300      	movs	r3, #0
 8004030:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8004032:	f107 0308 	add.w	r3, r7, #8
 8004036:	4619      	mov	r1, r3
 8004038:	6938      	ldr	r0, [r7, #16]
 800403a:	f000 fd82 	bl	8004b42 <xQueueGiveFromISR>
 800403e:	4603      	mov	r3, r0
 8004040:	2b01      	cmp	r3, #1
 8004042:	d003      	beq.n	800404c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8004044:	f06f 0302 	mvn.w	r3, #2
 8004048:	617b      	str	r3, [r7, #20]
 800404a:	e017      	b.n	800407c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d014      	beq.n	800407c <osSemaphoreRelease+0x78>
 8004052:	4b0d      	ldr	r3, [pc, #52]	; (8004088 <osSemaphoreRelease+0x84>)
 8004054:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004058:	601a      	str	r2, [r3, #0]
 800405a:	f3bf 8f4f 	dsb	sy
 800405e:	f3bf 8f6f 	isb	sy
 8004062:	e00b      	b.n	800407c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004064:	2300      	movs	r3, #0
 8004066:	2200      	movs	r2, #0
 8004068:	2100      	movs	r1, #0
 800406a:	6938      	ldr	r0, [r7, #16]
 800406c:	f000 fbd0 	bl	8004810 <xQueueGenericSend>
 8004070:	4603      	mov	r3, r0
 8004072:	2b01      	cmp	r3, #1
 8004074:	d002      	beq.n	800407c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8004076:	f06f 0302 	mvn.w	r3, #2
 800407a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800407c:	697b      	ldr	r3, [r7, #20]
}
 800407e:	4618      	mov	r0, r3
 8004080:	3718      	adds	r7, #24
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	e000ed04 	.word	0xe000ed04

0800408c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800408c:	b580      	push	{r7, lr}
 800408e:	b08a      	sub	sp, #40	; 0x28
 8004090:	af02      	add	r7, sp, #8
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004098:	2300      	movs	r3, #0
 800409a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800409c:	f3ef 8305 	mrs	r3, IPSR
 80040a0:	613b      	str	r3, [r7, #16]
  return(result);
 80040a2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d15f      	bne.n	8004168 <osMessageQueueNew+0xdc>
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d05c      	beq.n	8004168 <osMessageQueueNew+0xdc>
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d059      	beq.n	8004168 <osMessageQueueNew+0xdc>
    mem = -1;
 80040b4:	f04f 33ff 	mov.w	r3, #4294967295
 80040b8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d029      	beq.n	8004114 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d012      	beq.n	80040ee <osMessageQueueNew+0x62>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	2b4f      	cmp	r3, #79	; 0x4f
 80040ce:	d90e      	bls.n	80040ee <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00a      	beq.n	80040ee <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	695a      	ldr	r2, [r3, #20]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	68b9      	ldr	r1, [r7, #8]
 80040e0:	fb01 f303 	mul.w	r3, r1, r3
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d302      	bcc.n	80040ee <osMessageQueueNew+0x62>
        mem = 1;
 80040e8:	2301      	movs	r3, #1
 80040ea:	61bb      	str	r3, [r7, #24]
 80040ec:	e014      	b.n	8004118 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d110      	bne.n	8004118 <osMessageQueueNew+0x8c>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d10c      	bne.n	8004118 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004102:	2b00      	cmp	r3, #0
 8004104:	d108      	bne.n	8004118 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d104      	bne.n	8004118 <osMessageQueueNew+0x8c>
          mem = 0;
 800410e:	2300      	movs	r3, #0
 8004110:	61bb      	str	r3, [r7, #24]
 8004112:	e001      	b.n	8004118 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004114:	2300      	movs	r3, #0
 8004116:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d10b      	bne.n	8004136 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	691a      	ldr	r2, [r3, #16]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	2100      	movs	r1, #0
 8004128:	9100      	str	r1, [sp, #0]
 800412a:	68b9      	ldr	r1, [r7, #8]
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f000 fa2f 	bl	8004590 <xQueueGenericCreateStatic>
 8004132:	61f8      	str	r0, [r7, #28]
 8004134:	e008      	b.n	8004148 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d105      	bne.n	8004148 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800413c:	2200      	movs	r2, #0
 800413e:	68b9      	ldr	r1, [r7, #8]
 8004140:	68f8      	ldr	r0, [r7, #12]
 8004142:	f000 fa9d 	bl	8004680 <xQueueGenericCreate>
 8004146:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00c      	beq.n	8004168 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d003      	beq.n	800415c <osMessageQueueNew+0xd0>
        name = attr->name;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	617b      	str	r3, [r7, #20]
 800415a:	e001      	b.n	8004160 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800415c:	2300      	movs	r3, #0
 800415e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004160:	6979      	ldr	r1, [r7, #20]
 8004162:	69f8      	ldr	r0, [r7, #28]
 8004164:	f001 f932 	bl	80053cc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004168:	69fb      	ldr	r3, [r7, #28]
}
 800416a:	4618      	mov	r0, r3
 800416c:	3720      	adds	r7, #32
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
	...

08004174 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004174:	b580      	push	{r7, lr}
 8004176:	b088      	sub	sp, #32
 8004178:	af00      	add	r7, sp, #0
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	603b      	str	r3, [r7, #0]
 8004180:	4613      	mov	r3, r2
 8004182:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004188:	2300      	movs	r3, #0
 800418a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800418c:	f3ef 8305 	mrs	r3, IPSR
 8004190:	617b      	str	r3, [r7, #20]
  return(result);
 8004192:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004194:	2b00      	cmp	r3, #0
 8004196:	d028      	beq.n	80041ea <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d005      	beq.n	80041aa <osMessageQueuePut+0x36>
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d002      	beq.n	80041aa <osMessageQueuePut+0x36>
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80041aa:	f06f 0303 	mvn.w	r3, #3
 80041ae:	61fb      	str	r3, [r7, #28]
 80041b0:	e038      	b.n	8004224 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80041b2:	2300      	movs	r3, #0
 80041b4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80041b6:	f107 0210 	add.w	r2, r7, #16
 80041ba:	2300      	movs	r3, #0
 80041bc:	68b9      	ldr	r1, [r7, #8]
 80041be:	69b8      	ldr	r0, [r7, #24]
 80041c0:	f000 fc24 	bl	8004a0c <xQueueGenericSendFromISR>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d003      	beq.n	80041d2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80041ca:	f06f 0302 	mvn.w	r3, #2
 80041ce:	61fb      	str	r3, [r7, #28]
 80041d0:	e028      	b.n	8004224 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d025      	beq.n	8004224 <osMessageQueuePut+0xb0>
 80041d8:	4b15      	ldr	r3, [pc, #84]	; (8004230 <osMessageQueuePut+0xbc>)
 80041da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041de:	601a      	str	r2, [r3, #0]
 80041e0:	f3bf 8f4f 	dsb	sy
 80041e4:	f3bf 8f6f 	isb	sy
 80041e8:	e01c      	b.n	8004224 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d002      	beq.n	80041f6 <osMessageQueuePut+0x82>
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d103      	bne.n	80041fe <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80041f6:	f06f 0303 	mvn.w	r3, #3
 80041fa:	61fb      	str	r3, [r7, #28]
 80041fc:	e012      	b.n	8004224 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80041fe:	2300      	movs	r3, #0
 8004200:	683a      	ldr	r2, [r7, #0]
 8004202:	68b9      	ldr	r1, [r7, #8]
 8004204:	69b8      	ldr	r0, [r7, #24]
 8004206:	f000 fb03 	bl	8004810 <xQueueGenericSend>
 800420a:	4603      	mov	r3, r0
 800420c:	2b01      	cmp	r3, #1
 800420e:	d009      	beq.n	8004224 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d003      	beq.n	800421e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8004216:	f06f 0301 	mvn.w	r3, #1
 800421a:	61fb      	str	r3, [r7, #28]
 800421c:	e002      	b.n	8004224 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800421e:	f06f 0302 	mvn.w	r3, #2
 8004222:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004224:	69fb      	ldr	r3, [r7, #28]
}
 8004226:	4618      	mov	r0, r3
 8004228:	3720      	adds	r7, #32
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	e000ed04 	.word	0xe000ed04

08004234 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004234:	b580      	push	{r7, lr}
 8004236:	b088      	sub	sp, #32
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
 8004240:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004246:	2300      	movs	r3, #0
 8004248:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800424a:	f3ef 8305 	mrs	r3, IPSR
 800424e:	617b      	str	r3, [r7, #20]
  return(result);
 8004250:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004252:	2b00      	cmp	r3, #0
 8004254:	d028      	beq.n	80042a8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d005      	beq.n	8004268 <osMessageQueueGet+0x34>
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d002      	beq.n	8004268 <osMessageQueueGet+0x34>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d003      	beq.n	8004270 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004268:	f06f 0303 	mvn.w	r3, #3
 800426c:	61fb      	str	r3, [r7, #28]
 800426e:	e037      	b.n	80042e0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004270:	2300      	movs	r3, #0
 8004272:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004274:	f107 0310 	add.w	r3, r7, #16
 8004278:	461a      	mov	r2, r3
 800427a:	68b9      	ldr	r1, [r7, #8]
 800427c:	69b8      	ldr	r0, [r7, #24]
 800427e:	f000 fed9 	bl	8005034 <xQueueReceiveFromISR>
 8004282:	4603      	mov	r3, r0
 8004284:	2b01      	cmp	r3, #1
 8004286:	d003      	beq.n	8004290 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004288:	f06f 0302 	mvn.w	r3, #2
 800428c:	61fb      	str	r3, [r7, #28]
 800428e:	e027      	b.n	80042e0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d024      	beq.n	80042e0 <osMessageQueueGet+0xac>
 8004296:	4b15      	ldr	r3, [pc, #84]	; (80042ec <osMessageQueueGet+0xb8>)
 8004298:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800429c:	601a      	str	r2, [r3, #0]
 800429e:	f3bf 8f4f 	dsb	sy
 80042a2:	f3bf 8f6f 	isb	sy
 80042a6:	e01b      	b.n	80042e0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d002      	beq.n	80042b4 <osMessageQueueGet+0x80>
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d103      	bne.n	80042bc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80042b4:	f06f 0303 	mvn.w	r3, #3
 80042b8:	61fb      	str	r3, [r7, #28]
 80042ba:	e011      	b.n	80042e0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80042bc:	683a      	ldr	r2, [r7, #0]
 80042be:	68b9      	ldr	r1, [r7, #8]
 80042c0:	69b8      	ldr	r0, [r7, #24]
 80042c2:	f000 fccb 	bl	8004c5c <xQueueReceive>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d009      	beq.n	80042e0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d003      	beq.n	80042da <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80042d2:	f06f 0301 	mvn.w	r3, #1
 80042d6:	61fb      	str	r3, [r7, #28]
 80042d8:	e002      	b.n	80042e0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80042da:	f06f 0302 	mvn.w	r3, #2
 80042de:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80042e0:	69fb      	ldr	r3, [r7, #28]
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3720      	adds	r7, #32
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	e000ed04 	.word	0xe000ed04

080042f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	4a07      	ldr	r2, [pc, #28]	; (800431c <vApplicationGetIdleTaskMemory+0x2c>)
 8004300:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	4a06      	ldr	r2, [pc, #24]	; (8004320 <vApplicationGetIdleTaskMemory+0x30>)
 8004306:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2280      	movs	r2, #128	; 0x80
 800430c:	601a      	str	r2, [r3, #0]
}
 800430e:	bf00      	nop
 8004310:	3714      	adds	r7, #20
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	20000344 	.word	0x20000344
 8004320:	20000400 	.word	0x20000400

08004324 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	4a07      	ldr	r2, [pc, #28]	; (8004350 <vApplicationGetTimerTaskMemory+0x2c>)
 8004334:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	4a06      	ldr	r2, [pc, #24]	; (8004354 <vApplicationGetTimerTaskMemory+0x30>)
 800433a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004342:	601a      	str	r2, [r3, #0]
}
 8004344:	bf00      	nop
 8004346:	3714      	adds	r7, #20
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	20000600 	.word	0x20000600
 8004354:	200006bc 	.word	0x200006bc

08004358 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f103 0208 	add.w	r2, r3, #8
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f04f 32ff 	mov.w	r2, #4294967295
 8004370:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f103 0208 	add.w	r2, r3, #8
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f103 0208 	add.w	r2, r3, #8
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800438c:	bf00      	nop
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80043a6:	bf00      	nop
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr

080043b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043b2:	b480      	push	{r7}
 80043b4:	b085      	sub	sp, #20
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
 80043ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	689a      	ldr	r2, [r3, #8]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	683a      	ldr	r2, [r7, #0]
 80043d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	1c5a      	adds	r2, r3, #1
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	601a      	str	r2, [r3, #0]
}
 80043ee:	bf00      	nop
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr

080043fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043fa:	b480      	push	{r7}
 80043fc:	b085      	sub	sp, #20
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
 8004402:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004410:	d103      	bne.n	800441a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	60fb      	str	r3, [r7, #12]
 8004418:	e00c      	b.n	8004434 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	3308      	adds	r3, #8
 800441e:	60fb      	str	r3, [r7, #12]
 8004420:	e002      	b.n	8004428 <vListInsert+0x2e>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	60fb      	str	r3, [r7, #12]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68ba      	ldr	r2, [r7, #8]
 8004430:	429a      	cmp	r2, r3
 8004432:	d2f6      	bcs.n	8004422 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	683a      	ldr	r2, [r7, #0]
 8004442:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	683a      	ldr	r2, [r7, #0]
 800444e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	1c5a      	adds	r2, r3, #1
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	601a      	str	r2, [r3, #0]
}
 8004460:	bf00      	nop
 8004462:	3714      	adds	r7, #20
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	6892      	ldr	r2, [r2, #8]
 8004482:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	6852      	ldr	r2, [r2, #4]
 800448c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	429a      	cmp	r2, r3
 8004496:	d103      	bne.n	80044a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	1e5a      	subs	r2, r3, #1
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3714      	adds	r7, #20
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b084      	sub	sp, #16
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d10a      	bne.n	80044ea <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80044d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d8:	f383 8811 	msr	BASEPRI, r3
 80044dc:	f3bf 8f6f 	isb	sy
 80044e0:	f3bf 8f4f 	dsb	sy
 80044e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80044e6:	bf00      	nop
 80044e8:	e7fe      	b.n	80044e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80044ea:	f002 fc9b 	bl	8006e24 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f6:	68f9      	ldr	r1, [r7, #12]
 80044f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80044fa:	fb01 f303 	mul.w	r3, r1, r3
 80044fe:	441a      	add	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800451a:	3b01      	subs	r3, #1
 800451c:	68f9      	ldr	r1, [r7, #12]
 800451e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004520:	fb01 f303 	mul.w	r3, r1, r3
 8004524:	441a      	add	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	22ff      	movs	r2, #255	; 0xff
 800452e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	22ff      	movs	r2, #255	; 0xff
 8004536:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d114      	bne.n	800456a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d01a      	beq.n	800457e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	3310      	adds	r3, #16
 800454c:	4618      	mov	r0, r3
 800454e:	f001 fc4b 	bl	8005de8 <xTaskRemoveFromEventList>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d012      	beq.n	800457e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004558:	4b0c      	ldr	r3, [pc, #48]	; (800458c <xQueueGenericReset+0xcc>)
 800455a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800455e:	601a      	str	r2, [r3, #0]
 8004560:	f3bf 8f4f 	dsb	sy
 8004564:	f3bf 8f6f 	isb	sy
 8004568:	e009      	b.n	800457e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	3310      	adds	r3, #16
 800456e:	4618      	mov	r0, r3
 8004570:	f7ff fef2 	bl	8004358 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	3324      	adds	r3, #36	; 0x24
 8004578:	4618      	mov	r0, r3
 800457a:	f7ff feed 	bl	8004358 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800457e:	f002 fc81 	bl	8006e84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004582:	2301      	movs	r3, #1
}
 8004584:	4618      	mov	r0, r3
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	e000ed04 	.word	0xe000ed04

08004590 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004590:	b580      	push	{r7, lr}
 8004592:	b08e      	sub	sp, #56	; 0x38
 8004594:	af02      	add	r7, sp, #8
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
 800459c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10a      	bne.n	80045ba <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80045a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a8:	f383 8811 	msr	BASEPRI, r3
 80045ac:	f3bf 8f6f 	isb	sy
 80045b0:	f3bf 8f4f 	dsb	sy
 80045b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80045b6:	bf00      	nop
 80045b8:	e7fe      	b.n	80045b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d10a      	bne.n	80045d6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80045c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c4:	f383 8811 	msr	BASEPRI, r3
 80045c8:	f3bf 8f6f 	isb	sy
 80045cc:	f3bf 8f4f 	dsb	sy
 80045d0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80045d2:	bf00      	nop
 80045d4:	e7fe      	b.n	80045d4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d002      	beq.n	80045e2 <xQueueGenericCreateStatic+0x52>
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <xQueueGenericCreateStatic+0x56>
 80045e2:	2301      	movs	r3, #1
 80045e4:	e000      	b.n	80045e8 <xQueueGenericCreateStatic+0x58>
 80045e6:	2300      	movs	r3, #0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d10a      	bne.n	8004602 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80045ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f0:	f383 8811 	msr	BASEPRI, r3
 80045f4:	f3bf 8f6f 	isb	sy
 80045f8:	f3bf 8f4f 	dsb	sy
 80045fc:	623b      	str	r3, [r7, #32]
}
 80045fe:	bf00      	nop
 8004600:	e7fe      	b.n	8004600 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d102      	bne.n	800460e <xQueueGenericCreateStatic+0x7e>
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d101      	bne.n	8004612 <xQueueGenericCreateStatic+0x82>
 800460e:	2301      	movs	r3, #1
 8004610:	e000      	b.n	8004614 <xQueueGenericCreateStatic+0x84>
 8004612:	2300      	movs	r3, #0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10a      	bne.n	800462e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800461c:	f383 8811 	msr	BASEPRI, r3
 8004620:	f3bf 8f6f 	isb	sy
 8004624:	f3bf 8f4f 	dsb	sy
 8004628:	61fb      	str	r3, [r7, #28]
}
 800462a:	bf00      	nop
 800462c:	e7fe      	b.n	800462c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800462e:	2350      	movs	r3, #80	; 0x50
 8004630:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	2b50      	cmp	r3, #80	; 0x50
 8004636:	d00a      	beq.n	800464e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463c:	f383 8811 	msr	BASEPRI, r3
 8004640:	f3bf 8f6f 	isb	sy
 8004644:	f3bf 8f4f 	dsb	sy
 8004648:	61bb      	str	r3, [r7, #24]
}
 800464a:	bf00      	nop
 800464c:	e7fe      	b.n	800464c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800464e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00d      	beq.n	8004676 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800465a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004662:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	4613      	mov	r3, r2
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	68b9      	ldr	r1, [r7, #8]
 8004670:	68f8      	ldr	r0, [r7, #12]
 8004672:	f000 f83f 	bl	80046f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004678:	4618      	mov	r0, r3
 800467a:	3730      	adds	r7, #48	; 0x30
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004680:	b580      	push	{r7, lr}
 8004682:	b08a      	sub	sp, #40	; 0x28
 8004684:	af02      	add	r7, sp, #8
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	4613      	mov	r3, r2
 800468c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d10a      	bne.n	80046aa <xQueueGenericCreate+0x2a>
	__asm volatile
 8004694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004698:	f383 8811 	msr	BASEPRI, r3
 800469c:	f3bf 8f6f 	isb	sy
 80046a0:	f3bf 8f4f 	dsb	sy
 80046a4:	613b      	str	r3, [r7, #16]
}
 80046a6:	bf00      	nop
 80046a8:	e7fe      	b.n	80046a8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	68ba      	ldr	r2, [r7, #8]
 80046ae:	fb02 f303 	mul.w	r3, r2, r3
 80046b2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	3350      	adds	r3, #80	; 0x50
 80046b8:	4618      	mov	r0, r3
 80046ba:	f002 fcd5 	bl	8007068 <pvPortMalloc>
 80046be:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d011      	beq.n	80046ea <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	3350      	adds	r3, #80	; 0x50
 80046ce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80046d8:	79fa      	ldrb	r2, [r7, #7]
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	9300      	str	r3, [sp, #0]
 80046de:	4613      	mov	r3, r2
 80046e0:	697a      	ldr	r2, [r7, #20]
 80046e2:	68b9      	ldr	r1, [r7, #8]
 80046e4:	68f8      	ldr	r0, [r7, #12]
 80046e6:	f000 f805 	bl	80046f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80046ea:	69bb      	ldr	r3, [r7, #24]
	}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3720      	adds	r7, #32
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	607a      	str	r2, [r7, #4]
 8004700:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d103      	bne.n	8004710 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	69ba      	ldr	r2, [r7, #24]
 800470c:	601a      	str	r2, [r3, #0]
 800470e:	e002      	b.n	8004716 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004722:	2101      	movs	r1, #1
 8004724:	69b8      	ldr	r0, [r7, #24]
 8004726:	f7ff fecb 	bl	80044c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800472a:	69bb      	ldr	r3, [r7, #24]
 800472c:	78fa      	ldrb	r2, [r7, #3]
 800472e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004732:	bf00      	nop
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800473a:	b580      	push	{r7, lr}
 800473c:	b08a      	sub	sp, #40	; 0x28
 800473e:	af02      	add	r7, sp, #8
 8004740:	60f8      	str	r0, [r7, #12]
 8004742:	60b9      	str	r1, [r7, #8]
 8004744:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10a      	bne.n	8004762 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800474c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004750:	f383 8811 	msr	BASEPRI, r3
 8004754:	f3bf 8f6f 	isb	sy
 8004758:	f3bf 8f4f 	dsb	sy
 800475c:	61bb      	str	r3, [r7, #24]
}
 800475e:	bf00      	nop
 8004760:	e7fe      	b.n	8004760 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004762:	68ba      	ldr	r2, [r7, #8]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	429a      	cmp	r2, r3
 8004768:	d90a      	bls.n	8004780 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800476a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800476e:	f383 8811 	msr	BASEPRI, r3
 8004772:	f3bf 8f6f 	isb	sy
 8004776:	f3bf 8f4f 	dsb	sy
 800477a:	617b      	str	r3, [r7, #20]
}
 800477c:	bf00      	nop
 800477e:	e7fe      	b.n	800477e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004780:	2302      	movs	r3, #2
 8004782:	9300      	str	r3, [sp, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	2100      	movs	r1, #0
 800478a:	68f8      	ldr	r0, [r7, #12]
 800478c:	f7ff ff00 	bl	8004590 <xQueueGenericCreateStatic>
 8004790:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d002      	beq.n	800479e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800479e:	69fb      	ldr	r3, [r7, #28]
	}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3720      	adds	r7, #32
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b086      	sub	sp, #24
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d10a      	bne.n	80047ce <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80047b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047bc:	f383 8811 	msr	BASEPRI, r3
 80047c0:	f3bf 8f6f 	isb	sy
 80047c4:	f3bf 8f4f 	dsb	sy
 80047c8:	613b      	str	r3, [r7, #16]
}
 80047ca:	bf00      	nop
 80047cc:	e7fe      	b.n	80047cc <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80047ce:	683a      	ldr	r2, [r7, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d90a      	bls.n	80047ec <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80047d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047da:	f383 8811 	msr	BASEPRI, r3
 80047de:	f3bf 8f6f 	isb	sy
 80047e2:	f3bf 8f4f 	dsb	sy
 80047e6:	60fb      	str	r3, [r7, #12]
}
 80047e8:	bf00      	nop
 80047ea:	e7fe      	b.n	80047ea <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80047ec:	2202      	movs	r2, #2
 80047ee:	2100      	movs	r1, #0
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f7ff ff45 	bl	8004680 <xQueueGenericCreate>
 80047f6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	683a      	ldr	r2, [r7, #0]
 8004802:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004804:	697b      	ldr	r3, [r7, #20]
	}
 8004806:	4618      	mov	r0, r3
 8004808:	3718      	adds	r7, #24
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
	...

08004810 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b08e      	sub	sp, #56	; 0x38
 8004814:	af00      	add	r7, sp, #0
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	60b9      	str	r1, [r7, #8]
 800481a:	607a      	str	r2, [r7, #4]
 800481c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800481e:	2300      	movs	r3, #0
 8004820:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004828:	2b00      	cmp	r3, #0
 800482a:	d10a      	bne.n	8004842 <xQueueGenericSend+0x32>
	__asm volatile
 800482c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004830:	f383 8811 	msr	BASEPRI, r3
 8004834:	f3bf 8f6f 	isb	sy
 8004838:	f3bf 8f4f 	dsb	sy
 800483c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800483e:	bf00      	nop
 8004840:	e7fe      	b.n	8004840 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d103      	bne.n	8004850 <xQueueGenericSend+0x40>
 8004848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800484a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484c:	2b00      	cmp	r3, #0
 800484e:	d101      	bne.n	8004854 <xQueueGenericSend+0x44>
 8004850:	2301      	movs	r3, #1
 8004852:	e000      	b.n	8004856 <xQueueGenericSend+0x46>
 8004854:	2300      	movs	r3, #0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d10a      	bne.n	8004870 <xQueueGenericSend+0x60>
	__asm volatile
 800485a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485e:	f383 8811 	msr	BASEPRI, r3
 8004862:	f3bf 8f6f 	isb	sy
 8004866:	f3bf 8f4f 	dsb	sy
 800486a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800486c:	bf00      	nop
 800486e:	e7fe      	b.n	800486e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	2b02      	cmp	r3, #2
 8004874:	d103      	bne.n	800487e <xQueueGenericSend+0x6e>
 8004876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800487a:	2b01      	cmp	r3, #1
 800487c:	d101      	bne.n	8004882 <xQueueGenericSend+0x72>
 800487e:	2301      	movs	r3, #1
 8004880:	e000      	b.n	8004884 <xQueueGenericSend+0x74>
 8004882:	2300      	movs	r3, #0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d10a      	bne.n	800489e <xQueueGenericSend+0x8e>
	__asm volatile
 8004888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488c:	f383 8811 	msr	BASEPRI, r3
 8004890:	f3bf 8f6f 	isb	sy
 8004894:	f3bf 8f4f 	dsb	sy
 8004898:	623b      	str	r3, [r7, #32]
}
 800489a:	bf00      	nop
 800489c:	e7fe      	b.n	800489c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800489e:	f001 fc65 	bl	800616c <xTaskGetSchedulerState>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d102      	bne.n	80048ae <xQueueGenericSend+0x9e>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d101      	bne.n	80048b2 <xQueueGenericSend+0xa2>
 80048ae:	2301      	movs	r3, #1
 80048b0:	e000      	b.n	80048b4 <xQueueGenericSend+0xa4>
 80048b2:	2300      	movs	r3, #0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d10a      	bne.n	80048ce <xQueueGenericSend+0xbe>
	__asm volatile
 80048b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048bc:	f383 8811 	msr	BASEPRI, r3
 80048c0:	f3bf 8f6f 	isb	sy
 80048c4:	f3bf 8f4f 	dsb	sy
 80048c8:	61fb      	str	r3, [r7, #28]
}
 80048ca:	bf00      	nop
 80048cc:	e7fe      	b.n	80048cc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80048ce:	f002 faa9 	bl	8006e24 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80048d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048da:	429a      	cmp	r2, r3
 80048dc:	d302      	bcc.n	80048e4 <xQueueGenericSend+0xd4>
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d129      	bne.n	8004938 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80048e4:	683a      	ldr	r2, [r7, #0]
 80048e6:	68b9      	ldr	r1, [r7, #8]
 80048e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048ea:	f000 fc5e 	bl	80051aa <prvCopyDataToQueue>
 80048ee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d010      	beq.n	800491a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048fa:	3324      	adds	r3, #36	; 0x24
 80048fc:	4618      	mov	r0, r3
 80048fe:	f001 fa73 	bl	8005de8 <xTaskRemoveFromEventList>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d013      	beq.n	8004930 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004908:	4b3f      	ldr	r3, [pc, #252]	; (8004a08 <xQueueGenericSend+0x1f8>)
 800490a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800490e:	601a      	str	r2, [r3, #0]
 8004910:	f3bf 8f4f 	dsb	sy
 8004914:	f3bf 8f6f 	isb	sy
 8004918:	e00a      	b.n	8004930 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800491a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800491c:	2b00      	cmp	r3, #0
 800491e:	d007      	beq.n	8004930 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004920:	4b39      	ldr	r3, [pc, #228]	; (8004a08 <xQueueGenericSend+0x1f8>)
 8004922:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004926:	601a      	str	r2, [r3, #0]
 8004928:	f3bf 8f4f 	dsb	sy
 800492c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004930:	f002 faa8 	bl	8006e84 <vPortExitCritical>
				return pdPASS;
 8004934:	2301      	movs	r3, #1
 8004936:	e063      	b.n	8004a00 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d103      	bne.n	8004946 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800493e:	f002 faa1 	bl	8006e84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004942:	2300      	movs	r3, #0
 8004944:	e05c      	b.n	8004a00 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004948:	2b00      	cmp	r3, #0
 800494a:	d106      	bne.n	800495a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800494c:	f107 0314 	add.w	r3, r7, #20
 8004950:	4618      	mov	r0, r3
 8004952:	f001 faad 	bl	8005eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004956:	2301      	movs	r3, #1
 8004958:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800495a:	f002 fa93 	bl	8006e84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800495e:	f001 f819 	bl	8005994 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004962:	f002 fa5f 	bl	8006e24 <vPortEnterCritical>
 8004966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004968:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800496c:	b25b      	sxtb	r3, r3
 800496e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004972:	d103      	bne.n	800497c <xQueueGenericSend+0x16c>
 8004974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004976:	2200      	movs	r2, #0
 8004978:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800497c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800497e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004982:	b25b      	sxtb	r3, r3
 8004984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004988:	d103      	bne.n	8004992 <xQueueGenericSend+0x182>
 800498a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800498c:	2200      	movs	r2, #0
 800498e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004992:	f002 fa77 	bl	8006e84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004996:	1d3a      	adds	r2, r7, #4
 8004998:	f107 0314 	add.w	r3, r7, #20
 800499c:	4611      	mov	r1, r2
 800499e:	4618      	mov	r0, r3
 80049a0:	f001 fa9c 	bl	8005edc <xTaskCheckForTimeOut>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d124      	bne.n	80049f4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80049aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049ac:	f000 fcf5 	bl	800539a <prvIsQueueFull>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d018      	beq.n	80049e8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80049b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b8:	3310      	adds	r3, #16
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	4611      	mov	r1, r2
 80049be:	4618      	mov	r0, r3
 80049c0:	f001 f9c2 	bl	8005d48 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80049c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049c6:	f000 fc80 	bl	80052ca <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80049ca:	f000 fff1 	bl	80059b0 <xTaskResumeAll>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f47f af7c 	bne.w	80048ce <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80049d6:	4b0c      	ldr	r3, [pc, #48]	; (8004a08 <xQueueGenericSend+0x1f8>)
 80049d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049dc:	601a      	str	r2, [r3, #0]
 80049de:	f3bf 8f4f 	dsb	sy
 80049e2:	f3bf 8f6f 	isb	sy
 80049e6:	e772      	b.n	80048ce <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80049e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049ea:	f000 fc6e 	bl	80052ca <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049ee:	f000 ffdf 	bl	80059b0 <xTaskResumeAll>
 80049f2:	e76c      	b.n	80048ce <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80049f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049f6:	f000 fc68 	bl	80052ca <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049fa:	f000 ffd9 	bl	80059b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80049fe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3738      	adds	r7, #56	; 0x38
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	e000ed04 	.word	0xe000ed04

08004a0c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b090      	sub	sp, #64	; 0x40
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
 8004a18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10a      	bne.n	8004a3a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a28:	f383 8811 	msr	BASEPRI, r3
 8004a2c:	f3bf 8f6f 	isb	sy
 8004a30:	f3bf 8f4f 	dsb	sy
 8004a34:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004a36:	bf00      	nop
 8004a38:	e7fe      	b.n	8004a38 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d103      	bne.n	8004a48 <xQueueGenericSendFromISR+0x3c>
 8004a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d101      	bne.n	8004a4c <xQueueGenericSendFromISR+0x40>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e000      	b.n	8004a4e <xQueueGenericSendFromISR+0x42>
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d10a      	bne.n	8004a68 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a56:	f383 8811 	msr	BASEPRI, r3
 8004a5a:	f3bf 8f6f 	isb	sy
 8004a5e:	f3bf 8f4f 	dsb	sy
 8004a62:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004a64:	bf00      	nop
 8004a66:	e7fe      	b.n	8004a66 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d103      	bne.n	8004a76 <xQueueGenericSendFromISR+0x6a>
 8004a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d101      	bne.n	8004a7a <xQueueGenericSendFromISR+0x6e>
 8004a76:	2301      	movs	r3, #1
 8004a78:	e000      	b.n	8004a7c <xQueueGenericSendFromISR+0x70>
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d10a      	bne.n	8004a96 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a84:	f383 8811 	msr	BASEPRI, r3
 8004a88:	f3bf 8f6f 	isb	sy
 8004a8c:	f3bf 8f4f 	dsb	sy
 8004a90:	623b      	str	r3, [r7, #32]
}
 8004a92:	bf00      	nop
 8004a94:	e7fe      	b.n	8004a94 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004a96:	f002 faa7 	bl	8006fe8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004a9a:	f3ef 8211 	mrs	r2, BASEPRI
 8004a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa2:	f383 8811 	msr	BASEPRI, r3
 8004aa6:	f3bf 8f6f 	isb	sy
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	61fa      	str	r2, [r7, #28]
 8004ab0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004ab2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ab4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ab8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d302      	bcc.n	8004ac8 <xQueueGenericSendFromISR+0xbc>
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d12f      	bne.n	8004b28 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ace:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004ad8:	683a      	ldr	r2, [r7, #0]
 8004ada:	68b9      	ldr	r1, [r7, #8]
 8004adc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004ade:	f000 fb64 	bl	80051aa <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004ae2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aea:	d112      	bne.n	8004b12 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d016      	beq.n	8004b22 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004af6:	3324      	adds	r3, #36	; 0x24
 8004af8:	4618      	mov	r0, r3
 8004afa:	f001 f975 	bl	8005de8 <xTaskRemoveFromEventList>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d00e      	beq.n	8004b22 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d00b      	beq.n	8004b22 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]
 8004b10:	e007      	b.n	8004b22 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004b12:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004b16:	3301      	adds	r3, #1
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	b25a      	sxtb	r2, r3
 8004b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004b22:	2301      	movs	r3, #1
 8004b24:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004b26:	e001      	b.n	8004b2c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b2e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004b36:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004b38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3740      	adds	r7, #64	; 0x40
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b08e      	sub	sp, #56	; 0x38
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
 8004b4a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d10a      	bne.n	8004b6c <xQueueGiveFromISR+0x2a>
	__asm volatile
 8004b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b5a:	f383 8811 	msr	BASEPRI, r3
 8004b5e:	f3bf 8f6f 	isb	sy
 8004b62:	f3bf 8f4f 	dsb	sy
 8004b66:	623b      	str	r3, [r7, #32]
}
 8004b68:	bf00      	nop
 8004b6a:	e7fe      	b.n	8004b6a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d00a      	beq.n	8004b8a <xQueueGiveFromISR+0x48>
	__asm volatile
 8004b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b78:	f383 8811 	msr	BASEPRI, r3
 8004b7c:	f3bf 8f6f 	isb	sy
 8004b80:	f3bf 8f4f 	dsb	sy
 8004b84:	61fb      	str	r3, [r7, #28]
}
 8004b86:	bf00      	nop
 8004b88:	e7fe      	b.n	8004b88 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d103      	bne.n	8004b9a <xQueueGiveFromISR+0x58>
 8004b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d101      	bne.n	8004b9e <xQueueGiveFromISR+0x5c>
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e000      	b.n	8004ba0 <xQueueGiveFromISR+0x5e>
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d10a      	bne.n	8004bba <xQueueGiveFromISR+0x78>
	__asm volatile
 8004ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba8:	f383 8811 	msr	BASEPRI, r3
 8004bac:	f3bf 8f6f 	isb	sy
 8004bb0:	f3bf 8f4f 	dsb	sy
 8004bb4:	61bb      	str	r3, [r7, #24]
}
 8004bb6:	bf00      	nop
 8004bb8:	e7fe      	b.n	8004bb8 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004bba:	f002 fa15 	bl	8006fe8 <vPortValidateInterruptPriority>
	__asm volatile
 8004bbe:	f3ef 8211 	mrs	r2, BASEPRI
 8004bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc6:	f383 8811 	msr	BASEPRI, r3
 8004bca:	f3bf 8f6f 	isb	sy
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	617a      	str	r2, [r7, #20]
 8004bd4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8004bd6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bde:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004be4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d22b      	bcs.n	8004c42 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bf6:	1c5a      	adds	r2, r3, #1
 8004bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bfa:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004bfc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c04:	d112      	bne.n	8004c2c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d016      	beq.n	8004c3c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c10:	3324      	adds	r3, #36	; 0x24
 8004c12:	4618      	mov	r0, r3
 8004c14:	f001 f8e8 	bl	8005de8 <xTaskRemoveFromEventList>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00e      	beq.n	8004c3c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d00b      	beq.n	8004c3c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	2201      	movs	r2, #1
 8004c28:	601a      	str	r2, [r3, #0]
 8004c2a:	e007      	b.n	8004c3c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004c2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004c30:	3301      	adds	r3, #1
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	b25a      	sxtb	r2, r3
 8004c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	637b      	str	r3, [r7, #52]	; 0x34
 8004c40:	e001      	b.n	8004c46 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004c42:	2300      	movs	r3, #0
 8004c44:	637b      	str	r3, [r7, #52]	; 0x34
 8004c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c48:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f383 8811 	msr	BASEPRI, r3
}
 8004c50:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004c52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3738      	adds	r7, #56	; 0x38
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b08c      	sub	sp, #48	; 0x30
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d10a      	bne.n	8004c8c <xQueueReceive+0x30>
	__asm volatile
 8004c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c7a:	f383 8811 	msr	BASEPRI, r3
 8004c7e:	f3bf 8f6f 	isb	sy
 8004c82:	f3bf 8f4f 	dsb	sy
 8004c86:	623b      	str	r3, [r7, #32]
}
 8004c88:	bf00      	nop
 8004c8a:	e7fe      	b.n	8004c8a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d103      	bne.n	8004c9a <xQueueReceive+0x3e>
 8004c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d101      	bne.n	8004c9e <xQueueReceive+0x42>
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e000      	b.n	8004ca0 <xQueueReceive+0x44>
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d10a      	bne.n	8004cba <xQueueReceive+0x5e>
	__asm volatile
 8004ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca8:	f383 8811 	msr	BASEPRI, r3
 8004cac:	f3bf 8f6f 	isb	sy
 8004cb0:	f3bf 8f4f 	dsb	sy
 8004cb4:	61fb      	str	r3, [r7, #28]
}
 8004cb6:	bf00      	nop
 8004cb8:	e7fe      	b.n	8004cb8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004cba:	f001 fa57 	bl	800616c <xTaskGetSchedulerState>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d102      	bne.n	8004cca <xQueueReceive+0x6e>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <xQueueReceive+0x72>
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e000      	b.n	8004cd0 <xQueueReceive+0x74>
 8004cce:	2300      	movs	r3, #0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d10a      	bne.n	8004cea <xQueueReceive+0x8e>
	__asm volatile
 8004cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd8:	f383 8811 	msr	BASEPRI, r3
 8004cdc:	f3bf 8f6f 	isb	sy
 8004ce0:	f3bf 8f4f 	dsb	sy
 8004ce4:	61bb      	str	r3, [r7, #24]
}
 8004ce6:	bf00      	nop
 8004ce8:	e7fe      	b.n	8004ce8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004cea:	f002 f89b 	bl	8006e24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d01f      	beq.n	8004d3a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004cfa:	68b9      	ldr	r1, [r7, #8]
 8004cfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cfe:	f000 fabe 	bl	800527e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d04:	1e5a      	subs	r2, r3, #1
 8004d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d08:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00f      	beq.n	8004d32 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d14:	3310      	adds	r3, #16
 8004d16:	4618      	mov	r0, r3
 8004d18:	f001 f866 	bl	8005de8 <xTaskRemoveFromEventList>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d007      	beq.n	8004d32 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d22:	4b3d      	ldr	r3, [pc, #244]	; (8004e18 <xQueueReceive+0x1bc>)
 8004d24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d28:	601a      	str	r2, [r3, #0]
 8004d2a:	f3bf 8f4f 	dsb	sy
 8004d2e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d32:	f002 f8a7 	bl	8006e84 <vPortExitCritical>
				return pdPASS;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e069      	b.n	8004e0e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d103      	bne.n	8004d48 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d40:	f002 f8a0 	bl	8006e84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d44:	2300      	movs	r3, #0
 8004d46:	e062      	b.n	8004e0e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d106      	bne.n	8004d5c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d4e:	f107 0310 	add.w	r3, r7, #16
 8004d52:	4618      	mov	r0, r3
 8004d54:	f001 f8ac 	bl	8005eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d5c:	f002 f892 	bl	8006e84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d60:	f000 fe18 	bl	8005994 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d64:	f002 f85e 	bl	8006e24 <vPortEnterCritical>
 8004d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d6e:	b25b      	sxtb	r3, r3
 8004d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d74:	d103      	bne.n	8004d7e <xQueueReceive+0x122>
 8004d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d84:	b25b      	sxtb	r3, r3
 8004d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d8a:	d103      	bne.n	8004d94 <xQueueReceive+0x138>
 8004d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d94:	f002 f876 	bl	8006e84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d98:	1d3a      	adds	r2, r7, #4
 8004d9a:	f107 0310 	add.w	r3, r7, #16
 8004d9e:	4611      	mov	r1, r2
 8004da0:	4618      	mov	r0, r3
 8004da2:	f001 f89b 	bl	8005edc <xTaskCheckForTimeOut>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d123      	bne.n	8004df4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004dac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dae:	f000 fade 	bl	800536e <prvIsQueueEmpty>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d017      	beq.n	8004de8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dba:	3324      	adds	r3, #36	; 0x24
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	4611      	mov	r1, r2
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f000 ffc1 	bl	8005d48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004dc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dc8:	f000 fa7f 	bl	80052ca <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004dcc:	f000 fdf0 	bl	80059b0 <xTaskResumeAll>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d189      	bne.n	8004cea <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004dd6:	4b10      	ldr	r3, [pc, #64]	; (8004e18 <xQueueReceive+0x1bc>)
 8004dd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ddc:	601a      	str	r2, [r3, #0]
 8004dde:	f3bf 8f4f 	dsb	sy
 8004de2:	f3bf 8f6f 	isb	sy
 8004de6:	e780      	b.n	8004cea <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004de8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dea:	f000 fa6e 	bl	80052ca <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004dee:	f000 fddf 	bl	80059b0 <xTaskResumeAll>
 8004df2:	e77a      	b.n	8004cea <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004df4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004df6:	f000 fa68 	bl	80052ca <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004dfa:	f000 fdd9 	bl	80059b0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004dfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e00:	f000 fab5 	bl	800536e <prvIsQueueEmpty>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	f43f af6f 	beq.w	8004cea <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004e0c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3730      	adds	r7, #48	; 0x30
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	e000ed04 	.word	0xe000ed04

08004e1c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b08e      	sub	sp, #56	; 0x38
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004e26:	2300      	movs	r3, #0
 8004e28:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d10a      	bne.n	8004e4e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8004e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e3c:	f383 8811 	msr	BASEPRI, r3
 8004e40:	f3bf 8f6f 	isb	sy
 8004e44:	f3bf 8f4f 	dsb	sy
 8004e48:	623b      	str	r3, [r7, #32]
}
 8004e4a:	bf00      	nop
 8004e4c:	e7fe      	b.n	8004e4c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00a      	beq.n	8004e6c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8004e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e5a:	f383 8811 	msr	BASEPRI, r3
 8004e5e:	f3bf 8f6f 	isb	sy
 8004e62:	f3bf 8f4f 	dsb	sy
 8004e66:	61fb      	str	r3, [r7, #28]
}
 8004e68:	bf00      	nop
 8004e6a:	e7fe      	b.n	8004e6a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e6c:	f001 f97e 	bl	800616c <xTaskGetSchedulerState>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d102      	bne.n	8004e7c <xQueueSemaphoreTake+0x60>
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d101      	bne.n	8004e80 <xQueueSemaphoreTake+0x64>
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e000      	b.n	8004e82 <xQueueSemaphoreTake+0x66>
 8004e80:	2300      	movs	r3, #0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d10a      	bne.n	8004e9c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8004e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e8a:	f383 8811 	msr	BASEPRI, r3
 8004e8e:	f3bf 8f6f 	isb	sy
 8004e92:	f3bf 8f4f 	dsb	sy
 8004e96:	61bb      	str	r3, [r7, #24]
}
 8004e98:	bf00      	nop
 8004e9a:	e7fe      	b.n	8004e9a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e9c:	f001 ffc2 	bl	8006e24 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d024      	beq.n	8004ef6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eae:	1e5a      	subs	r2, r3, #1
 8004eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eb2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d104      	bne.n	8004ec6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004ebc:	f001 facc 	bl	8006458 <pvTaskIncrementMutexHeldCount>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00f      	beq.n	8004eee <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ed0:	3310      	adds	r3, #16
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f000 ff88 	bl	8005de8 <xTaskRemoveFromEventList>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d007      	beq.n	8004eee <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004ede:	4b54      	ldr	r3, [pc, #336]	; (8005030 <xQueueSemaphoreTake+0x214>)
 8004ee0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ee4:	601a      	str	r2, [r3, #0]
 8004ee6:	f3bf 8f4f 	dsb	sy
 8004eea:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004eee:	f001 ffc9 	bl	8006e84 <vPortExitCritical>
				return pdPASS;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e097      	b.n	8005026 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d111      	bne.n	8004f20 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00a      	beq.n	8004f18 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8004f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f06:	f383 8811 	msr	BASEPRI, r3
 8004f0a:	f3bf 8f6f 	isb	sy
 8004f0e:	f3bf 8f4f 	dsb	sy
 8004f12:	617b      	str	r3, [r7, #20]
}
 8004f14:	bf00      	nop
 8004f16:	e7fe      	b.n	8004f16 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004f18:	f001 ffb4 	bl	8006e84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	e082      	b.n	8005026 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d106      	bne.n	8004f34 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f26:	f107 030c 	add.w	r3, r7, #12
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 ffc0 	bl	8005eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f30:	2301      	movs	r3, #1
 8004f32:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f34:	f001 ffa6 	bl	8006e84 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f38:	f000 fd2c 	bl	8005994 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f3c:	f001 ff72 	bl	8006e24 <vPortEnterCritical>
 8004f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f46:	b25b      	sxtb	r3, r3
 8004f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4c:	d103      	bne.n	8004f56 <xQueueSemaphoreTake+0x13a>
 8004f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f5c:	b25b      	sxtb	r3, r3
 8004f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f62:	d103      	bne.n	8004f6c <xQueueSemaphoreTake+0x150>
 8004f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f6c:	f001 ff8a 	bl	8006e84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f70:	463a      	mov	r2, r7
 8004f72:	f107 030c 	add.w	r3, r7, #12
 8004f76:	4611      	mov	r1, r2
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f000 ffaf 	bl	8005edc <xTaskCheckForTimeOut>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d132      	bne.n	8004fea <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f84:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004f86:	f000 f9f2 	bl	800536e <prvIsQueueEmpty>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d026      	beq.n	8004fde <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d109      	bne.n	8004fac <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8004f98:	f001 ff44 	bl	8006e24 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f001 f901 	bl	80061a8 <xTaskPriorityInherit>
 8004fa6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004fa8:	f001 ff6c 	bl	8006e84 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fae:	3324      	adds	r3, #36	; 0x24
 8004fb0:	683a      	ldr	r2, [r7, #0]
 8004fb2:	4611      	mov	r1, r2
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f000 fec7 	bl	8005d48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004fba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004fbc:	f000 f985 	bl	80052ca <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004fc0:	f000 fcf6 	bl	80059b0 <xTaskResumeAll>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	f47f af68 	bne.w	8004e9c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8004fcc:	4b18      	ldr	r3, [pc, #96]	; (8005030 <xQueueSemaphoreTake+0x214>)
 8004fce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	f3bf 8f4f 	dsb	sy
 8004fd8:	f3bf 8f6f 	isb	sy
 8004fdc:	e75e      	b.n	8004e9c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004fde:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004fe0:	f000 f973 	bl	80052ca <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004fe4:	f000 fce4 	bl	80059b0 <xTaskResumeAll>
 8004fe8:	e758      	b.n	8004e9c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004fea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004fec:	f000 f96d 	bl	80052ca <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ff0:	f000 fcde 	bl	80059b0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ff4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004ff6:	f000 f9ba 	bl	800536e <prvIsQueueEmpty>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f43f af4d 	beq.w	8004e9c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005004:	2b00      	cmp	r3, #0
 8005006:	d00d      	beq.n	8005024 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8005008:	f001 ff0c 	bl	8006e24 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800500c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800500e:	f000 f8b4 	bl	800517a <prvGetDisinheritPriorityAfterTimeout>
 8005012:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800501a:	4618      	mov	r0, r3
 800501c:	f001 f99a 	bl	8006354 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005020:	f001 ff30 	bl	8006e84 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005024:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005026:	4618      	mov	r0, r3
 8005028:	3738      	adds	r7, #56	; 0x38
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	e000ed04 	.word	0xe000ed04

08005034 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b08e      	sub	sp, #56	; 0x38
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005046:	2b00      	cmp	r3, #0
 8005048:	d10a      	bne.n	8005060 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800504a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800504e:	f383 8811 	msr	BASEPRI, r3
 8005052:	f3bf 8f6f 	isb	sy
 8005056:	f3bf 8f4f 	dsb	sy
 800505a:	623b      	str	r3, [r7, #32]
}
 800505c:	bf00      	nop
 800505e:	e7fe      	b.n	800505e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d103      	bne.n	800506e <xQueueReceiveFromISR+0x3a>
 8005066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	2b00      	cmp	r3, #0
 800506c:	d101      	bne.n	8005072 <xQueueReceiveFromISR+0x3e>
 800506e:	2301      	movs	r3, #1
 8005070:	e000      	b.n	8005074 <xQueueReceiveFromISR+0x40>
 8005072:	2300      	movs	r3, #0
 8005074:	2b00      	cmp	r3, #0
 8005076:	d10a      	bne.n	800508e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8005078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800507c:	f383 8811 	msr	BASEPRI, r3
 8005080:	f3bf 8f6f 	isb	sy
 8005084:	f3bf 8f4f 	dsb	sy
 8005088:	61fb      	str	r3, [r7, #28]
}
 800508a:	bf00      	nop
 800508c:	e7fe      	b.n	800508c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800508e:	f001 ffab 	bl	8006fe8 <vPortValidateInterruptPriority>
	__asm volatile
 8005092:	f3ef 8211 	mrs	r2, BASEPRI
 8005096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509a:	f383 8811 	msr	BASEPRI, r3
 800509e:	f3bf 8f6f 	isb	sy
 80050a2:	f3bf 8f4f 	dsb	sy
 80050a6:	61ba      	str	r2, [r7, #24]
 80050a8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80050aa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80050ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80050ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80050b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d02f      	beq.n	800511a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80050ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80050c4:	68b9      	ldr	r1, [r7, #8]
 80050c6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80050c8:	f000 f8d9 	bl	800527e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80050cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ce:	1e5a      	subs	r2, r3, #1
 80050d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80050d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80050d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050dc:	d112      	bne.n	8005104 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d016      	beq.n	8005114 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e8:	3310      	adds	r3, #16
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 fe7c 	bl	8005de8 <xTaskRemoveFromEventList>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00e      	beq.n	8005114 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00b      	beq.n	8005114 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	e007      	b.n	8005114 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005104:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005108:	3301      	adds	r3, #1
 800510a:	b2db      	uxtb	r3, r3
 800510c:	b25a      	sxtb	r2, r3
 800510e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005110:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8005114:	2301      	movs	r3, #1
 8005116:	637b      	str	r3, [r7, #52]	; 0x34
 8005118:	e001      	b.n	800511e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800511a:	2300      	movs	r3, #0
 800511c:	637b      	str	r3, [r7, #52]	; 0x34
 800511e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005120:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	f383 8811 	msr	BASEPRI, r3
}
 8005128:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800512a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800512c:	4618      	mov	r0, r3
 800512e:	3738      	adds	r7, #56	; 0x38
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d10a      	bne.n	800515c <vQueueDelete+0x28>
	__asm volatile
 8005146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800514a:	f383 8811 	msr	BASEPRI, r3
 800514e:	f3bf 8f6f 	isb	sy
 8005152:	f3bf 8f4f 	dsb	sy
 8005156:	60bb      	str	r3, [r7, #8]
}
 8005158:	bf00      	nop
 800515a:	e7fe      	b.n	800515a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800515c:	68f8      	ldr	r0, [r7, #12]
 800515e:	f000 f95f 	bl	8005420 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8005168:	2b00      	cmp	r3, #0
 800516a:	d102      	bne.n	8005172 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f002 f847 	bl	8007200 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005172:	bf00      	nop
 8005174:	3710      	adds	r7, #16
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}

0800517a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800517a:	b480      	push	{r7}
 800517c:	b085      	sub	sp, #20
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005186:	2b00      	cmp	r3, #0
 8005188:	d006      	beq.n	8005198 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8005194:	60fb      	str	r3, [r7, #12]
 8005196:	e001      	b.n	800519c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005198:	2300      	movs	r3, #0
 800519a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800519c:	68fb      	ldr	r3, [r7, #12]
	}
 800519e:	4618      	mov	r0, r3
 80051a0:	3714      	adds	r7, #20
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr

080051aa <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80051aa:	b580      	push	{r7, lr}
 80051ac:	b086      	sub	sp, #24
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	60f8      	str	r0, [r7, #12]
 80051b2:	60b9      	str	r1, [r7, #8]
 80051b4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80051b6:	2300      	movs	r3, #0
 80051b8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051be:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d10d      	bne.n	80051e4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d14d      	bne.n	800526c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f001 f84f 	bl	8006278 <xTaskPriorityDisinherit>
 80051da:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	609a      	str	r2, [r3, #8]
 80051e2:	e043      	b.n	800526c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d119      	bne.n	800521e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6858      	ldr	r0, [r3, #4]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f2:	461a      	mov	r2, r3
 80051f4:	68b9      	ldr	r1, [r7, #8]
 80051f6:	f002 fa44 	bl	8007682 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	685a      	ldr	r2, [r3, #4]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005202:	441a      	add	r2, r3
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	685a      	ldr	r2, [r3, #4]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	429a      	cmp	r2, r3
 8005212:	d32b      	bcc.n	800526c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	605a      	str	r2, [r3, #4]
 800521c:	e026      	b.n	800526c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	68d8      	ldr	r0, [r3, #12]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005226:	461a      	mov	r2, r3
 8005228:	68b9      	ldr	r1, [r7, #8]
 800522a:	f002 fa2a 	bl	8007682 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	68da      	ldr	r2, [r3, #12]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005236:	425b      	negs	r3, r3
 8005238:	441a      	add	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	68da      	ldr	r2, [r3, #12]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	429a      	cmp	r2, r3
 8005248:	d207      	bcs.n	800525a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	689a      	ldr	r2, [r3, #8]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005252:	425b      	negs	r3, r3
 8005254:	441a      	add	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b02      	cmp	r3, #2
 800525e:	d105      	bne.n	800526c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d002      	beq.n	800526c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	3b01      	subs	r3, #1
 800526a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	1c5a      	adds	r2, r3, #1
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005274:	697b      	ldr	r3, [r7, #20]
}
 8005276:	4618      	mov	r0, r3
 8005278:	3718      	adds	r7, #24
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800527e:	b580      	push	{r7, lr}
 8005280:	b082      	sub	sp, #8
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
 8005286:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528c:	2b00      	cmp	r3, #0
 800528e:	d018      	beq.n	80052c2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	68da      	ldr	r2, [r3, #12]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005298:	441a      	add	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	68da      	ldr	r2, [r3, #12]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d303      	bcc.n	80052b2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	68d9      	ldr	r1, [r3, #12]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ba:	461a      	mov	r2, r3
 80052bc:	6838      	ldr	r0, [r7, #0]
 80052be:	f002 f9e0 	bl	8007682 <memcpy>
	}
}
 80052c2:	bf00      	nop
 80052c4:	3708      	adds	r7, #8
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}

080052ca <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80052ca:	b580      	push	{r7, lr}
 80052cc:	b084      	sub	sp, #16
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80052d2:	f001 fda7 	bl	8006e24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052dc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80052de:	e011      	b.n	8005304 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d012      	beq.n	800530e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	3324      	adds	r3, #36	; 0x24
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 fd7b 	bl	8005de8 <xTaskRemoveFromEventList>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80052f8:	f000 fe52 	bl	8005fa0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80052fc:	7bfb      	ldrb	r3, [r7, #15]
 80052fe:	3b01      	subs	r3, #1
 8005300:	b2db      	uxtb	r3, r3
 8005302:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005304:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005308:	2b00      	cmp	r3, #0
 800530a:	dce9      	bgt.n	80052e0 <prvUnlockQueue+0x16>
 800530c:	e000      	b.n	8005310 <prvUnlockQueue+0x46>
					break;
 800530e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	22ff      	movs	r2, #255	; 0xff
 8005314:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005318:	f001 fdb4 	bl	8006e84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800531c:	f001 fd82 	bl	8006e24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005326:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005328:	e011      	b.n	800534e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d012      	beq.n	8005358 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	3310      	adds	r3, #16
 8005336:	4618      	mov	r0, r3
 8005338:	f000 fd56 	bl	8005de8 <xTaskRemoveFromEventList>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d001      	beq.n	8005346 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005342:	f000 fe2d 	bl	8005fa0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005346:	7bbb      	ldrb	r3, [r7, #14]
 8005348:	3b01      	subs	r3, #1
 800534a:	b2db      	uxtb	r3, r3
 800534c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800534e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005352:	2b00      	cmp	r3, #0
 8005354:	dce9      	bgt.n	800532a <prvUnlockQueue+0x60>
 8005356:	e000      	b.n	800535a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005358:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	22ff      	movs	r2, #255	; 0xff
 800535e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005362:	f001 fd8f 	bl	8006e84 <vPortExitCritical>
}
 8005366:	bf00      	nop
 8005368:	3710      	adds	r7, #16
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b084      	sub	sp, #16
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005376:	f001 fd55 	bl	8006e24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800537e:	2b00      	cmp	r3, #0
 8005380:	d102      	bne.n	8005388 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005382:	2301      	movs	r3, #1
 8005384:	60fb      	str	r3, [r7, #12]
 8005386:	e001      	b.n	800538c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005388:	2300      	movs	r3, #0
 800538a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800538c:	f001 fd7a 	bl	8006e84 <vPortExitCritical>

	return xReturn;
 8005390:	68fb      	ldr	r3, [r7, #12]
}
 8005392:	4618      	mov	r0, r3
 8005394:	3710      	adds	r7, #16
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800539a:	b580      	push	{r7, lr}
 800539c:	b084      	sub	sp, #16
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80053a2:	f001 fd3f 	bl	8006e24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d102      	bne.n	80053b8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80053b2:	2301      	movs	r3, #1
 80053b4:	60fb      	str	r3, [r7, #12]
 80053b6:	e001      	b.n	80053bc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80053b8:	2300      	movs	r3, #0
 80053ba:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80053bc:	f001 fd62 	bl	8006e84 <vPortExitCritical>

	return xReturn;
 80053c0:	68fb      	ldr	r3, [r7, #12]
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
	...

080053cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80053cc:	b480      	push	{r7}
 80053ce:	b085      	sub	sp, #20
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80053d6:	2300      	movs	r3, #0
 80053d8:	60fb      	str	r3, [r7, #12]
 80053da:	e014      	b.n	8005406 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80053dc:	4a0f      	ldr	r2, [pc, #60]	; (800541c <vQueueAddToRegistry+0x50>)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d10b      	bne.n	8005400 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80053e8:	490c      	ldr	r1, [pc, #48]	; (800541c <vQueueAddToRegistry+0x50>)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80053f2:	4a0a      	ldr	r2, [pc, #40]	; (800541c <vQueueAddToRegistry+0x50>)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	00db      	lsls	r3, r3, #3
 80053f8:	4413      	add	r3, r2
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80053fe:	e006      	b.n	800540e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	3301      	adds	r3, #1
 8005404:	60fb      	str	r3, [r7, #12]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2b07      	cmp	r3, #7
 800540a:	d9e7      	bls.n	80053dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800540c:	bf00      	nop
 800540e:	bf00      	nop
 8005410:	3714      	adds	r7, #20
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	20000abc 	.word	0x20000abc

08005420 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005428:	2300      	movs	r3, #0
 800542a:	60fb      	str	r3, [r7, #12]
 800542c:	e016      	b.n	800545c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800542e:	4a10      	ldr	r2, [pc, #64]	; (8005470 <vQueueUnregisterQueue+0x50>)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	00db      	lsls	r3, r3, #3
 8005434:	4413      	add	r3, r2
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	429a      	cmp	r2, r3
 800543c:	d10b      	bne.n	8005456 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800543e:	4a0c      	ldr	r2, [pc, #48]	; (8005470 <vQueueUnregisterQueue+0x50>)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2100      	movs	r1, #0
 8005444:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8005448:	4a09      	ldr	r2, [pc, #36]	; (8005470 <vQueueUnregisterQueue+0x50>)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	00db      	lsls	r3, r3, #3
 800544e:	4413      	add	r3, r2
 8005450:	2200      	movs	r2, #0
 8005452:	605a      	str	r2, [r3, #4]
				break;
 8005454:	e006      	b.n	8005464 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	3301      	adds	r3, #1
 800545a:	60fb      	str	r3, [r7, #12]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2b07      	cmp	r3, #7
 8005460:	d9e5      	bls.n	800542e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005462:	bf00      	nop
 8005464:	bf00      	nop
 8005466:	3714      	adds	r7, #20
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr
 8005470:	20000abc 	.word	0x20000abc

08005474 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005474:	b580      	push	{r7, lr}
 8005476:	b086      	sub	sp, #24
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005484:	f001 fcce 	bl	8006e24 <vPortEnterCritical>
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800548e:	b25b      	sxtb	r3, r3
 8005490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005494:	d103      	bne.n	800549e <vQueueWaitForMessageRestricted+0x2a>
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	2200      	movs	r2, #0
 800549a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054a4:	b25b      	sxtb	r3, r3
 80054a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054aa:	d103      	bne.n	80054b4 <vQueueWaitForMessageRestricted+0x40>
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054b4:	f001 fce6 	bl	8006e84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d106      	bne.n	80054ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	3324      	adds	r3, #36	; 0x24
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	68b9      	ldr	r1, [r7, #8]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f000 fc61 	bl	8005d90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80054ce:	6978      	ldr	r0, [r7, #20]
 80054d0:	f7ff fefb 	bl	80052ca <prvUnlockQueue>
	}
 80054d4:	bf00      	nop
 80054d6:	3718      	adds	r7, #24
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}

080054dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b08e      	sub	sp, #56	; 0x38
 80054e0:	af04      	add	r7, sp, #16
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	607a      	str	r2, [r7, #4]
 80054e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80054ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d10a      	bne.n	8005506 <xTaskCreateStatic+0x2a>
	__asm volatile
 80054f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f4:	f383 8811 	msr	BASEPRI, r3
 80054f8:	f3bf 8f6f 	isb	sy
 80054fc:	f3bf 8f4f 	dsb	sy
 8005500:	623b      	str	r3, [r7, #32]
}
 8005502:	bf00      	nop
 8005504:	e7fe      	b.n	8005504 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005508:	2b00      	cmp	r3, #0
 800550a:	d10a      	bne.n	8005522 <xTaskCreateStatic+0x46>
	__asm volatile
 800550c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005510:	f383 8811 	msr	BASEPRI, r3
 8005514:	f3bf 8f6f 	isb	sy
 8005518:	f3bf 8f4f 	dsb	sy
 800551c:	61fb      	str	r3, [r7, #28]
}
 800551e:	bf00      	nop
 8005520:	e7fe      	b.n	8005520 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005522:	23bc      	movs	r3, #188	; 0xbc
 8005524:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	2bbc      	cmp	r3, #188	; 0xbc
 800552a:	d00a      	beq.n	8005542 <xTaskCreateStatic+0x66>
	__asm volatile
 800552c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005530:	f383 8811 	msr	BASEPRI, r3
 8005534:	f3bf 8f6f 	isb	sy
 8005538:	f3bf 8f4f 	dsb	sy
 800553c:	61bb      	str	r3, [r7, #24]
}
 800553e:	bf00      	nop
 8005540:	e7fe      	b.n	8005540 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005542:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005546:	2b00      	cmp	r3, #0
 8005548:	d01e      	beq.n	8005588 <xTaskCreateStatic+0xac>
 800554a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800554c:	2b00      	cmp	r3, #0
 800554e:	d01b      	beq.n	8005588 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005552:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005556:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005558:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800555a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555c:	2202      	movs	r2, #2
 800555e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005562:	2300      	movs	r3, #0
 8005564:	9303      	str	r3, [sp, #12]
 8005566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005568:	9302      	str	r3, [sp, #8]
 800556a:	f107 0314 	add.w	r3, r7, #20
 800556e:	9301      	str	r3, [sp, #4]
 8005570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005572:	9300      	str	r3, [sp, #0]
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	68b9      	ldr	r1, [r7, #8]
 800557a:	68f8      	ldr	r0, [r7, #12]
 800557c:	f000 f850 	bl	8005620 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005580:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005582:	f000 f8f3 	bl	800576c <prvAddNewTaskToReadyList>
 8005586:	e001      	b.n	800558c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005588:	2300      	movs	r3, #0
 800558a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800558c:	697b      	ldr	r3, [r7, #20]
	}
 800558e:	4618      	mov	r0, r3
 8005590:	3728      	adds	r7, #40	; 0x28
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}

08005596 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005596:	b580      	push	{r7, lr}
 8005598:	b08c      	sub	sp, #48	; 0x30
 800559a:	af04      	add	r7, sp, #16
 800559c:	60f8      	str	r0, [r7, #12]
 800559e:	60b9      	str	r1, [r7, #8]
 80055a0:	603b      	str	r3, [r7, #0]
 80055a2:	4613      	mov	r3, r2
 80055a4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80055a6:	88fb      	ldrh	r3, [r7, #6]
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	4618      	mov	r0, r3
 80055ac:	f001 fd5c 	bl	8007068 <pvPortMalloc>
 80055b0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d00e      	beq.n	80055d6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80055b8:	20bc      	movs	r0, #188	; 0xbc
 80055ba:	f001 fd55 	bl	8007068 <pvPortMalloc>
 80055be:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d003      	beq.n	80055ce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	697a      	ldr	r2, [r7, #20]
 80055ca:	631a      	str	r2, [r3, #48]	; 0x30
 80055cc:	e005      	b.n	80055da <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80055ce:	6978      	ldr	r0, [r7, #20]
 80055d0:	f001 fe16 	bl	8007200 <vPortFree>
 80055d4:	e001      	b.n	80055da <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80055d6:	2300      	movs	r3, #0
 80055d8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d017      	beq.n	8005610 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80055e8:	88fa      	ldrh	r2, [r7, #6]
 80055ea:	2300      	movs	r3, #0
 80055ec:	9303      	str	r3, [sp, #12]
 80055ee:	69fb      	ldr	r3, [r7, #28]
 80055f0:	9302      	str	r3, [sp, #8]
 80055f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055f4:	9301      	str	r3, [sp, #4]
 80055f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f8:	9300      	str	r3, [sp, #0]
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	68b9      	ldr	r1, [r7, #8]
 80055fe:	68f8      	ldr	r0, [r7, #12]
 8005600:	f000 f80e 	bl	8005620 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005604:	69f8      	ldr	r0, [r7, #28]
 8005606:	f000 f8b1 	bl	800576c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800560a:	2301      	movs	r3, #1
 800560c:	61bb      	str	r3, [r7, #24]
 800560e:	e002      	b.n	8005616 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005610:	f04f 33ff 	mov.w	r3, #4294967295
 8005614:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005616:	69bb      	ldr	r3, [r7, #24]
	}
 8005618:	4618      	mov	r0, r3
 800561a:	3720      	adds	r7, #32
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}

08005620 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b088      	sub	sp, #32
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]
 800562c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800562e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005630:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	461a      	mov	r2, r3
 8005638:	21a5      	movs	r1, #165	; 0xa5
 800563a:	f002 f830 	bl	800769e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800563e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005640:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005648:	3b01      	subs	r3, #1
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	4413      	add	r3, r2
 800564e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	f023 0307 	bic.w	r3, r3, #7
 8005656:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	f003 0307 	and.w	r3, r3, #7
 800565e:	2b00      	cmp	r3, #0
 8005660:	d00a      	beq.n	8005678 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005666:	f383 8811 	msr	BASEPRI, r3
 800566a:	f3bf 8f6f 	isb	sy
 800566e:	f3bf 8f4f 	dsb	sy
 8005672:	617b      	str	r3, [r7, #20]
}
 8005674:	bf00      	nop
 8005676:	e7fe      	b.n	8005676 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d01f      	beq.n	80056be <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800567e:	2300      	movs	r3, #0
 8005680:	61fb      	str	r3, [r7, #28]
 8005682:	e012      	b.n	80056aa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005684:	68ba      	ldr	r2, [r7, #8]
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	4413      	add	r3, r2
 800568a:	7819      	ldrb	r1, [r3, #0]
 800568c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	4413      	add	r3, r2
 8005692:	3334      	adds	r3, #52	; 0x34
 8005694:	460a      	mov	r2, r1
 8005696:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005698:	68ba      	ldr	r2, [r7, #8]
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	4413      	add	r3, r2
 800569e:	781b      	ldrb	r3, [r3, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d006      	beq.n	80056b2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	3301      	adds	r3, #1
 80056a8:	61fb      	str	r3, [r7, #28]
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	2b0f      	cmp	r3, #15
 80056ae:	d9e9      	bls.n	8005684 <prvInitialiseNewTask+0x64>
 80056b0:	e000      	b.n	80056b4 <prvInitialiseNewTask+0x94>
			{
				break;
 80056b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80056b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80056bc:	e003      	b.n	80056c6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80056be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80056c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c8:	2b37      	cmp	r3, #55	; 0x37
 80056ca:	d901      	bls.n	80056d0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80056cc:	2337      	movs	r3, #55	; 0x37
 80056ce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80056d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056d4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80056d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056da:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80056dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056de:	2200      	movs	r2, #0
 80056e0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80056e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e4:	3304      	adds	r3, #4
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7fe fe56 	bl	8004398 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80056ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ee:	3318      	adds	r3, #24
 80056f0:	4618      	mov	r0, r3
 80056f2:	f7fe fe51 	bl	8004398 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80056f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056fe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005704:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005708:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800570a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800570c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800570e:	2200      	movs	r2, #0
 8005710:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005716:	2200      	movs	r2, #0
 8005718:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800571c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800571e:	3354      	adds	r3, #84	; 0x54
 8005720:	2260      	movs	r2, #96	; 0x60
 8005722:	2100      	movs	r1, #0
 8005724:	4618      	mov	r0, r3
 8005726:	f001 ffba 	bl	800769e <memset>
 800572a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800572c:	4a0c      	ldr	r2, [pc, #48]	; (8005760 <prvInitialiseNewTask+0x140>)
 800572e:	659a      	str	r2, [r3, #88]	; 0x58
 8005730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005732:	4a0c      	ldr	r2, [pc, #48]	; (8005764 <prvInitialiseNewTask+0x144>)
 8005734:	65da      	str	r2, [r3, #92]	; 0x5c
 8005736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005738:	4a0b      	ldr	r2, [pc, #44]	; (8005768 <prvInitialiseNewTask+0x148>)
 800573a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800573c:	683a      	ldr	r2, [r7, #0]
 800573e:	68f9      	ldr	r1, [r7, #12]
 8005740:	69b8      	ldr	r0, [r7, #24]
 8005742:	f001 fa3f 	bl	8006bc4 <pxPortInitialiseStack>
 8005746:	4602      	mov	r2, r0
 8005748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800574a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800574c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800574e:	2b00      	cmp	r3, #0
 8005750:	d002      	beq.n	8005758 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005754:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005756:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005758:	bf00      	nop
 800575a:	3720      	adds	r7, #32
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	0800a430 	.word	0x0800a430
 8005764:	0800a450 	.word	0x0800a450
 8005768:	0800a410 	.word	0x0800a410

0800576c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005774:	f001 fb56 	bl	8006e24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005778:	4b2d      	ldr	r3, [pc, #180]	; (8005830 <prvAddNewTaskToReadyList+0xc4>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	3301      	adds	r3, #1
 800577e:	4a2c      	ldr	r2, [pc, #176]	; (8005830 <prvAddNewTaskToReadyList+0xc4>)
 8005780:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005782:	4b2c      	ldr	r3, [pc, #176]	; (8005834 <prvAddNewTaskToReadyList+0xc8>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d109      	bne.n	800579e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800578a:	4a2a      	ldr	r2, [pc, #168]	; (8005834 <prvAddNewTaskToReadyList+0xc8>)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005790:	4b27      	ldr	r3, [pc, #156]	; (8005830 <prvAddNewTaskToReadyList+0xc4>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2b01      	cmp	r3, #1
 8005796:	d110      	bne.n	80057ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005798:	f000 fc26 	bl	8005fe8 <prvInitialiseTaskLists>
 800579c:	e00d      	b.n	80057ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800579e:	4b26      	ldr	r3, [pc, #152]	; (8005838 <prvAddNewTaskToReadyList+0xcc>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d109      	bne.n	80057ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80057a6:	4b23      	ldr	r3, [pc, #140]	; (8005834 <prvAddNewTaskToReadyList+0xc8>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d802      	bhi.n	80057ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80057b4:	4a1f      	ldr	r2, [pc, #124]	; (8005834 <prvAddNewTaskToReadyList+0xc8>)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80057ba:	4b20      	ldr	r3, [pc, #128]	; (800583c <prvAddNewTaskToReadyList+0xd0>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	3301      	adds	r3, #1
 80057c0:	4a1e      	ldr	r2, [pc, #120]	; (800583c <prvAddNewTaskToReadyList+0xd0>)
 80057c2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80057c4:	4b1d      	ldr	r3, [pc, #116]	; (800583c <prvAddNewTaskToReadyList+0xd0>)
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057d0:	4b1b      	ldr	r3, [pc, #108]	; (8005840 <prvAddNewTaskToReadyList+0xd4>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d903      	bls.n	80057e0 <prvAddNewTaskToReadyList+0x74>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057dc:	4a18      	ldr	r2, [pc, #96]	; (8005840 <prvAddNewTaskToReadyList+0xd4>)
 80057de:	6013      	str	r3, [r2, #0]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057e4:	4613      	mov	r3, r2
 80057e6:	009b      	lsls	r3, r3, #2
 80057e8:	4413      	add	r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4a15      	ldr	r2, [pc, #84]	; (8005844 <prvAddNewTaskToReadyList+0xd8>)
 80057ee:	441a      	add	r2, r3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	3304      	adds	r3, #4
 80057f4:	4619      	mov	r1, r3
 80057f6:	4610      	mov	r0, r2
 80057f8:	f7fe fddb 	bl	80043b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80057fc:	f001 fb42 	bl	8006e84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005800:	4b0d      	ldr	r3, [pc, #52]	; (8005838 <prvAddNewTaskToReadyList+0xcc>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d00e      	beq.n	8005826 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005808:	4b0a      	ldr	r3, [pc, #40]	; (8005834 <prvAddNewTaskToReadyList+0xc8>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005812:	429a      	cmp	r2, r3
 8005814:	d207      	bcs.n	8005826 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005816:	4b0c      	ldr	r3, [pc, #48]	; (8005848 <prvAddNewTaskToReadyList+0xdc>)
 8005818:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800581c:	601a      	str	r2, [r3, #0]
 800581e:	f3bf 8f4f 	dsb	sy
 8005822:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005826:	bf00      	nop
 8005828:	3708      	adds	r7, #8
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}
 800582e:	bf00      	nop
 8005830:	20000fd0 	.word	0x20000fd0
 8005834:	20000afc 	.word	0x20000afc
 8005838:	20000fdc 	.word	0x20000fdc
 800583c:	20000fec 	.word	0x20000fec
 8005840:	20000fd8 	.word	0x20000fd8
 8005844:	20000b00 	.word	0x20000b00
 8005848:	e000ed04 	.word	0xe000ed04

0800584c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005854:	2300      	movs	r3, #0
 8005856:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d017      	beq.n	800588e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800585e:	4b13      	ldr	r3, [pc, #76]	; (80058ac <vTaskDelay+0x60>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00a      	beq.n	800587c <vTaskDelay+0x30>
	__asm volatile
 8005866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800586a:	f383 8811 	msr	BASEPRI, r3
 800586e:	f3bf 8f6f 	isb	sy
 8005872:	f3bf 8f4f 	dsb	sy
 8005876:	60bb      	str	r3, [r7, #8]
}
 8005878:	bf00      	nop
 800587a:	e7fe      	b.n	800587a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800587c:	f000 f88a 	bl	8005994 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005880:	2100      	movs	r1, #0
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 fdfc 	bl	8006480 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005888:	f000 f892 	bl	80059b0 <xTaskResumeAll>
 800588c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d107      	bne.n	80058a4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005894:	4b06      	ldr	r3, [pc, #24]	; (80058b0 <vTaskDelay+0x64>)
 8005896:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800589a:	601a      	str	r2, [r3, #0]
 800589c:	f3bf 8f4f 	dsb	sy
 80058a0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80058a4:	bf00      	nop
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	20000ff8 	.word	0x20000ff8
 80058b0:	e000ed04 	.word	0xe000ed04

080058b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b08a      	sub	sp, #40	; 0x28
 80058b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80058ba:	2300      	movs	r3, #0
 80058bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80058be:	2300      	movs	r3, #0
 80058c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80058c2:	463a      	mov	r2, r7
 80058c4:	1d39      	adds	r1, r7, #4
 80058c6:	f107 0308 	add.w	r3, r7, #8
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7fe fd10 	bl	80042f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80058d0:	6839      	ldr	r1, [r7, #0]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	68ba      	ldr	r2, [r7, #8]
 80058d6:	9202      	str	r2, [sp, #8]
 80058d8:	9301      	str	r3, [sp, #4]
 80058da:	2300      	movs	r3, #0
 80058dc:	9300      	str	r3, [sp, #0]
 80058de:	2300      	movs	r3, #0
 80058e0:	460a      	mov	r2, r1
 80058e2:	4924      	ldr	r1, [pc, #144]	; (8005974 <vTaskStartScheduler+0xc0>)
 80058e4:	4824      	ldr	r0, [pc, #144]	; (8005978 <vTaskStartScheduler+0xc4>)
 80058e6:	f7ff fdf9 	bl	80054dc <xTaskCreateStatic>
 80058ea:	4603      	mov	r3, r0
 80058ec:	4a23      	ldr	r2, [pc, #140]	; (800597c <vTaskStartScheduler+0xc8>)
 80058ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80058f0:	4b22      	ldr	r3, [pc, #136]	; (800597c <vTaskStartScheduler+0xc8>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d002      	beq.n	80058fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80058f8:	2301      	movs	r3, #1
 80058fa:	617b      	str	r3, [r7, #20]
 80058fc:	e001      	b.n	8005902 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80058fe:	2300      	movs	r3, #0
 8005900:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	2b01      	cmp	r3, #1
 8005906:	d102      	bne.n	800590e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005908:	f000 fe0e 	bl	8006528 <xTimerCreateTimerTask>
 800590c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	2b01      	cmp	r3, #1
 8005912:	d11b      	bne.n	800594c <vTaskStartScheduler+0x98>
	__asm volatile
 8005914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005918:	f383 8811 	msr	BASEPRI, r3
 800591c:	f3bf 8f6f 	isb	sy
 8005920:	f3bf 8f4f 	dsb	sy
 8005924:	613b      	str	r3, [r7, #16]
}
 8005926:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005928:	4b15      	ldr	r3, [pc, #84]	; (8005980 <vTaskStartScheduler+0xcc>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	3354      	adds	r3, #84	; 0x54
 800592e:	4a15      	ldr	r2, [pc, #84]	; (8005984 <vTaskStartScheduler+0xd0>)
 8005930:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005932:	4b15      	ldr	r3, [pc, #84]	; (8005988 <vTaskStartScheduler+0xd4>)
 8005934:	f04f 32ff 	mov.w	r2, #4294967295
 8005938:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800593a:	4b14      	ldr	r3, [pc, #80]	; (800598c <vTaskStartScheduler+0xd8>)
 800593c:	2201      	movs	r2, #1
 800593e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005940:	4b13      	ldr	r3, [pc, #76]	; (8005990 <vTaskStartScheduler+0xdc>)
 8005942:	2200      	movs	r2, #0
 8005944:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005946:	f001 f9cb 	bl	8006ce0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800594a:	e00e      	b.n	800596a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005952:	d10a      	bne.n	800596a <vTaskStartScheduler+0xb6>
	__asm volatile
 8005954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005958:	f383 8811 	msr	BASEPRI, r3
 800595c:	f3bf 8f6f 	isb	sy
 8005960:	f3bf 8f4f 	dsb	sy
 8005964:	60fb      	str	r3, [r7, #12]
}
 8005966:	bf00      	nop
 8005968:	e7fe      	b.n	8005968 <vTaskStartScheduler+0xb4>
}
 800596a:	bf00      	nop
 800596c:	3718      	adds	r7, #24
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	0800a398 	.word	0x0800a398
 8005978:	08005fb9 	.word	0x08005fb9
 800597c:	20000ff4 	.word	0x20000ff4
 8005980:	20000afc 	.word	0x20000afc
 8005984:	20000010 	.word	0x20000010
 8005988:	20000ff0 	.word	0x20000ff0
 800598c:	20000fdc 	.word	0x20000fdc
 8005990:	20000fd4 	.word	0x20000fd4

08005994 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005994:	b480      	push	{r7}
 8005996:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005998:	4b04      	ldr	r3, [pc, #16]	; (80059ac <vTaskSuspendAll+0x18>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	3301      	adds	r3, #1
 800599e:	4a03      	ldr	r2, [pc, #12]	; (80059ac <vTaskSuspendAll+0x18>)
 80059a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80059a2:	bf00      	nop
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr
 80059ac:	20000ff8 	.word	0x20000ff8

080059b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b084      	sub	sp, #16
 80059b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80059b6:	2300      	movs	r3, #0
 80059b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80059ba:	2300      	movs	r3, #0
 80059bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80059be:	4b42      	ldr	r3, [pc, #264]	; (8005ac8 <xTaskResumeAll+0x118>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10a      	bne.n	80059dc <xTaskResumeAll+0x2c>
	__asm volatile
 80059c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ca:	f383 8811 	msr	BASEPRI, r3
 80059ce:	f3bf 8f6f 	isb	sy
 80059d2:	f3bf 8f4f 	dsb	sy
 80059d6:	603b      	str	r3, [r7, #0]
}
 80059d8:	bf00      	nop
 80059da:	e7fe      	b.n	80059da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80059dc:	f001 fa22 	bl	8006e24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80059e0:	4b39      	ldr	r3, [pc, #228]	; (8005ac8 <xTaskResumeAll+0x118>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	3b01      	subs	r3, #1
 80059e6:	4a38      	ldr	r2, [pc, #224]	; (8005ac8 <xTaskResumeAll+0x118>)
 80059e8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059ea:	4b37      	ldr	r3, [pc, #220]	; (8005ac8 <xTaskResumeAll+0x118>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d162      	bne.n	8005ab8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80059f2:	4b36      	ldr	r3, [pc, #216]	; (8005acc <xTaskResumeAll+0x11c>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d05e      	beq.n	8005ab8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80059fa:	e02f      	b.n	8005a5c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059fc:	4b34      	ldr	r3, [pc, #208]	; (8005ad0 <xTaskResumeAll+0x120>)
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	3318      	adds	r3, #24
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7fe fd2f 	bl	800446c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	3304      	adds	r3, #4
 8005a12:	4618      	mov	r0, r3
 8005a14:	f7fe fd2a 	bl	800446c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a1c:	4b2d      	ldr	r3, [pc, #180]	; (8005ad4 <xTaskResumeAll+0x124>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d903      	bls.n	8005a2c <xTaskResumeAll+0x7c>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a28:	4a2a      	ldr	r2, [pc, #168]	; (8005ad4 <xTaskResumeAll+0x124>)
 8005a2a:	6013      	str	r3, [r2, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a30:	4613      	mov	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	4413      	add	r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	4a27      	ldr	r2, [pc, #156]	; (8005ad8 <xTaskResumeAll+0x128>)
 8005a3a:	441a      	add	r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	3304      	adds	r3, #4
 8005a40:	4619      	mov	r1, r3
 8005a42:	4610      	mov	r0, r2
 8005a44:	f7fe fcb5 	bl	80043b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a4c:	4b23      	ldr	r3, [pc, #140]	; (8005adc <xTaskResumeAll+0x12c>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d302      	bcc.n	8005a5c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005a56:	4b22      	ldr	r3, [pc, #136]	; (8005ae0 <xTaskResumeAll+0x130>)
 8005a58:	2201      	movs	r2, #1
 8005a5a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a5c:	4b1c      	ldr	r3, [pc, #112]	; (8005ad0 <xTaskResumeAll+0x120>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d1cb      	bne.n	80059fc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d001      	beq.n	8005a6e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005a6a:	f000 fb5f 	bl	800612c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005a6e:	4b1d      	ldr	r3, [pc, #116]	; (8005ae4 <xTaskResumeAll+0x134>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d010      	beq.n	8005a9c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005a7a:	f000 f847 	bl	8005b0c <xTaskIncrementTick>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d002      	beq.n	8005a8a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005a84:	4b16      	ldr	r3, [pc, #88]	; (8005ae0 <xTaskResumeAll+0x130>)
 8005a86:	2201      	movs	r2, #1
 8005a88:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1f1      	bne.n	8005a7a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005a96:	4b13      	ldr	r3, [pc, #76]	; (8005ae4 <xTaskResumeAll+0x134>)
 8005a98:	2200      	movs	r2, #0
 8005a9a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005a9c:	4b10      	ldr	r3, [pc, #64]	; (8005ae0 <xTaskResumeAll+0x130>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d009      	beq.n	8005ab8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005aa8:	4b0f      	ldr	r3, [pc, #60]	; (8005ae8 <xTaskResumeAll+0x138>)
 8005aaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005aae:	601a      	str	r2, [r3, #0]
 8005ab0:	f3bf 8f4f 	dsb	sy
 8005ab4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ab8:	f001 f9e4 	bl	8006e84 <vPortExitCritical>

	return xAlreadyYielded;
 8005abc:	68bb      	ldr	r3, [r7, #8]
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3710      	adds	r7, #16
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	20000ff8 	.word	0x20000ff8
 8005acc:	20000fd0 	.word	0x20000fd0
 8005ad0:	20000f90 	.word	0x20000f90
 8005ad4:	20000fd8 	.word	0x20000fd8
 8005ad8:	20000b00 	.word	0x20000b00
 8005adc:	20000afc 	.word	0x20000afc
 8005ae0:	20000fe4 	.word	0x20000fe4
 8005ae4:	20000fe0 	.word	0x20000fe0
 8005ae8:	e000ed04 	.word	0xe000ed04

08005aec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005af2:	4b05      	ldr	r3, [pc, #20]	; (8005b08 <xTaskGetTickCount+0x1c>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005af8:	687b      	ldr	r3, [r7, #4]
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	370c      	adds	r7, #12
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	20000fd4 	.word	0x20000fd4

08005b0c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b086      	sub	sp, #24
 8005b10:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005b12:	2300      	movs	r3, #0
 8005b14:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b16:	4b4f      	ldr	r3, [pc, #316]	; (8005c54 <xTaskIncrementTick+0x148>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	f040 808f 	bne.w	8005c3e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005b20:	4b4d      	ldr	r3, [pc, #308]	; (8005c58 <xTaskIncrementTick+0x14c>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	3301      	adds	r3, #1
 8005b26:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005b28:	4a4b      	ldr	r2, [pc, #300]	; (8005c58 <xTaskIncrementTick+0x14c>)
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d120      	bne.n	8005b76 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005b34:	4b49      	ldr	r3, [pc, #292]	; (8005c5c <xTaskIncrementTick+0x150>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d00a      	beq.n	8005b54 <xTaskIncrementTick+0x48>
	__asm volatile
 8005b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b42:	f383 8811 	msr	BASEPRI, r3
 8005b46:	f3bf 8f6f 	isb	sy
 8005b4a:	f3bf 8f4f 	dsb	sy
 8005b4e:	603b      	str	r3, [r7, #0]
}
 8005b50:	bf00      	nop
 8005b52:	e7fe      	b.n	8005b52 <xTaskIncrementTick+0x46>
 8005b54:	4b41      	ldr	r3, [pc, #260]	; (8005c5c <xTaskIncrementTick+0x150>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	60fb      	str	r3, [r7, #12]
 8005b5a:	4b41      	ldr	r3, [pc, #260]	; (8005c60 <xTaskIncrementTick+0x154>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a3f      	ldr	r2, [pc, #252]	; (8005c5c <xTaskIncrementTick+0x150>)
 8005b60:	6013      	str	r3, [r2, #0]
 8005b62:	4a3f      	ldr	r2, [pc, #252]	; (8005c60 <xTaskIncrementTick+0x154>)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6013      	str	r3, [r2, #0]
 8005b68:	4b3e      	ldr	r3, [pc, #248]	; (8005c64 <xTaskIncrementTick+0x158>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	4a3d      	ldr	r2, [pc, #244]	; (8005c64 <xTaskIncrementTick+0x158>)
 8005b70:	6013      	str	r3, [r2, #0]
 8005b72:	f000 fadb 	bl	800612c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005b76:	4b3c      	ldr	r3, [pc, #240]	; (8005c68 <xTaskIncrementTick+0x15c>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	693a      	ldr	r2, [r7, #16]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d349      	bcc.n	8005c14 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b80:	4b36      	ldr	r3, [pc, #216]	; (8005c5c <xTaskIncrementTick+0x150>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d104      	bne.n	8005b94 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b8a:	4b37      	ldr	r3, [pc, #220]	; (8005c68 <xTaskIncrementTick+0x15c>)
 8005b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8005b90:	601a      	str	r2, [r3, #0]
					break;
 8005b92:	e03f      	b.n	8005c14 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b94:	4b31      	ldr	r3, [pc, #196]	; (8005c5c <xTaskIncrementTick+0x150>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d203      	bcs.n	8005bb4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005bac:	4a2e      	ldr	r2, [pc, #184]	; (8005c68 <xTaskIncrementTick+0x15c>)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005bb2:	e02f      	b.n	8005c14 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	3304      	adds	r3, #4
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f7fe fc57 	bl	800446c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d004      	beq.n	8005bd0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	3318      	adds	r3, #24
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f7fe fc4e 	bl	800446c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bd4:	4b25      	ldr	r3, [pc, #148]	; (8005c6c <xTaskIncrementTick+0x160>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d903      	bls.n	8005be4 <xTaskIncrementTick+0xd8>
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005be0:	4a22      	ldr	r2, [pc, #136]	; (8005c6c <xTaskIncrementTick+0x160>)
 8005be2:	6013      	str	r3, [r2, #0]
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005be8:	4613      	mov	r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	4413      	add	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4a1f      	ldr	r2, [pc, #124]	; (8005c70 <xTaskIncrementTick+0x164>)
 8005bf2:	441a      	add	r2, r3
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	3304      	adds	r3, #4
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	4610      	mov	r0, r2
 8005bfc:	f7fe fbd9 	bl	80043b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c04:	4b1b      	ldr	r3, [pc, #108]	; (8005c74 <xTaskIncrementTick+0x168>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d3b8      	bcc.n	8005b80 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c12:	e7b5      	b.n	8005b80 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005c14:	4b17      	ldr	r3, [pc, #92]	; (8005c74 <xTaskIncrementTick+0x168>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c1a:	4915      	ldr	r1, [pc, #84]	; (8005c70 <xTaskIncrementTick+0x164>)
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	4413      	add	r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	440b      	add	r3, r1
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d901      	bls.n	8005c30 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005c30:	4b11      	ldr	r3, [pc, #68]	; (8005c78 <xTaskIncrementTick+0x16c>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d007      	beq.n	8005c48 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	617b      	str	r3, [r7, #20]
 8005c3c:	e004      	b.n	8005c48 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005c3e:	4b0f      	ldr	r3, [pc, #60]	; (8005c7c <xTaskIncrementTick+0x170>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	3301      	adds	r3, #1
 8005c44:	4a0d      	ldr	r2, [pc, #52]	; (8005c7c <xTaskIncrementTick+0x170>)
 8005c46:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005c48:	697b      	ldr	r3, [r7, #20]
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3718      	adds	r7, #24
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	20000ff8 	.word	0x20000ff8
 8005c58:	20000fd4 	.word	0x20000fd4
 8005c5c:	20000f88 	.word	0x20000f88
 8005c60:	20000f8c 	.word	0x20000f8c
 8005c64:	20000fe8 	.word	0x20000fe8
 8005c68:	20000ff0 	.word	0x20000ff0
 8005c6c:	20000fd8 	.word	0x20000fd8
 8005c70:	20000b00 	.word	0x20000b00
 8005c74:	20000afc 	.word	0x20000afc
 8005c78:	20000fe4 	.word	0x20000fe4
 8005c7c:	20000fe0 	.word	0x20000fe0

08005c80 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005c80:	b480      	push	{r7}
 8005c82:	b085      	sub	sp, #20
 8005c84:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005c86:	4b2a      	ldr	r3, [pc, #168]	; (8005d30 <vTaskSwitchContext+0xb0>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d003      	beq.n	8005c96 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005c8e:	4b29      	ldr	r3, [pc, #164]	; (8005d34 <vTaskSwitchContext+0xb4>)
 8005c90:	2201      	movs	r2, #1
 8005c92:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005c94:	e046      	b.n	8005d24 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8005c96:	4b27      	ldr	r3, [pc, #156]	; (8005d34 <vTaskSwitchContext+0xb4>)
 8005c98:	2200      	movs	r2, #0
 8005c9a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c9c:	4b26      	ldr	r3, [pc, #152]	; (8005d38 <vTaskSwitchContext+0xb8>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	60fb      	str	r3, [r7, #12]
 8005ca2:	e010      	b.n	8005cc6 <vTaskSwitchContext+0x46>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d10a      	bne.n	8005cc0 <vTaskSwitchContext+0x40>
	__asm volatile
 8005caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cae:	f383 8811 	msr	BASEPRI, r3
 8005cb2:	f3bf 8f6f 	isb	sy
 8005cb6:	f3bf 8f4f 	dsb	sy
 8005cba:	607b      	str	r3, [r7, #4]
}
 8005cbc:	bf00      	nop
 8005cbe:	e7fe      	b.n	8005cbe <vTaskSwitchContext+0x3e>
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	60fb      	str	r3, [r7, #12]
 8005cc6:	491d      	ldr	r1, [pc, #116]	; (8005d3c <vTaskSwitchContext+0xbc>)
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	4613      	mov	r3, r2
 8005ccc:	009b      	lsls	r3, r3, #2
 8005cce:	4413      	add	r3, r2
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	440b      	add	r3, r1
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d0e4      	beq.n	8005ca4 <vTaskSwitchContext+0x24>
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	4413      	add	r3, r2
 8005ce2:	009b      	lsls	r3, r3, #2
 8005ce4:	4a15      	ldr	r2, [pc, #84]	; (8005d3c <vTaskSwitchContext+0xbc>)
 8005ce6:	4413      	add	r3, r2
 8005ce8:	60bb      	str	r3, [r7, #8]
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	685a      	ldr	r2, [r3, #4]
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	605a      	str	r2, [r3, #4]
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	685a      	ldr	r2, [r3, #4]
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	3308      	adds	r3, #8
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d104      	bne.n	8005d0a <vTaskSwitchContext+0x8a>
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	685a      	ldr	r2, [r3, #4]
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	605a      	str	r2, [r3, #4]
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	4a0b      	ldr	r2, [pc, #44]	; (8005d40 <vTaskSwitchContext+0xc0>)
 8005d12:	6013      	str	r3, [r2, #0]
 8005d14:	4a08      	ldr	r2, [pc, #32]	; (8005d38 <vTaskSwitchContext+0xb8>)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005d1a:	4b09      	ldr	r3, [pc, #36]	; (8005d40 <vTaskSwitchContext+0xc0>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	3354      	adds	r3, #84	; 0x54
 8005d20:	4a08      	ldr	r2, [pc, #32]	; (8005d44 <vTaskSwitchContext+0xc4>)
 8005d22:	6013      	str	r3, [r2, #0]
}
 8005d24:	bf00      	nop
 8005d26:	3714      	adds	r7, #20
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr
 8005d30:	20000ff8 	.word	0x20000ff8
 8005d34:	20000fe4 	.word	0x20000fe4
 8005d38:	20000fd8 	.word	0x20000fd8
 8005d3c:	20000b00 	.word	0x20000b00
 8005d40:	20000afc 	.word	0x20000afc
 8005d44:	20000010 	.word	0x20000010

08005d48 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b084      	sub	sp, #16
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10a      	bne.n	8005d6e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d5c:	f383 8811 	msr	BASEPRI, r3
 8005d60:	f3bf 8f6f 	isb	sy
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	60fb      	str	r3, [r7, #12]
}
 8005d6a:	bf00      	nop
 8005d6c:	e7fe      	b.n	8005d6c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005d6e:	4b07      	ldr	r3, [pc, #28]	; (8005d8c <vTaskPlaceOnEventList+0x44>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	3318      	adds	r3, #24
 8005d74:	4619      	mov	r1, r3
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f7fe fb3f 	bl	80043fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005d7c:	2101      	movs	r1, #1
 8005d7e:	6838      	ldr	r0, [r7, #0]
 8005d80:	f000 fb7e 	bl	8006480 <prvAddCurrentTaskToDelayedList>
}
 8005d84:	bf00      	nop
 8005d86:	3710      	adds	r7, #16
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}
 8005d8c:	20000afc 	.word	0x20000afc

08005d90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b086      	sub	sp, #24
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	60b9      	str	r1, [r7, #8]
 8005d9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10a      	bne.n	8005db8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005da6:	f383 8811 	msr	BASEPRI, r3
 8005daa:	f3bf 8f6f 	isb	sy
 8005dae:	f3bf 8f4f 	dsb	sy
 8005db2:	617b      	str	r3, [r7, #20]
}
 8005db4:	bf00      	nop
 8005db6:	e7fe      	b.n	8005db6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005db8:	4b0a      	ldr	r3, [pc, #40]	; (8005de4 <vTaskPlaceOnEventListRestricted+0x54>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	3318      	adds	r3, #24
 8005dbe:	4619      	mov	r1, r3
 8005dc0:	68f8      	ldr	r0, [r7, #12]
 8005dc2:	f7fe faf6 	bl	80043b2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d002      	beq.n	8005dd2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8005dd0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005dd2:	6879      	ldr	r1, [r7, #4]
 8005dd4:	68b8      	ldr	r0, [r7, #8]
 8005dd6:	f000 fb53 	bl	8006480 <prvAddCurrentTaskToDelayedList>
	}
 8005dda:	bf00      	nop
 8005ddc:	3718      	adds	r7, #24
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	bf00      	nop
 8005de4:	20000afc 	.word	0x20000afc

08005de8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b086      	sub	sp, #24
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d10a      	bne.n	8005e14 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e02:	f383 8811 	msr	BASEPRI, r3
 8005e06:	f3bf 8f6f 	isb	sy
 8005e0a:	f3bf 8f4f 	dsb	sy
 8005e0e:	60fb      	str	r3, [r7, #12]
}
 8005e10:	bf00      	nop
 8005e12:	e7fe      	b.n	8005e12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	3318      	adds	r3, #24
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fe fb27 	bl	800446c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e1e:	4b1e      	ldr	r3, [pc, #120]	; (8005e98 <xTaskRemoveFromEventList+0xb0>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d11d      	bne.n	8005e62 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	3304      	adds	r3, #4
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f7fe fb1e 	bl	800446c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e34:	4b19      	ldr	r3, [pc, #100]	; (8005e9c <xTaskRemoveFromEventList+0xb4>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d903      	bls.n	8005e44 <xTaskRemoveFromEventList+0x5c>
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e40:	4a16      	ldr	r2, [pc, #88]	; (8005e9c <xTaskRemoveFromEventList+0xb4>)
 8005e42:	6013      	str	r3, [r2, #0]
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e48:	4613      	mov	r3, r2
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	4413      	add	r3, r2
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	4a13      	ldr	r2, [pc, #76]	; (8005ea0 <xTaskRemoveFromEventList+0xb8>)
 8005e52:	441a      	add	r2, r3
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	3304      	adds	r3, #4
 8005e58:	4619      	mov	r1, r3
 8005e5a:	4610      	mov	r0, r2
 8005e5c:	f7fe faa9 	bl	80043b2 <vListInsertEnd>
 8005e60:	e005      	b.n	8005e6e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	3318      	adds	r3, #24
 8005e66:	4619      	mov	r1, r3
 8005e68:	480e      	ldr	r0, [pc, #56]	; (8005ea4 <xTaskRemoveFromEventList+0xbc>)
 8005e6a:	f7fe faa2 	bl	80043b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e72:	4b0d      	ldr	r3, [pc, #52]	; (8005ea8 <xTaskRemoveFromEventList+0xc0>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d905      	bls.n	8005e88 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005e80:	4b0a      	ldr	r3, [pc, #40]	; (8005eac <xTaskRemoveFromEventList+0xc4>)
 8005e82:	2201      	movs	r2, #1
 8005e84:	601a      	str	r2, [r3, #0]
 8005e86:	e001      	b.n	8005e8c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005e8c:	697b      	ldr	r3, [r7, #20]
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3718      	adds	r7, #24
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	bf00      	nop
 8005e98:	20000ff8 	.word	0x20000ff8
 8005e9c:	20000fd8 	.word	0x20000fd8
 8005ea0:	20000b00 	.word	0x20000b00
 8005ea4:	20000f90 	.word	0x20000f90
 8005ea8:	20000afc 	.word	0x20000afc
 8005eac:	20000fe4 	.word	0x20000fe4

08005eb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b083      	sub	sp, #12
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005eb8:	4b06      	ldr	r3, [pc, #24]	; (8005ed4 <vTaskInternalSetTimeOutState+0x24>)
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005ec0:	4b05      	ldr	r3, [pc, #20]	; (8005ed8 <vTaskInternalSetTimeOutState+0x28>)
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	605a      	str	r2, [r3, #4]
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr
 8005ed4:	20000fe8 	.word	0x20000fe8
 8005ed8:	20000fd4 	.word	0x20000fd4

08005edc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b088      	sub	sp, #32
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d10a      	bne.n	8005f02 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ef0:	f383 8811 	msr	BASEPRI, r3
 8005ef4:	f3bf 8f6f 	isb	sy
 8005ef8:	f3bf 8f4f 	dsb	sy
 8005efc:	613b      	str	r3, [r7, #16]
}
 8005efe:	bf00      	nop
 8005f00:	e7fe      	b.n	8005f00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d10a      	bne.n	8005f1e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f0c:	f383 8811 	msr	BASEPRI, r3
 8005f10:	f3bf 8f6f 	isb	sy
 8005f14:	f3bf 8f4f 	dsb	sy
 8005f18:	60fb      	str	r3, [r7, #12]
}
 8005f1a:	bf00      	nop
 8005f1c:	e7fe      	b.n	8005f1c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005f1e:	f000 ff81 	bl	8006e24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005f22:	4b1d      	ldr	r3, [pc, #116]	; (8005f98 <xTaskCheckForTimeOut+0xbc>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	69ba      	ldr	r2, [r7, #24]
 8005f2e:	1ad3      	subs	r3, r2, r3
 8005f30:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f3a:	d102      	bne.n	8005f42 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	61fb      	str	r3, [r7, #28]
 8005f40:	e023      	b.n	8005f8a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	4b15      	ldr	r3, [pc, #84]	; (8005f9c <xTaskCheckForTimeOut+0xc0>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d007      	beq.n	8005f5e <xTaskCheckForTimeOut+0x82>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	69ba      	ldr	r2, [r7, #24]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d302      	bcc.n	8005f5e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	61fb      	str	r3, [r7, #28]
 8005f5c:	e015      	b.n	8005f8a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	697a      	ldr	r2, [r7, #20]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d20b      	bcs.n	8005f80 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	1ad2      	subs	r2, r2, r3
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	f7ff ff9b 	bl	8005eb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	61fb      	str	r3, [r7, #28]
 8005f7e:	e004      	b.n	8005f8a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	2200      	movs	r2, #0
 8005f84:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005f86:	2301      	movs	r3, #1
 8005f88:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005f8a:	f000 ff7b 	bl	8006e84 <vPortExitCritical>

	return xReturn;
 8005f8e:	69fb      	ldr	r3, [r7, #28]
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3720      	adds	r7, #32
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	20000fd4 	.word	0x20000fd4
 8005f9c:	20000fe8 	.word	0x20000fe8

08005fa0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005fa4:	4b03      	ldr	r3, [pc, #12]	; (8005fb4 <vTaskMissedYield+0x14>)
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	601a      	str	r2, [r3, #0]
}
 8005faa:	bf00      	nop
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr
 8005fb4:	20000fe4 	.word	0x20000fe4

08005fb8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b082      	sub	sp, #8
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005fc0:	f000 f852 	bl	8006068 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005fc4:	4b06      	ldr	r3, [pc, #24]	; (8005fe0 <prvIdleTask+0x28>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d9f9      	bls.n	8005fc0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005fcc:	4b05      	ldr	r3, [pc, #20]	; (8005fe4 <prvIdleTask+0x2c>)
 8005fce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fd2:	601a      	str	r2, [r3, #0]
 8005fd4:	f3bf 8f4f 	dsb	sy
 8005fd8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005fdc:	e7f0      	b.n	8005fc0 <prvIdleTask+0x8>
 8005fde:	bf00      	nop
 8005fe0:	20000b00 	.word	0x20000b00
 8005fe4:	e000ed04 	.word	0xe000ed04

08005fe8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005fee:	2300      	movs	r3, #0
 8005ff0:	607b      	str	r3, [r7, #4]
 8005ff2:	e00c      	b.n	800600e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	4613      	mov	r3, r2
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	4413      	add	r3, r2
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	4a12      	ldr	r2, [pc, #72]	; (8006048 <prvInitialiseTaskLists+0x60>)
 8006000:	4413      	add	r3, r2
 8006002:	4618      	mov	r0, r3
 8006004:	f7fe f9a8 	bl	8004358 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	3301      	adds	r3, #1
 800600c:	607b      	str	r3, [r7, #4]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2b37      	cmp	r3, #55	; 0x37
 8006012:	d9ef      	bls.n	8005ff4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006014:	480d      	ldr	r0, [pc, #52]	; (800604c <prvInitialiseTaskLists+0x64>)
 8006016:	f7fe f99f 	bl	8004358 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800601a:	480d      	ldr	r0, [pc, #52]	; (8006050 <prvInitialiseTaskLists+0x68>)
 800601c:	f7fe f99c 	bl	8004358 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006020:	480c      	ldr	r0, [pc, #48]	; (8006054 <prvInitialiseTaskLists+0x6c>)
 8006022:	f7fe f999 	bl	8004358 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006026:	480c      	ldr	r0, [pc, #48]	; (8006058 <prvInitialiseTaskLists+0x70>)
 8006028:	f7fe f996 	bl	8004358 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800602c:	480b      	ldr	r0, [pc, #44]	; (800605c <prvInitialiseTaskLists+0x74>)
 800602e:	f7fe f993 	bl	8004358 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006032:	4b0b      	ldr	r3, [pc, #44]	; (8006060 <prvInitialiseTaskLists+0x78>)
 8006034:	4a05      	ldr	r2, [pc, #20]	; (800604c <prvInitialiseTaskLists+0x64>)
 8006036:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006038:	4b0a      	ldr	r3, [pc, #40]	; (8006064 <prvInitialiseTaskLists+0x7c>)
 800603a:	4a05      	ldr	r2, [pc, #20]	; (8006050 <prvInitialiseTaskLists+0x68>)
 800603c:	601a      	str	r2, [r3, #0]
}
 800603e:	bf00      	nop
 8006040:	3708      	adds	r7, #8
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	20000b00 	.word	0x20000b00
 800604c:	20000f60 	.word	0x20000f60
 8006050:	20000f74 	.word	0x20000f74
 8006054:	20000f90 	.word	0x20000f90
 8006058:	20000fa4 	.word	0x20000fa4
 800605c:	20000fbc 	.word	0x20000fbc
 8006060:	20000f88 	.word	0x20000f88
 8006064:	20000f8c 	.word	0x20000f8c

08006068 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b082      	sub	sp, #8
 800606c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800606e:	e019      	b.n	80060a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006070:	f000 fed8 	bl	8006e24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006074:	4b10      	ldr	r3, [pc, #64]	; (80060b8 <prvCheckTasksWaitingTermination+0x50>)
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	3304      	adds	r3, #4
 8006080:	4618      	mov	r0, r3
 8006082:	f7fe f9f3 	bl	800446c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006086:	4b0d      	ldr	r3, [pc, #52]	; (80060bc <prvCheckTasksWaitingTermination+0x54>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	3b01      	subs	r3, #1
 800608c:	4a0b      	ldr	r2, [pc, #44]	; (80060bc <prvCheckTasksWaitingTermination+0x54>)
 800608e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006090:	4b0b      	ldr	r3, [pc, #44]	; (80060c0 <prvCheckTasksWaitingTermination+0x58>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	3b01      	subs	r3, #1
 8006096:	4a0a      	ldr	r2, [pc, #40]	; (80060c0 <prvCheckTasksWaitingTermination+0x58>)
 8006098:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800609a:	f000 fef3 	bl	8006e84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 f810 	bl	80060c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80060a4:	4b06      	ldr	r3, [pc, #24]	; (80060c0 <prvCheckTasksWaitingTermination+0x58>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d1e1      	bne.n	8006070 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80060ac:	bf00      	nop
 80060ae:	bf00      	nop
 80060b0:	3708      	adds	r7, #8
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
 80060b6:	bf00      	nop
 80060b8:	20000fa4 	.word	0x20000fa4
 80060bc:	20000fd0 	.word	0x20000fd0
 80060c0:	20000fb8 	.word	0x20000fb8

080060c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	3354      	adds	r3, #84	; 0x54
 80060d0:	4618      	mov	r0, r3
 80060d2:	f001 fff9 	bl	80080c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d108      	bne.n	80060f2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060e4:	4618      	mov	r0, r3
 80060e6:	f001 f88b 	bl	8007200 <vPortFree>
				vPortFree( pxTCB );
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f001 f888 	bl	8007200 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80060f0:	e018      	b.n	8006124 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d103      	bne.n	8006104 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f001 f87f 	bl	8007200 <vPortFree>
	}
 8006102:	e00f      	b.n	8006124 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800610a:	2b02      	cmp	r3, #2
 800610c:	d00a      	beq.n	8006124 <prvDeleteTCB+0x60>
	__asm volatile
 800610e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006112:	f383 8811 	msr	BASEPRI, r3
 8006116:	f3bf 8f6f 	isb	sy
 800611a:	f3bf 8f4f 	dsb	sy
 800611e:	60fb      	str	r3, [r7, #12]
}
 8006120:	bf00      	nop
 8006122:	e7fe      	b.n	8006122 <prvDeleteTCB+0x5e>
	}
 8006124:	bf00      	nop
 8006126:	3710      	adds	r7, #16
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800612c:	b480      	push	{r7}
 800612e:	b083      	sub	sp, #12
 8006130:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006132:	4b0c      	ldr	r3, [pc, #48]	; (8006164 <prvResetNextTaskUnblockTime+0x38>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d104      	bne.n	8006146 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800613c:	4b0a      	ldr	r3, [pc, #40]	; (8006168 <prvResetNextTaskUnblockTime+0x3c>)
 800613e:	f04f 32ff 	mov.w	r2, #4294967295
 8006142:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006144:	e008      	b.n	8006158 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006146:	4b07      	ldr	r3, [pc, #28]	; (8006164 <prvResetNextTaskUnblockTime+0x38>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	4a04      	ldr	r2, [pc, #16]	; (8006168 <prvResetNextTaskUnblockTime+0x3c>)
 8006156:	6013      	str	r3, [r2, #0]
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr
 8006164:	20000f88 	.word	0x20000f88
 8006168:	20000ff0 	.word	0x20000ff0

0800616c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006172:	4b0b      	ldr	r3, [pc, #44]	; (80061a0 <xTaskGetSchedulerState+0x34>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d102      	bne.n	8006180 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800617a:	2301      	movs	r3, #1
 800617c:	607b      	str	r3, [r7, #4]
 800617e:	e008      	b.n	8006192 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006180:	4b08      	ldr	r3, [pc, #32]	; (80061a4 <xTaskGetSchedulerState+0x38>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d102      	bne.n	800618e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006188:	2302      	movs	r3, #2
 800618a:	607b      	str	r3, [r7, #4]
 800618c:	e001      	b.n	8006192 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800618e:	2300      	movs	r3, #0
 8006190:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006192:	687b      	ldr	r3, [r7, #4]
	}
 8006194:	4618      	mov	r0, r3
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr
 80061a0:	20000fdc 	.word	0x20000fdc
 80061a4:	20000ff8 	.word	0x20000ff8

080061a8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80061b4:	2300      	movs	r3, #0
 80061b6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d051      	beq.n	8006262 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061c2:	4b2a      	ldr	r3, [pc, #168]	; (800626c <xTaskPriorityInherit+0xc4>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d241      	bcs.n	8006250 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	db06      	blt.n	80061e2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061d4:	4b25      	ldr	r3, [pc, #148]	; (800626c <xTaskPriorityInherit+0xc4>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061da:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	6959      	ldr	r1, [r3, #20]
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061ea:	4613      	mov	r3, r2
 80061ec:	009b      	lsls	r3, r3, #2
 80061ee:	4413      	add	r3, r2
 80061f0:	009b      	lsls	r3, r3, #2
 80061f2:	4a1f      	ldr	r2, [pc, #124]	; (8006270 <xTaskPriorityInherit+0xc8>)
 80061f4:	4413      	add	r3, r2
 80061f6:	4299      	cmp	r1, r3
 80061f8:	d122      	bne.n	8006240 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	3304      	adds	r3, #4
 80061fe:	4618      	mov	r0, r3
 8006200:	f7fe f934 	bl	800446c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006204:	4b19      	ldr	r3, [pc, #100]	; (800626c <xTaskPriorityInherit+0xc4>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006212:	4b18      	ldr	r3, [pc, #96]	; (8006274 <xTaskPriorityInherit+0xcc>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	429a      	cmp	r2, r3
 8006218:	d903      	bls.n	8006222 <xTaskPriorityInherit+0x7a>
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800621e:	4a15      	ldr	r2, [pc, #84]	; (8006274 <xTaskPriorityInherit+0xcc>)
 8006220:	6013      	str	r3, [r2, #0]
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006226:	4613      	mov	r3, r2
 8006228:	009b      	lsls	r3, r3, #2
 800622a:	4413      	add	r3, r2
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	4a10      	ldr	r2, [pc, #64]	; (8006270 <xTaskPriorityInherit+0xc8>)
 8006230:	441a      	add	r2, r3
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	3304      	adds	r3, #4
 8006236:	4619      	mov	r1, r3
 8006238:	4610      	mov	r0, r2
 800623a:	f7fe f8ba 	bl	80043b2 <vListInsertEnd>
 800623e:	e004      	b.n	800624a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006240:	4b0a      	ldr	r3, [pc, #40]	; (800626c <xTaskPriorityInherit+0xc4>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800624a:	2301      	movs	r3, #1
 800624c:	60fb      	str	r3, [r7, #12]
 800624e:	e008      	b.n	8006262 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006254:	4b05      	ldr	r3, [pc, #20]	; (800626c <xTaskPriorityInherit+0xc4>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625a:	429a      	cmp	r2, r3
 800625c:	d201      	bcs.n	8006262 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800625e:	2301      	movs	r3, #1
 8006260:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006262:	68fb      	ldr	r3, [r7, #12]
	}
 8006264:	4618      	mov	r0, r3
 8006266:	3710      	adds	r7, #16
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	20000afc 	.word	0x20000afc
 8006270:	20000b00 	.word	0x20000b00
 8006274:	20000fd8 	.word	0x20000fd8

08006278 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006278:	b580      	push	{r7, lr}
 800627a:	b086      	sub	sp, #24
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006284:	2300      	movs	r3, #0
 8006286:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d056      	beq.n	800633c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800628e:	4b2e      	ldr	r3, [pc, #184]	; (8006348 <xTaskPriorityDisinherit+0xd0>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	693a      	ldr	r2, [r7, #16]
 8006294:	429a      	cmp	r2, r3
 8006296:	d00a      	beq.n	80062ae <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800629c:	f383 8811 	msr	BASEPRI, r3
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	f3bf 8f4f 	dsb	sy
 80062a8:	60fb      	str	r3, [r7, #12]
}
 80062aa:	bf00      	nop
 80062ac:	e7fe      	b.n	80062ac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d10a      	bne.n	80062cc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80062b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ba:	f383 8811 	msr	BASEPRI, r3
 80062be:	f3bf 8f6f 	isb	sy
 80062c2:	f3bf 8f4f 	dsb	sy
 80062c6:	60bb      	str	r3, [r7, #8]
}
 80062c8:	bf00      	nop
 80062ca:	e7fe      	b.n	80062ca <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062d0:	1e5a      	subs	r2, r3, #1
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062de:	429a      	cmp	r2, r3
 80062e0:	d02c      	beq.n	800633c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d128      	bne.n	800633c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	3304      	adds	r3, #4
 80062ee:	4618      	mov	r0, r3
 80062f0:	f7fe f8bc 	bl	800446c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006300:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800630c:	4b0f      	ldr	r3, [pc, #60]	; (800634c <xTaskPriorityDisinherit+0xd4>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	429a      	cmp	r2, r3
 8006312:	d903      	bls.n	800631c <xTaskPriorityDisinherit+0xa4>
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006318:	4a0c      	ldr	r2, [pc, #48]	; (800634c <xTaskPriorityDisinherit+0xd4>)
 800631a:	6013      	str	r3, [r2, #0]
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006320:	4613      	mov	r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	4413      	add	r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	4a09      	ldr	r2, [pc, #36]	; (8006350 <xTaskPriorityDisinherit+0xd8>)
 800632a:	441a      	add	r2, r3
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	3304      	adds	r3, #4
 8006330:	4619      	mov	r1, r3
 8006332:	4610      	mov	r0, r2
 8006334:	f7fe f83d 	bl	80043b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006338:	2301      	movs	r3, #1
 800633a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800633c:	697b      	ldr	r3, [r7, #20]
	}
 800633e:	4618      	mov	r0, r3
 8006340:	3718      	adds	r7, #24
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop
 8006348:	20000afc 	.word	0x20000afc
 800634c:	20000fd8 	.word	0x20000fd8
 8006350:	20000b00 	.word	0x20000b00

08006354 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006354:	b580      	push	{r7, lr}
 8006356:	b088      	sub	sp, #32
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006362:	2301      	movs	r3, #1
 8006364:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d06a      	beq.n	8006442 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800636c:	69bb      	ldr	r3, [r7, #24]
 800636e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006370:	2b00      	cmp	r3, #0
 8006372:	d10a      	bne.n	800638a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8006374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006378:	f383 8811 	msr	BASEPRI, r3
 800637c:	f3bf 8f6f 	isb	sy
 8006380:	f3bf 8f4f 	dsb	sy
 8006384:	60fb      	str	r3, [r7, #12]
}
 8006386:	bf00      	nop
 8006388:	e7fe      	b.n	8006388 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800638e:	683a      	ldr	r2, [r7, #0]
 8006390:	429a      	cmp	r2, r3
 8006392:	d902      	bls.n	800639a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	61fb      	str	r3, [r7, #28]
 8006398:	e002      	b.n	80063a0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800639e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063a4:	69fa      	ldr	r2, [r7, #28]
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d04b      	beq.n	8006442 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063ae:	697a      	ldr	r2, [r7, #20]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d146      	bne.n	8006442 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80063b4:	4b25      	ldr	r3, [pc, #148]	; (800644c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	69ba      	ldr	r2, [r7, #24]
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d10a      	bne.n	80063d4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80063be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063c2:	f383 8811 	msr	BASEPRI, r3
 80063c6:	f3bf 8f6f 	isb	sy
 80063ca:	f3bf 8f4f 	dsb	sy
 80063ce:	60bb      	str	r3, [r7, #8]
}
 80063d0:	bf00      	nop
 80063d2:	e7fe      	b.n	80063d2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80063d4:	69bb      	ldr	r3, [r7, #24]
 80063d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	69fa      	ldr	r2, [r7, #28]
 80063de:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	699b      	ldr	r3, [r3, #24]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	db04      	blt.n	80063f2 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063e8:	69fb      	ldr	r3, [r7, #28]
 80063ea:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	6959      	ldr	r1, [r3, #20]
 80063f6:	693a      	ldr	r2, [r7, #16]
 80063f8:	4613      	mov	r3, r2
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	4413      	add	r3, r2
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	4a13      	ldr	r2, [pc, #76]	; (8006450 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006402:	4413      	add	r3, r2
 8006404:	4299      	cmp	r1, r3
 8006406:	d11c      	bne.n	8006442 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006408:	69bb      	ldr	r3, [r7, #24]
 800640a:	3304      	adds	r3, #4
 800640c:	4618      	mov	r0, r3
 800640e:	f7fe f82d 	bl	800446c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006416:	4b0f      	ldr	r3, [pc, #60]	; (8006454 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	429a      	cmp	r2, r3
 800641c:	d903      	bls.n	8006426 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800641e:	69bb      	ldr	r3, [r7, #24]
 8006420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006422:	4a0c      	ldr	r2, [pc, #48]	; (8006454 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006424:	6013      	str	r3, [r2, #0]
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800642a:	4613      	mov	r3, r2
 800642c:	009b      	lsls	r3, r3, #2
 800642e:	4413      	add	r3, r2
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	4a07      	ldr	r2, [pc, #28]	; (8006450 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006434:	441a      	add	r2, r3
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	3304      	adds	r3, #4
 800643a:	4619      	mov	r1, r3
 800643c:	4610      	mov	r0, r2
 800643e:	f7fd ffb8 	bl	80043b2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006442:	bf00      	nop
 8006444:	3720      	adds	r7, #32
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}
 800644a:	bf00      	nop
 800644c:	20000afc 	.word	0x20000afc
 8006450:	20000b00 	.word	0x20000b00
 8006454:	20000fd8 	.word	0x20000fd8

08006458 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006458:	b480      	push	{r7}
 800645a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800645c:	4b07      	ldr	r3, [pc, #28]	; (800647c <pvTaskIncrementMutexHeldCount+0x24>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d004      	beq.n	800646e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006464:	4b05      	ldr	r3, [pc, #20]	; (800647c <pvTaskIncrementMutexHeldCount+0x24>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800646a:	3201      	adds	r2, #1
 800646c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800646e:	4b03      	ldr	r3, [pc, #12]	; (800647c <pvTaskIncrementMutexHeldCount+0x24>)
 8006470:	681b      	ldr	r3, [r3, #0]
	}
 8006472:	4618      	mov	r0, r3
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr
 800647c:	20000afc 	.word	0x20000afc

08006480 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800648a:	4b21      	ldr	r3, [pc, #132]	; (8006510 <prvAddCurrentTaskToDelayedList+0x90>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006490:	4b20      	ldr	r3, [pc, #128]	; (8006514 <prvAddCurrentTaskToDelayedList+0x94>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	3304      	adds	r3, #4
 8006496:	4618      	mov	r0, r3
 8006498:	f7fd ffe8 	bl	800446c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064a2:	d10a      	bne.n	80064ba <prvAddCurrentTaskToDelayedList+0x3a>
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d007      	beq.n	80064ba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80064aa:	4b1a      	ldr	r3, [pc, #104]	; (8006514 <prvAddCurrentTaskToDelayedList+0x94>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	3304      	adds	r3, #4
 80064b0:	4619      	mov	r1, r3
 80064b2:	4819      	ldr	r0, [pc, #100]	; (8006518 <prvAddCurrentTaskToDelayedList+0x98>)
 80064b4:	f7fd ff7d 	bl	80043b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80064b8:	e026      	b.n	8006508 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80064ba:	68fa      	ldr	r2, [r7, #12]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4413      	add	r3, r2
 80064c0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80064c2:	4b14      	ldr	r3, [pc, #80]	; (8006514 <prvAddCurrentTaskToDelayedList+0x94>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	68ba      	ldr	r2, [r7, #8]
 80064c8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80064ca:	68ba      	ldr	r2, [r7, #8]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d209      	bcs.n	80064e6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80064d2:	4b12      	ldr	r3, [pc, #72]	; (800651c <prvAddCurrentTaskToDelayedList+0x9c>)
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	4b0f      	ldr	r3, [pc, #60]	; (8006514 <prvAddCurrentTaskToDelayedList+0x94>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	3304      	adds	r3, #4
 80064dc:	4619      	mov	r1, r3
 80064de:	4610      	mov	r0, r2
 80064e0:	f7fd ff8b 	bl	80043fa <vListInsert>
}
 80064e4:	e010      	b.n	8006508 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80064e6:	4b0e      	ldr	r3, [pc, #56]	; (8006520 <prvAddCurrentTaskToDelayedList+0xa0>)
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	4b0a      	ldr	r3, [pc, #40]	; (8006514 <prvAddCurrentTaskToDelayedList+0x94>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	3304      	adds	r3, #4
 80064f0:	4619      	mov	r1, r3
 80064f2:	4610      	mov	r0, r2
 80064f4:	f7fd ff81 	bl	80043fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80064f8:	4b0a      	ldr	r3, [pc, #40]	; (8006524 <prvAddCurrentTaskToDelayedList+0xa4>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68ba      	ldr	r2, [r7, #8]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d202      	bcs.n	8006508 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006502:	4a08      	ldr	r2, [pc, #32]	; (8006524 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	6013      	str	r3, [r2, #0]
}
 8006508:	bf00      	nop
 800650a:	3710      	adds	r7, #16
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}
 8006510:	20000fd4 	.word	0x20000fd4
 8006514:	20000afc 	.word	0x20000afc
 8006518:	20000fbc 	.word	0x20000fbc
 800651c:	20000f8c 	.word	0x20000f8c
 8006520:	20000f88 	.word	0x20000f88
 8006524:	20000ff0 	.word	0x20000ff0

08006528 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b08a      	sub	sp, #40	; 0x28
 800652c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800652e:	2300      	movs	r3, #0
 8006530:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006532:	f000 fb07 	bl	8006b44 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006536:	4b1c      	ldr	r3, [pc, #112]	; (80065a8 <xTimerCreateTimerTask+0x80>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d021      	beq.n	8006582 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800653e:	2300      	movs	r3, #0
 8006540:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006542:	2300      	movs	r3, #0
 8006544:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006546:	1d3a      	adds	r2, r7, #4
 8006548:	f107 0108 	add.w	r1, r7, #8
 800654c:	f107 030c 	add.w	r3, r7, #12
 8006550:	4618      	mov	r0, r3
 8006552:	f7fd fee7 	bl	8004324 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006556:	6879      	ldr	r1, [r7, #4]
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	9202      	str	r2, [sp, #8]
 800655e:	9301      	str	r3, [sp, #4]
 8006560:	2302      	movs	r3, #2
 8006562:	9300      	str	r3, [sp, #0]
 8006564:	2300      	movs	r3, #0
 8006566:	460a      	mov	r2, r1
 8006568:	4910      	ldr	r1, [pc, #64]	; (80065ac <xTimerCreateTimerTask+0x84>)
 800656a:	4811      	ldr	r0, [pc, #68]	; (80065b0 <xTimerCreateTimerTask+0x88>)
 800656c:	f7fe ffb6 	bl	80054dc <xTaskCreateStatic>
 8006570:	4603      	mov	r3, r0
 8006572:	4a10      	ldr	r2, [pc, #64]	; (80065b4 <xTimerCreateTimerTask+0x8c>)
 8006574:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006576:	4b0f      	ldr	r3, [pc, #60]	; (80065b4 <xTimerCreateTimerTask+0x8c>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d001      	beq.n	8006582 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800657e:	2301      	movs	r3, #1
 8006580:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d10a      	bne.n	800659e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800658c:	f383 8811 	msr	BASEPRI, r3
 8006590:	f3bf 8f6f 	isb	sy
 8006594:	f3bf 8f4f 	dsb	sy
 8006598:	613b      	str	r3, [r7, #16]
}
 800659a:	bf00      	nop
 800659c:	e7fe      	b.n	800659c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800659e:	697b      	ldr	r3, [r7, #20]
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3718      	adds	r7, #24
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	2000102c 	.word	0x2000102c
 80065ac:	0800a3a0 	.word	0x0800a3a0
 80065b0:	080066ed 	.word	0x080066ed
 80065b4:	20001030 	.word	0x20001030

080065b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b08a      	sub	sp, #40	; 0x28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]
 80065c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80065c6:	2300      	movs	r3, #0
 80065c8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d10a      	bne.n	80065e6 <xTimerGenericCommand+0x2e>
	__asm volatile
 80065d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065d4:	f383 8811 	msr	BASEPRI, r3
 80065d8:	f3bf 8f6f 	isb	sy
 80065dc:	f3bf 8f4f 	dsb	sy
 80065e0:	623b      	str	r3, [r7, #32]
}
 80065e2:	bf00      	nop
 80065e4:	e7fe      	b.n	80065e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80065e6:	4b1a      	ldr	r3, [pc, #104]	; (8006650 <xTimerGenericCommand+0x98>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d02a      	beq.n	8006644 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	2b05      	cmp	r3, #5
 80065fe:	dc18      	bgt.n	8006632 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006600:	f7ff fdb4 	bl	800616c <xTaskGetSchedulerState>
 8006604:	4603      	mov	r3, r0
 8006606:	2b02      	cmp	r3, #2
 8006608:	d109      	bne.n	800661e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800660a:	4b11      	ldr	r3, [pc, #68]	; (8006650 <xTimerGenericCommand+0x98>)
 800660c:	6818      	ldr	r0, [r3, #0]
 800660e:	f107 0110 	add.w	r1, r7, #16
 8006612:	2300      	movs	r3, #0
 8006614:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006616:	f7fe f8fb 	bl	8004810 <xQueueGenericSend>
 800661a:	6278      	str	r0, [r7, #36]	; 0x24
 800661c:	e012      	b.n	8006644 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800661e:	4b0c      	ldr	r3, [pc, #48]	; (8006650 <xTimerGenericCommand+0x98>)
 8006620:	6818      	ldr	r0, [r3, #0]
 8006622:	f107 0110 	add.w	r1, r7, #16
 8006626:	2300      	movs	r3, #0
 8006628:	2200      	movs	r2, #0
 800662a:	f7fe f8f1 	bl	8004810 <xQueueGenericSend>
 800662e:	6278      	str	r0, [r7, #36]	; 0x24
 8006630:	e008      	b.n	8006644 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006632:	4b07      	ldr	r3, [pc, #28]	; (8006650 <xTimerGenericCommand+0x98>)
 8006634:	6818      	ldr	r0, [r3, #0]
 8006636:	f107 0110 	add.w	r1, r7, #16
 800663a:	2300      	movs	r3, #0
 800663c:	683a      	ldr	r2, [r7, #0]
 800663e:	f7fe f9e5 	bl	8004a0c <xQueueGenericSendFromISR>
 8006642:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006646:	4618      	mov	r0, r3
 8006648:	3728      	adds	r7, #40	; 0x28
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
 800664e:	bf00      	nop
 8006650:	2000102c 	.word	0x2000102c

08006654 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b088      	sub	sp, #32
 8006658:	af02      	add	r7, sp, #8
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800665e:	4b22      	ldr	r3, [pc, #136]	; (80066e8 <prvProcessExpiredTimer+0x94>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	3304      	adds	r3, #4
 800666c:	4618      	mov	r0, r3
 800666e:	f7fd fefd 	bl	800446c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006678:	f003 0304 	and.w	r3, r3, #4
 800667c:	2b00      	cmp	r3, #0
 800667e:	d022      	beq.n	80066c6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	699a      	ldr	r2, [r3, #24]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	18d1      	adds	r1, r2, r3
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	683a      	ldr	r2, [r7, #0]
 800668c:	6978      	ldr	r0, [r7, #20]
 800668e:	f000 f8d1 	bl	8006834 <prvInsertTimerInActiveList>
 8006692:	4603      	mov	r3, r0
 8006694:	2b00      	cmp	r3, #0
 8006696:	d01f      	beq.n	80066d8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006698:	2300      	movs	r3, #0
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	2300      	movs	r3, #0
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	2100      	movs	r1, #0
 80066a2:	6978      	ldr	r0, [r7, #20]
 80066a4:	f7ff ff88 	bl	80065b8 <xTimerGenericCommand>
 80066a8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d113      	bne.n	80066d8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80066b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b4:	f383 8811 	msr	BASEPRI, r3
 80066b8:	f3bf 8f6f 	isb	sy
 80066bc:	f3bf 8f4f 	dsb	sy
 80066c0:	60fb      	str	r3, [r7, #12]
}
 80066c2:	bf00      	nop
 80066c4:	e7fe      	b.n	80066c4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80066cc:	f023 0301 	bic.w	r3, r3, #1
 80066d0:	b2da      	uxtb	r2, r3
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	6a1b      	ldr	r3, [r3, #32]
 80066dc:	6978      	ldr	r0, [r7, #20]
 80066de:	4798      	blx	r3
}
 80066e0:	bf00      	nop
 80066e2:	3718      	adds	r7, #24
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	20001024 	.word	0x20001024

080066ec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80066f4:	f107 0308 	add.w	r3, r7, #8
 80066f8:	4618      	mov	r0, r3
 80066fa:	f000 f857 	bl	80067ac <prvGetNextExpireTime>
 80066fe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	4619      	mov	r1, r3
 8006704:	68f8      	ldr	r0, [r7, #12]
 8006706:	f000 f803 	bl	8006710 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800670a:	f000 f8d5 	bl	80068b8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800670e:	e7f1      	b.n	80066f4 <prvTimerTask+0x8>

08006710 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800671a:	f7ff f93b 	bl	8005994 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800671e:	f107 0308 	add.w	r3, r7, #8
 8006722:	4618      	mov	r0, r3
 8006724:	f000 f866 	bl	80067f4 <prvSampleTimeNow>
 8006728:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d130      	bne.n	8006792 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d10a      	bne.n	800674c <prvProcessTimerOrBlockTask+0x3c>
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	429a      	cmp	r2, r3
 800673c:	d806      	bhi.n	800674c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800673e:	f7ff f937 	bl	80059b0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006742:	68f9      	ldr	r1, [r7, #12]
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f7ff ff85 	bl	8006654 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800674a:	e024      	b.n	8006796 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d008      	beq.n	8006764 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006752:	4b13      	ldr	r3, [pc, #76]	; (80067a0 <prvProcessTimerOrBlockTask+0x90>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d101      	bne.n	8006760 <prvProcessTimerOrBlockTask+0x50>
 800675c:	2301      	movs	r3, #1
 800675e:	e000      	b.n	8006762 <prvProcessTimerOrBlockTask+0x52>
 8006760:	2300      	movs	r3, #0
 8006762:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006764:	4b0f      	ldr	r3, [pc, #60]	; (80067a4 <prvProcessTimerOrBlockTask+0x94>)
 8006766:	6818      	ldr	r0, [r3, #0]
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	1ad3      	subs	r3, r2, r3
 800676e:	683a      	ldr	r2, [r7, #0]
 8006770:	4619      	mov	r1, r3
 8006772:	f7fe fe7f 	bl	8005474 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006776:	f7ff f91b 	bl	80059b0 <xTaskResumeAll>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	d10a      	bne.n	8006796 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006780:	4b09      	ldr	r3, [pc, #36]	; (80067a8 <prvProcessTimerOrBlockTask+0x98>)
 8006782:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006786:	601a      	str	r2, [r3, #0]
 8006788:	f3bf 8f4f 	dsb	sy
 800678c:	f3bf 8f6f 	isb	sy
}
 8006790:	e001      	b.n	8006796 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006792:	f7ff f90d 	bl	80059b0 <xTaskResumeAll>
}
 8006796:	bf00      	nop
 8006798:	3710      	adds	r7, #16
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop
 80067a0:	20001028 	.word	0x20001028
 80067a4:	2000102c 	.word	0x2000102c
 80067a8:	e000ed04 	.word	0xe000ed04

080067ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80067ac:	b480      	push	{r7}
 80067ae:	b085      	sub	sp, #20
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80067b4:	4b0e      	ldr	r3, [pc, #56]	; (80067f0 <prvGetNextExpireTime+0x44>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d101      	bne.n	80067c2 <prvGetNextExpireTime+0x16>
 80067be:	2201      	movs	r2, #1
 80067c0:	e000      	b.n	80067c4 <prvGetNextExpireTime+0x18>
 80067c2:	2200      	movs	r2, #0
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d105      	bne.n	80067dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80067d0:	4b07      	ldr	r3, [pc, #28]	; (80067f0 <prvGetNextExpireTime+0x44>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	60fb      	str	r3, [r7, #12]
 80067da:	e001      	b.n	80067e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80067dc:	2300      	movs	r3, #0
 80067de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80067e0:	68fb      	ldr	r3, [r7, #12]
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3714      	adds	r7, #20
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr
 80067ee:	bf00      	nop
 80067f0:	20001024 	.word	0x20001024

080067f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80067fc:	f7ff f976 	bl	8005aec <xTaskGetTickCount>
 8006800:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006802:	4b0b      	ldr	r3, [pc, #44]	; (8006830 <prvSampleTimeNow+0x3c>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	429a      	cmp	r2, r3
 800680a:	d205      	bcs.n	8006818 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800680c:	f000 f936 	bl	8006a7c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	601a      	str	r2, [r3, #0]
 8006816:	e002      	b.n	800681e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800681e:	4a04      	ldr	r2, [pc, #16]	; (8006830 <prvSampleTimeNow+0x3c>)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006824:	68fb      	ldr	r3, [r7, #12]
}
 8006826:	4618      	mov	r0, r3
 8006828:	3710      	adds	r7, #16
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	20001034 	.word	0x20001034

08006834 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b086      	sub	sp, #24
 8006838:	af00      	add	r7, sp, #0
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	607a      	str	r2, [r7, #4]
 8006840:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006842:	2300      	movs	r3, #0
 8006844:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	68ba      	ldr	r2, [r7, #8]
 800684a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	68fa      	ldr	r2, [r7, #12]
 8006850:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006852:	68ba      	ldr	r2, [r7, #8]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	429a      	cmp	r2, r3
 8006858:	d812      	bhi.n	8006880 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800685a:	687a      	ldr	r2, [r7, #4]
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	1ad2      	subs	r2, r2, r3
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	699b      	ldr	r3, [r3, #24]
 8006864:	429a      	cmp	r2, r3
 8006866:	d302      	bcc.n	800686e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006868:	2301      	movs	r3, #1
 800686a:	617b      	str	r3, [r7, #20]
 800686c:	e01b      	b.n	80068a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800686e:	4b10      	ldr	r3, [pc, #64]	; (80068b0 <prvInsertTimerInActiveList+0x7c>)
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	3304      	adds	r3, #4
 8006876:	4619      	mov	r1, r3
 8006878:	4610      	mov	r0, r2
 800687a:	f7fd fdbe 	bl	80043fa <vListInsert>
 800687e:	e012      	b.n	80068a6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	429a      	cmp	r2, r3
 8006886:	d206      	bcs.n	8006896 <prvInsertTimerInActiveList+0x62>
 8006888:	68ba      	ldr	r2, [r7, #8]
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	429a      	cmp	r2, r3
 800688e:	d302      	bcc.n	8006896 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006890:	2301      	movs	r3, #1
 8006892:	617b      	str	r3, [r7, #20]
 8006894:	e007      	b.n	80068a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006896:	4b07      	ldr	r3, [pc, #28]	; (80068b4 <prvInsertTimerInActiveList+0x80>)
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	3304      	adds	r3, #4
 800689e:	4619      	mov	r1, r3
 80068a0:	4610      	mov	r0, r2
 80068a2:	f7fd fdaa 	bl	80043fa <vListInsert>
		}
	}

	return xProcessTimerNow;
 80068a6:	697b      	ldr	r3, [r7, #20]
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3718      	adds	r7, #24
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}
 80068b0:	20001028 	.word	0x20001028
 80068b4:	20001024 	.word	0x20001024

080068b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b08e      	sub	sp, #56	; 0x38
 80068bc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80068be:	e0ca      	b.n	8006a56 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	da18      	bge.n	80068f8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80068c6:	1d3b      	adds	r3, r7, #4
 80068c8:	3304      	adds	r3, #4
 80068ca:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80068cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d10a      	bne.n	80068e8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80068d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d6:	f383 8811 	msr	BASEPRI, r3
 80068da:	f3bf 8f6f 	isb	sy
 80068de:	f3bf 8f4f 	dsb	sy
 80068e2:	61fb      	str	r3, [r7, #28]
}
 80068e4:	bf00      	nop
 80068e6:	e7fe      	b.n	80068e6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80068e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068ee:	6850      	ldr	r0, [r2, #4]
 80068f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068f2:	6892      	ldr	r2, [r2, #8]
 80068f4:	4611      	mov	r1, r2
 80068f6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	f2c0 80aa 	blt.w	8006a54 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006906:	695b      	ldr	r3, [r3, #20]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d004      	beq.n	8006916 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800690c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800690e:	3304      	adds	r3, #4
 8006910:	4618      	mov	r0, r3
 8006912:	f7fd fdab 	bl	800446c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006916:	463b      	mov	r3, r7
 8006918:	4618      	mov	r0, r3
 800691a:	f7ff ff6b 	bl	80067f4 <prvSampleTimeNow>
 800691e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2b09      	cmp	r3, #9
 8006924:	f200 8097 	bhi.w	8006a56 <prvProcessReceivedCommands+0x19e>
 8006928:	a201      	add	r2, pc, #4	; (adr r2, 8006930 <prvProcessReceivedCommands+0x78>)
 800692a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800692e:	bf00      	nop
 8006930:	08006959 	.word	0x08006959
 8006934:	08006959 	.word	0x08006959
 8006938:	08006959 	.word	0x08006959
 800693c:	080069cd 	.word	0x080069cd
 8006940:	080069e1 	.word	0x080069e1
 8006944:	08006a2b 	.word	0x08006a2b
 8006948:	08006959 	.word	0x08006959
 800694c:	08006959 	.word	0x08006959
 8006950:	080069cd 	.word	0x080069cd
 8006954:	080069e1 	.word	0x080069e1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800695a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800695e:	f043 0301 	orr.w	r3, r3, #1
 8006962:	b2da      	uxtb	r2, r3
 8006964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006966:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800696a:	68ba      	ldr	r2, [r7, #8]
 800696c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	18d1      	adds	r1, r2, r3
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006976:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006978:	f7ff ff5c 	bl	8006834 <prvInsertTimerInActiveList>
 800697c:	4603      	mov	r3, r0
 800697e:	2b00      	cmp	r3, #0
 8006980:	d069      	beq.n	8006a56 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006984:	6a1b      	ldr	r3, [r3, #32]
 8006986:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006988:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800698a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800698c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006990:	f003 0304 	and.w	r3, r3, #4
 8006994:	2b00      	cmp	r3, #0
 8006996:	d05e      	beq.n	8006a56 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800699c:	699b      	ldr	r3, [r3, #24]
 800699e:	441a      	add	r2, r3
 80069a0:	2300      	movs	r3, #0
 80069a2:	9300      	str	r3, [sp, #0]
 80069a4:	2300      	movs	r3, #0
 80069a6:	2100      	movs	r1, #0
 80069a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069aa:	f7ff fe05 	bl	80065b8 <xTimerGenericCommand>
 80069ae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80069b0:	6a3b      	ldr	r3, [r7, #32]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d14f      	bne.n	8006a56 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80069b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ba:	f383 8811 	msr	BASEPRI, r3
 80069be:	f3bf 8f6f 	isb	sy
 80069c2:	f3bf 8f4f 	dsb	sy
 80069c6:	61bb      	str	r3, [r7, #24]
}
 80069c8:	bf00      	nop
 80069ca:	e7fe      	b.n	80069ca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80069cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80069d2:	f023 0301 	bic.w	r3, r3, #1
 80069d6:	b2da      	uxtb	r2, r3
 80069d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80069de:	e03a      	b.n	8006a56 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80069e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80069e6:	f043 0301 	orr.w	r3, r3, #1
 80069ea:	b2da      	uxtb	r2, r3
 80069ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80069f2:	68ba      	ldr	r2, [r7, #8]
 80069f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069f6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80069f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069fa:	699b      	ldr	r3, [r3, #24]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d10a      	bne.n	8006a16 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a04:	f383 8811 	msr	BASEPRI, r3
 8006a08:	f3bf 8f6f 	isb	sy
 8006a0c:	f3bf 8f4f 	dsb	sy
 8006a10:	617b      	str	r3, [r7, #20]
}
 8006a12:	bf00      	nop
 8006a14:	e7fe      	b.n	8006a14 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a18:	699a      	ldr	r2, [r3, #24]
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1c:	18d1      	adds	r1, r2, r3
 8006a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a24:	f7ff ff06 	bl	8006834 <prvInsertTimerInActiveList>
					break;
 8006a28:	e015      	b.n	8006a56 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a30:	f003 0302 	and.w	r3, r3, #2
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d103      	bne.n	8006a40 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006a38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a3a:	f000 fbe1 	bl	8007200 <vPortFree>
 8006a3e:	e00a      	b.n	8006a56 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a46:	f023 0301 	bic.w	r3, r3, #1
 8006a4a:	b2da      	uxtb	r2, r3
 8006a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006a52:	e000      	b.n	8006a56 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006a54:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006a56:	4b08      	ldr	r3, [pc, #32]	; (8006a78 <prvProcessReceivedCommands+0x1c0>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	1d39      	adds	r1, r7, #4
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7fe f8fc 	bl	8004c5c <xQueueReceive>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f47f af2a 	bne.w	80068c0 <prvProcessReceivedCommands+0x8>
	}
}
 8006a6c:	bf00      	nop
 8006a6e:	bf00      	nop
 8006a70:	3730      	adds	r7, #48	; 0x30
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}
 8006a76:	bf00      	nop
 8006a78:	2000102c 	.word	0x2000102c

08006a7c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b088      	sub	sp, #32
 8006a80:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006a82:	e048      	b.n	8006b16 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a84:	4b2d      	ldr	r3, [pc, #180]	; (8006b3c <prvSwitchTimerLists+0xc0>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68db      	ldr	r3, [r3, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a8e:	4b2b      	ldr	r3, [pc, #172]	; (8006b3c <prvSwitchTimerLists+0xc0>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	3304      	adds	r3, #4
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f7fd fce5 	bl	800446c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6a1b      	ldr	r3, [r3, #32]
 8006aa6:	68f8      	ldr	r0, [r7, #12]
 8006aa8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ab0:	f003 0304 	and.w	r3, r3, #4
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d02e      	beq.n	8006b16 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	699b      	ldr	r3, [r3, #24]
 8006abc:	693a      	ldr	r2, [r7, #16]
 8006abe:	4413      	add	r3, r2
 8006ac0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006ac2:	68ba      	ldr	r2, [r7, #8]
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d90e      	bls.n	8006ae8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	68ba      	ldr	r2, [r7, #8]
 8006ace:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	68fa      	ldr	r2, [r7, #12]
 8006ad4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006ad6:	4b19      	ldr	r3, [pc, #100]	; (8006b3c <prvSwitchTimerLists+0xc0>)
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	3304      	adds	r3, #4
 8006ade:	4619      	mov	r1, r3
 8006ae0:	4610      	mov	r0, r2
 8006ae2:	f7fd fc8a 	bl	80043fa <vListInsert>
 8006ae6:	e016      	b.n	8006b16 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006ae8:	2300      	movs	r3, #0
 8006aea:	9300      	str	r3, [sp, #0]
 8006aec:	2300      	movs	r3, #0
 8006aee:	693a      	ldr	r2, [r7, #16]
 8006af0:	2100      	movs	r1, #0
 8006af2:	68f8      	ldr	r0, [r7, #12]
 8006af4:	f7ff fd60 	bl	80065b8 <xTimerGenericCommand>
 8006af8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d10a      	bne.n	8006b16 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b04:	f383 8811 	msr	BASEPRI, r3
 8006b08:	f3bf 8f6f 	isb	sy
 8006b0c:	f3bf 8f4f 	dsb	sy
 8006b10:	603b      	str	r3, [r7, #0]
}
 8006b12:	bf00      	nop
 8006b14:	e7fe      	b.n	8006b14 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006b16:	4b09      	ldr	r3, [pc, #36]	; (8006b3c <prvSwitchTimerLists+0xc0>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d1b1      	bne.n	8006a84 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006b20:	4b06      	ldr	r3, [pc, #24]	; (8006b3c <prvSwitchTimerLists+0xc0>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006b26:	4b06      	ldr	r3, [pc, #24]	; (8006b40 <prvSwitchTimerLists+0xc4>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a04      	ldr	r2, [pc, #16]	; (8006b3c <prvSwitchTimerLists+0xc0>)
 8006b2c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006b2e:	4a04      	ldr	r2, [pc, #16]	; (8006b40 <prvSwitchTimerLists+0xc4>)
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	6013      	str	r3, [r2, #0]
}
 8006b34:	bf00      	nop
 8006b36:	3718      	adds	r7, #24
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	20001024 	.word	0x20001024
 8006b40:	20001028 	.word	0x20001028

08006b44 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b082      	sub	sp, #8
 8006b48:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006b4a:	f000 f96b 	bl	8006e24 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006b4e:	4b15      	ldr	r3, [pc, #84]	; (8006ba4 <prvCheckForValidListAndQueue+0x60>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d120      	bne.n	8006b98 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006b56:	4814      	ldr	r0, [pc, #80]	; (8006ba8 <prvCheckForValidListAndQueue+0x64>)
 8006b58:	f7fd fbfe 	bl	8004358 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006b5c:	4813      	ldr	r0, [pc, #76]	; (8006bac <prvCheckForValidListAndQueue+0x68>)
 8006b5e:	f7fd fbfb 	bl	8004358 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006b62:	4b13      	ldr	r3, [pc, #76]	; (8006bb0 <prvCheckForValidListAndQueue+0x6c>)
 8006b64:	4a10      	ldr	r2, [pc, #64]	; (8006ba8 <prvCheckForValidListAndQueue+0x64>)
 8006b66:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006b68:	4b12      	ldr	r3, [pc, #72]	; (8006bb4 <prvCheckForValidListAndQueue+0x70>)
 8006b6a:	4a10      	ldr	r2, [pc, #64]	; (8006bac <prvCheckForValidListAndQueue+0x68>)
 8006b6c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006b6e:	2300      	movs	r3, #0
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	4b11      	ldr	r3, [pc, #68]	; (8006bb8 <prvCheckForValidListAndQueue+0x74>)
 8006b74:	4a11      	ldr	r2, [pc, #68]	; (8006bbc <prvCheckForValidListAndQueue+0x78>)
 8006b76:	2110      	movs	r1, #16
 8006b78:	200a      	movs	r0, #10
 8006b7a:	f7fd fd09 	bl	8004590 <xQueueGenericCreateStatic>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	4a08      	ldr	r2, [pc, #32]	; (8006ba4 <prvCheckForValidListAndQueue+0x60>)
 8006b82:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006b84:	4b07      	ldr	r3, [pc, #28]	; (8006ba4 <prvCheckForValidListAndQueue+0x60>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d005      	beq.n	8006b98 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006b8c:	4b05      	ldr	r3, [pc, #20]	; (8006ba4 <prvCheckForValidListAndQueue+0x60>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	490b      	ldr	r1, [pc, #44]	; (8006bc0 <prvCheckForValidListAndQueue+0x7c>)
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7fe fc1a 	bl	80053cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006b98:	f000 f974 	bl	8006e84 <vPortExitCritical>
}
 8006b9c:	bf00      	nop
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	2000102c 	.word	0x2000102c
 8006ba8:	20000ffc 	.word	0x20000ffc
 8006bac:	20001010 	.word	0x20001010
 8006bb0:	20001024 	.word	0x20001024
 8006bb4:	20001028 	.word	0x20001028
 8006bb8:	200010d8 	.word	0x200010d8
 8006bbc:	20001038 	.word	0x20001038
 8006bc0:	0800a3a8 	.word	0x0800a3a8

08006bc4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b085      	sub	sp, #20
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	3b04      	subs	r3, #4
 8006bd4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006bdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	3b04      	subs	r3, #4
 8006be2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	f023 0201 	bic.w	r2, r3, #1
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	3b04      	subs	r3, #4
 8006bf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006bf4:	4a0c      	ldr	r2, [pc, #48]	; (8006c28 <pxPortInitialiseStack+0x64>)
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	3b14      	subs	r3, #20
 8006bfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	3b04      	subs	r3, #4
 8006c0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f06f 0202 	mvn.w	r2, #2
 8006c12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	3b20      	subs	r3, #32
 8006c18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3714      	adds	r7, #20
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr
 8006c28:	08006c2d 	.word	0x08006c2d

08006c2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b085      	sub	sp, #20
 8006c30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006c32:	2300      	movs	r3, #0
 8006c34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006c36:	4b12      	ldr	r3, [pc, #72]	; (8006c80 <prvTaskExitError+0x54>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c3e:	d00a      	beq.n	8006c56 <prvTaskExitError+0x2a>
	__asm volatile
 8006c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c44:	f383 8811 	msr	BASEPRI, r3
 8006c48:	f3bf 8f6f 	isb	sy
 8006c4c:	f3bf 8f4f 	dsb	sy
 8006c50:	60fb      	str	r3, [r7, #12]
}
 8006c52:	bf00      	nop
 8006c54:	e7fe      	b.n	8006c54 <prvTaskExitError+0x28>
	__asm volatile
 8006c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c5a:	f383 8811 	msr	BASEPRI, r3
 8006c5e:	f3bf 8f6f 	isb	sy
 8006c62:	f3bf 8f4f 	dsb	sy
 8006c66:	60bb      	str	r3, [r7, #8]
}
 8006c68:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006c6a:	bf00      	nop
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d0fc      	beq.n	8006c6c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006c72:	bf00      	nop
 8006c74:	bf00      	nop
 8006c76:	3714      	adds	r7, #20
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr
 8006c80:	2000000c 	.word	0x2000000c
	...

08006c90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006c90:	4b07      	ldr	r3, [pc, #28]	; (8006cb0 <pxCurrentTCBConst2>)
 8006c92:	6819      	ldr	r1, [r3, #0]
 8006c94:	6808      	ldr	r0, [r1, #0]
 8006c96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c9a:	f380 8809 	msr	PSP, r0
 8006c9e:	f3bf 8f6f 	isb	sy
 8006ca2:	f04f 0000 	mov.w	r0, #0
 8006ca6:	f380 8811 	msr	BASEPRI, r0
 8006caa:	4770      	bx	lr
 8006cac:	f3af 8000 	nop.w

08006cb0 <pxCurrentTCBConst2>:
 8006cb0:	20000afc 	.word	0x20000afc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006cb4:	bf00      	nop
 8006cb6:	bf00      	nop

08006cb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006cb8:	4808      	ldr	r0, [pc, #32]	; (8006cdc <prvPortStartFirstTask+0x24>)
 8006cba:	6800      	ldr	r0, [r0, #0]
 8006cbc:	6800      	ldr	r0, [r0, #0]
 8006cbe:	f380 8808 	msr	MSP, r0
 8006cc2:	f04f 0000 	mov.w	r0, #0
 8006cc6:	f380 8814 	msr	CONTROL, r0
 8006cca:	b662      	cpsie	i
 8006ccc:	b661      	cpsie	f
 8006cce:	f3bf 8f4f 	dsb	sy
 8006cd2:	f3bf 8f6f 	isb	sy
 8006cd6:	df00      	svc	0
 8006cd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006cda:	bf00      	nop
 8006cdc:	e000ed08 	.word	0xe000ed08

08006ce0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b086      	sub	sp, #24
 8006ce4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006ce6:	4b46      	ldr	r3, [pc, #280]	; (8006e00 <xPortStartScheduler+0x120>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a46      	ldr	r2, [pc, #280]	; (8006e04 <xPortStartScheduler+0x124>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d10a      	bne.n	8006d06 <xPortStartScheduler+0x26>
	__asm volatile
 8006cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf4:	f383 8811 	msr	BASEPRI, r3
 8006cf8:	f3bf 8f6f 	isb	sy
 8006cfc:	f3bf 8f4f 	dsb	sy
 8006d00:	613b      	str	r3, [r7, #16]
}
 8006d02:	bf00      	nop
 8006d04:	e7fe      	b.n	8006d04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006d06:	4b3e      	ldr	r3, [pc, #248]	; (8006e00 <xPortStartScheduler+0x120>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a3f      	ldr	r2, [pc, #252]	; (8006e08 <xPortStartScheduler+0x128>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d10a      	bne.n	8006d26 <xPortStartScheduler+0x46>
	__asm volatile
 8006d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d14:	f383 8811 	msr	BASEPRI, r3
 8006d18:	f3bf 8f6f 	isb	sy
 8006d1c:	f3bf 8f4f 	dsb	sy
 8006d20:	60fb      	str	r3, [r7, #12]
}
 8006d22:	bf00      	nop
 8006d24:	e7fe      	b.n	8006d24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006d26:	4b39      	ldr	r3, [pc, #228]	; (8006e0c <xPortStartScheduler+0x12c>)
 8006d28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	22ff      	movs	r2, #255	; 0xff
 8006d36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	781b      	ldrb	r3, [r3, #0]
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006d40:	78fb      	ldrb	r3, [r7, #3]
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006d48:	b2da      	uxtb	r2, r3
 8006d4a:	4b31      	ldr	r3, [pc, #196]	; (8006e10 <xPortStartScheduler+0x130>)
 8006d4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006d4e:	4b31      	ldr	r3, [pc, #196]	; (8006e14 <xPortStartScheduler+0x134>)
 8006d50:	2207      	movs	r2, #7
 8006d52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006d54:	e009      	b.n	8006d6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006d56:	4b2f      	ldr	r3, [pc, #188]	; (8006e14 <xPortStartScheduler+0x134>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	3b01      	subs	r3, #1
 8006d5c:	4a2d      	ldr	r2, [pc, #180]	; (8006e14 <xPortStartScheduler+0x134>)
 8006d5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006d60:	78fb      	ldrb	r3, [r7, #3]
 8006d62:	b2db      	uxtb	r3, r3
 8006d64:	005b      	lsls	r3, r3, #1
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006d6a:	78fb      	ldrb	r3, [r7, #3]
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d72:	2b80      	cmp	r3, #128	; 0x80
 8006d74:	d0ef      	beq.n	8006d56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006d76:	4b27      	ldr	r3, [pc, #156]	; (8006e14 <xPortStartScheduler+0x134>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f1c3 0307 	rsb	r3, r3, #7
 8006d7e:	2b04      	cmp	r3, #4
 8006d80:	d00a      	beq.n	8006d98 <xPortStartScheduler+0xb8>
	__asm volatile
 8006d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d86:	f383 8811 	msr	BASEPRI, r3
 8006d8a:	f3bf 8f6f 	isb	sy
 8006d8e:	f3bf 8f4f 	dsb	sy
 8006d92:	60bb      	str	r3, [r7, #8]
}
 8006d94:	bf00      	nop
 8006d96:	e7fe      	b.n	8006d96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006d98:	4b1e      	ldr	r3, [pc, #120]	; (8006e14 <xPortStartScheduler+0x134>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	021b      	lsls	r3, r3, #8
 8006d9e:	4a1d      	ldr	r2, [pc, #116]	; (8006e14 <xPortStartScheduler+0x134>)
 8006da0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006da2:	4b1c      	ldr	r3, [pc, #112]	; (8006e14 <xPortStartScheduler+0x134>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006daa:	4a1a      	ldr	r2, [pc, #104]	; (8006e14 <xPortStartScheduler+0x134>)
 8006dac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	b2da      	uxtb	r2, r3
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006db6:	4b18      	ldr	r3, [pc, #96]	; (8006e18 <xPortStartScheduler+0x138>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a17      	ldr	r2, [pc, #92]	; (8006e18 <xPortStartScheduler+0x138>)
 8006dbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006dc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006dc2:	4b15      	ldr	r3, [pc, #84]	; (8006e18 <xPortStartScheduler+0x138>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a14      	ldr	r2, [pc, #80]	; (8006e18 <xPortStartScheduler+0x138>)
 8006dc8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006dcc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006dce:	f000 f8dd 	bl	8006f8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006dd2:	4b12      	ldr	r3, [pc, #72]	; (8006e1c <xPortStartScheduler+0x13c>)
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006dd8:	f000 f8fc 	bl	8006fd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006ddc:	4b10      	ldr	r3, [pc, #64]	; (8006e20 <xPortStartScheduler+0x140>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a0f      	ldr	r2, [pc, #60]	; (8006e20 <xPortStartScheduler+0x140>)
 8006de2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006de6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006de8:	f7ff ff66 	bl	8006cb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006dec:	f7fe ff48 	bl	8005c80 <vTaskSwitchContext>
	prvTaskExitError();
 8006df0:	f7ff ff1c 	bl	8006c2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006df4:	2300      	movs	r3, #0
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3718      	adds	r7, #24
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}
 8006dfe:	bf00      	nop
 8006e00:	e000ed00 	.word	0xe000ed00
 8006e04:	410fc271 	.word	0x410fc271
 8006e08:	410fc270 	.word	0x410fc270
 8006e0c:	e000e400 	.word	0xe000e400
 8006e10:	20001128 	.word	0x20001128
 8006e14:	2000112c 	.word	0x2000112c
 8006e18:	e000ed20 	.word	0xe000ed20
 8006e1c:	2000000c 	.word	0x2000000c
 8006e20:	e000ef34 	.word	0xe000ef34

08006e24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
	__asm volatile
 8006e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e2e:	f383 8811 	msr	BASEPRI, r3
 8006e32:	f3bf 8f6f 	isb	sy
 8006e36:	f3bf 8f4f 	dsb	sy
 8006e3a:	607b      	str	r3, [r7, #4]
}
 8006e3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006e3e:	4b0f      	ldr	r3, [pc, #60]	; (8006e7c <vPortEnterCritical+0x58>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	3301      	adds	r3, #1
 8006e44:	4a0d      	ldr	r2, [pc, #52]	; (8006e7c <vPortEnterCritical+0x58>)
 8006e46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006e48:	4b0c      	ldr	r3, [pc, #48]	; (8006e7c <vPortEnterCritical+0x58>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d10f      	bne.n	8006e70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006e50:	4b0b      	ldr	r3, [pc, #44]	; (8006e80 <vPortEnterCritical+0x5c>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d00a      	beq.n	8006e70 <vPortEnterCritical+0x4c>
	__asm volatile
 8006e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e5e:	f383 8811 	msr	BASEPRI, r3
 8006e62:	f3bf 8f6f 	isb	sy
 8006e66:	f3bf 8f4f 	dsb	sy
 8006e6a:	603b      	str	r3, [r7, #0]
}
 8006e6c:	bf00      	nop
 8006e6e:	e7fe      	b.n	8006e6e <vPortEnterCritical+0x4a>
	}
}
 8006e70:	bf00      	nop
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr
 8006e7c:	2000000c 	.word	0x2000000c
 8006e80:	e000ed04 	.word	0xe000ed04

08006e84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006e8a:	4b12      	ldr	r3, [pc, #72]	; (8006ed4 <vPortExitCritical+0x50>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d10a      	bne.n	8006ea8 <vPortExitCritical+0x24>
	__asm volatile
 8006e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e96:	f383 8811 	msr	BASEPRI, r3
 8006e9a:	f3bf 8f6f 	isb	sy
 8006e9e:	f3bf 8f4f 	dsb	sy
 8006ea2:	607b      	str	r3, [r7, #4]
}
 8006ea4:	bf00      	nop
 8006ea6:	e7fe      	b.n	8006ea6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006ea8:	4b0a      	ldr	r3, [pc, #40]	; (8006ed4 <vPortExitCritical+0x50>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	3b01      	subs	r3, #1
 8006eae:	4a09      	ldr	r2, [pc, #36]	; (8006ed4 <vPortExitCritical+0x50>)
 8006eb0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006eb2:	4b08      	ldr	r3, [pc, #32]	; (8006ed4 <vPortExitCritical+0x50>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d105      	bne.n	8006ec6 <vPortExitCritical+0x42>
 8006eba:	2300      	movs	r3, #0
 8006ebc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	f383 8811 	msr	BASEPRI, r3
}
 8006ec4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006ec6:	bf00      	nop
 8006ec8:	370c      	adds	r7, #12
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	2000000c 	.word	0x2000000c
	...

08006ee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006ee0:	f3ef 8009 	mrs	r0, PSP
 8006ee4:	f3bf 8f6f 	isb	sy
 8006ee8:	4b15      	ldr	r3, [pc, #84]	; (8006f40 <pxCurrentTCBConst>)
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	f01e 0f10 	tst.w	lr, #16
 8006ef0:	bf08      	it	eq
 8006ef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006ef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006efa:	6010      	str	r0, [r2, #0]
 8006efc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006f00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006f04:	f380 8811 	msr	BASEPRI, r0
 8006f08:	f3bf 8f4f 	dsb	sy
 8006f0c:	f3bf 8f6f 	isb	sy
 8006f10:	f7fe feb6 	bl	8005c80 <vTaskSwitchContext>
 8006f14:	f04f 0000 	mov.w	r0, #0
 8006f18:	f380 8811 	msr	BASEPRI, r0
 8006f1c:	bc09      	pop	{r0, r3}
 8006f1e:	6819      	ldr	r1, [r3, #0]
 8006f20:	6808      	ldr	r0, [r1, #0]
 8006f22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f26:	f01e 0f10 	tst.w	lr, #16
 8006f2a:	bf08      	it	eq
 8006f2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006f30:	f380 8809 	msr	PSP, r0
 8006f34:	f3bf 8f6f 	isb	sy
 8006f38:	4770      	bx	lr
 8006f3a:	bf00      	nop
 8006f3c:	f3af 8000 	nop.w

08006f40 <pxCurrentTCBConst>:
 8006f40:	20000afc 	.word	0x20000afc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006f44:	bf00      	nop
 8006f46:	bf00      	nop

08006f48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f52:	f383 8811 	msr	BASEPRI, r3
 8006f56:	f3bf 8f6f 	isb	sy
 8006f5a:	f3bf 8f4f 	dsb	sy
 8006f5e:	607b      	str	r3, [r7, #4]
}
 8006f60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006f62:	f7fe fdd3 	bl	8005b0c <xTaskIncrementTick>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d003      	beq.n	8006f74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006f6c:	4b06      	ldr	r3, [pc, #24]	; (8006f88 <xPortSysTickHandler+0x40>)
 8006f6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f72:	601a      	str	r2, [r3, #0]
 8006f74:	2300      	movs	r3, #0
 8006f76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	f383 8811 	msr	BASEPRI, r3
}
 8006f7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006f80:	bf00      	nop
 8006f82:	3708      	adds	r7, #8
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}
 8006f88:	e000ed04 	.word	0xe000ed04

08006f8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006f90:	4b0b      	ldr	r3, [pc, #44]	; (8006fc0 <vPortSetupTimerInterrupt+0x34>)
 8006f92:	2200      	movs	r2, #0
 8006f94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006f96:	4b0b      	ldr	r3, [pc, #44]	; (8006fc4 <vPortSetupTimerInterrupt+0x38>)
 8006f98:	2200      	movs	r2, #0
 8006f9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006f9c:	4b0a      	ldr	r3, [pc, #40]	; (8006fc8 <vPortSetupTimerInterrupt+0x3c>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a0a      	ldr	r2, [pc, #40]	; (8006fcc <vPortSetupTimerInterrupt+0x40>)
 8006fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fa6:	099b      	lsrs	r3, r3, #6
 8006fa8:	4a09      	ldr	r2, [pc, #36]	; (8006fd0 <vPortSetupTimerInterrupt+0x44>)
 8006faa:	3b01      	subs	r3, #1
 8006fac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006fae:	4b04      	ldr	r3, [pc, #16]	; (8006fc0 <vPortSetupTimerInterrupt+0x34>)
 8006fb0:	2207      	movs	r2, #7
 8006fb2:	601a      	str	r2, [r3, #0]
}
 8006fb4:	bf00      	nop
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr
 8006fbe:	bf00      	nop
 8006fc0:	e000e010 	.word	0xe000e010
 8006fc4:	e000e018 	.word	0xe000e018
 8006fc8:	20000000 	.word	0x20000000
 8006fcc:	10624dd3 	.word	0x10624dd3
 8006fd0:	e000e014 	.word	0xe000e014

08006fd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006fd4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006fe4 <vPortEnableVFP+0x10>
 8006fd8:	6801      	ldr	r1, [r0, #0]
 8006fda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006fde:	6001      	str	r1, [r0, #0]
 8006fe0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006fe2:	bf00      	nop
 8006fe4:	e000ed88 	.word	0xe000ed88

08006fe8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006fee:	f3ef 8305 	mrs	r3, IPSR
 8006ff2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2b0f      	cmp	r3, #15
 8006ff8:	d914      	bls.n	8007024 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006ffa:	4a17      	ldr	r2, [pc, #92]	; (8007058 <vPortValidateInterruptPriority+0x70>)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	4413      	add	r3, r2
 8007000:	781b      	ldrb	r3, [r3, #0]
 8007002:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007004:	4b15      	ldr	r3, [pc, #84]	; (800705c <vPortValidateInterruptPriority+0x74>)
 8007006:	781b      	ldrb	r3, [r3, #0]
 8007008:	7afa      	ldrb	r2, [r7, #11]
 800700a:	429a      	cmp	r2, r3
 800700c:	d20a      	bcs.n	8007024 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800700e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007012:	f383 8811 	msr	BASEPRI, r3
 8007016:	f3bf 8f6f 	isb	sy
 800701a:	f3bf 8f4f 	dsb	sy
 800701e:	607b      	str	r3, [r7, #4]
}
 8007020:	bf00      	nop
 8007022:	e7fe      	b.n	8007022 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007024:	4b0e      	ldr	r3, [pc, #56]	; (8007060 <vPortValidateInterruptPriority+0x78>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800702c:	4b0d      	ldr	r3, [pc, #52]	; (8007064 <vPortValidateInterruptPriority+0x7c>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	429a      	cmp	r2, r3
 8007032:	d90a      	bls.n	800704a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007038:	f383 8811 	msr	BASEPRI, r3
 800703c:	f3bf 8f6f 	isb	sy
 8007040:	f3bf 8f4f 	dsb	sy
 8007044:	603b      	str	r3, [r7, #0]
}
 8007046:	bf00      	nop
 8007048:	e7fe      	b.n	8007048 <vPortValidateInterruptPriority+0x60>
	}
 800704a:	bf00      	nop
 800704c:	3714      	adds	r7, #20
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	e000e3f0 	.word	0xe000e3f0
 800705c:	20001128 	.word	0x20001128
 8007060:	e000ed0c 	.word	0xe000ed0c
 8007064:	2000112c 	.word	0x2000112c

08007068 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b08a      	sub	sp, #40	; 0x28
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007070:	2300      	movs	r3, #0
 8007072:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007074:	f7fe fc8e 	bl	8005994 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007078:	4b5b      	ldr	r3, [pc, #364]	; (80071e8 <pvPortMalloc+0x180>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d101      	bne.n	8007084 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007080:	f000 f920 	bl	80072c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007084:	4b59      	ldr	r3, [pc, #356]	; (80071ec <pvPortMalloc+0x184>)
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4013      	ands	r3, r2
 800708c:	2b00      	cmp	r3, #0
 800708e:	f040 8093 	bne.w	80071b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d01d      	beq.n	80070d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007098:	2208      	movs	r2, #8
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4413      	add	r3, r2
 800709e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f003 0307 	and.w	r3, r3, #7
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d014      	beq.n	80070d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f023 0307 	bic.w	r3, r3, #7
 80070b0:	3308      	adds	r3, #8
 80070b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f003 0307 	and.w	r3, r3, #7
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d00a      	beq.n	80070d4 <pvPortMalloc+0x6c>
	__asm volatile
 80070be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070c2:	f383 8811 	msr	BASEPRI, r3
 80070c6:	f3bf 8f6f 	isb	sy
 80070ca:	f3bf 8f4f 	dsb	sy
 80070ce:	617b      	str	r3, [r7, #20]
}
 80070d0:	bf00      	nop
 80070d2:	e7fe      	b.n	80070d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d06e      	beq.n	80071b8 <pvPortMalloc+0x150>
 80070da:	4b45      	ldr	r3, [pc, #276]	; (80071f0 <pvPortMalloc+0x188>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d869      	bhi.n	80071b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80070e4:	4b43      	ldr	r3, [pc, #268]	; (80071f4 <pvPortMalloc+0x18c>)
 80070e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80070e8:	4b42      	ldr	r3, [pc, #264]	; (80071f4 <pvPortMalloc+0x18c>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80070ee:	e004      	b.n	80070fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80070f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80070f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80070fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	687a      	ldr	r2, [r7, #4]
 8007100:	429a      	cmp	r2, r3
 8007102:	d903      	bls.n	800710c <pvPortMalloc+0xa4>
 8007104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d1f1      	bne.n	80070f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800710c:	4b36      	ldr	r3, [pc, #216]	; (80071e8 <pvPortMalloc+0x180>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007112:	429a      	cmp	r2, r3
 8007114:	d050      	beq.n	80071b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007116:	6a3b      	ldr	r3, [r7, #32]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2208      	movs	r2, #8
 800711c:	4413      	add	r3, r2
 800711e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	6a3b      	ldr	r3, [r7, #32]
 8007126:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712a:	685a      	ldr	r2, [r3, #4]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	1ad2      	subs	r2, r2, r3
 8007130:	2308      	movs	r3, #8
 8007132:	005b      	lsls	r3, r3, #1
 8007134:	429a      	cmp	r2, r3
 8007136:	d91f      	bls.n	8007178 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007138:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4413      	add	r3, r2
 800713e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007140:	69bb      	ldr	r3, [r7, #24]
 8007142:	f003 0307 	and.w	r3, r3, #7
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00a      	beq.n	8007160 <pvPortMalloc+0xf8>
	__asm volatile
 800714a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800714e:	f383 8811 	msr	BASEPRI, r3
 8007152:	f3bf 8f6f 	isb	sy
 8007156:	f3bf 8f4f 	dsb	sy
 800715a:	613b      	str	r3, [r7, #16]
}
 800715c:	bf00      	nop
 800715e:	e7fe      	b.n	800715e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007162:	685a      	ldr	r2, [r3, #4]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	1ad2      	subs	r2, r2, r3
 8007168:	69bb      	ldr	r3, [r7, #24]
 800716a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800716c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007172:	69b8      	ldr	r0, [r7, #24]
 8007174:	f000 f908 	bl	8007388 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007178:	4b1d      	ldr	r3, [pc, #116]	; (80071f0 <pvPortMalloc+0x188>)
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	1ad3      	subs	r3, r2, r3
 8007182:	4a1b      	ldr	r2, [pc, #108]	; (80071f0 <pvPortMalloc+0x188>)
 8007184:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007186:	4b1a      	ldr	r3, [pc, #104]	; (80071f0 <pvPortMalloc+0x188>)
 8007188:	681a      	ldr	r2, [r3, #0]
 800718a:	4b1b      	ldr	r3, [pc, #108]	; (80071f8 <pvPortMalloc+0x190>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	429a      	cmp	r2, r3
 8007190:	d203      	bcs.n	800719a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007192:	4b17      	ldr	r3, [pc, #92]	; (80071f0 <pvPortMalloc+0x188>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a18      	ldr	r2, [pc, #96]	; (80071f8 <pvPortMalloc+0x190>)
 8007198:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800719a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800719c:	685a      	ldr	r2, [r3, #4]
 800719e:	4b13      	ldr	r3, [pc, #76]	; (80071ec <pvPortMalloc+0x184>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	431a      	orrs	r2, r3
 80071a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80071a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071aa:	2200      	movs	r2, #0
 80071ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80071ae:	4b13      	ldr	r3, [pc, #76]	; (80071fc <pvPortMalloc+0x194>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	3301      	adds	r3, #1
 80071b4:	4a11      	ldr	r2, [pc, #68]	; (80071fc <pvPortMalloc+0x194>)
 80071b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80071b8:	f7fe fbfa 	bl	80059b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80071bc:	69fb      	ldr	r3, [r7, #28]
 80071be:	f003 0307 	and.w	r3, r3, #7
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00a      	beq.n	80071dc <pvPortMalloc+0x174>
	__asm volatile
 80071c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ca:	f383 8811 	msr	BASEPRI, r3
 80071ce:	f3bf 8f6f 	isb	sy
 80071d2:	f3bf 8f4f 	dsb	sy
 80071d6:	60fb      	str	r3, [r7, #12]
}
 80071d8:	bf00      	nop
 80071da:	e7fe      	b.n	80071da <pvPortMalloc+0x172>
	return pvReturn;
 80071dc:	69fb      	ldr	r3, [r7, #28]
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3728      	adds	r7, #40	; 0x28
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}
 80071e6:	bf00      	nop
 80071e8:	20004d38 	.word	0x20004d38
 80071ec:	20004d4c 	.word	0x20004d4c
 80071f0:	20004d3c 	.word	0x20004d3c
 80071f4:	20004d30 	.word	0x20004d30
 80071f8:	20004d40 	.word	0x20004d40
 80071fc:	20004d44 	.word	0x20004d44

08007200 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b086      	sub	sp, #24
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d04d      	beq.n	80072ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007212:	2308      	movs	r3, #8
 8007214:	425b      	negs	r3, r3
 8007216:	697a      	ldr	r2, [r7, #20]
 8007218:	4413      	add	r3, r2
 800721a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	685a      	ldr	r2, [r3, #4]
 8007224:	4b24      	ldr	r3, [pc, #144]	; (80072b8 <vPortFree+0xb8>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4013      	ands	r3, r2
 800722a:	2b00      	cmp	r3, #0
 800722c:	d10a      	bne.n	8007244 <vPortFree+0x44>
	__asm volatile
 800722e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007232:	f383 8811 	msr	BASEPRI, r3
 8007236:	f3bf 8f6f 	isb	sy
 800723a:	f3bf 8f4f 	dsb	sy
 800723e:	60fb      	str	r3, [r7, #12]
}
 8007240:	bf00      	nop
 8007242:	e7fe      	b.n	8007242 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d00a      	beq.n	8007262 <vPortFree+0x62>
	__asm volatile
 800724c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007250:	f383 8811 	msr	BASEPRI, r3
 8007254:	f3bf 8f6f 	isb	sy
 8007258:	f3bf 8f4f 	dsb	sy
 800725c:	60bb      	str	r3, [r7, #8]
}
 800725e:	bf00      	nop
 8007260:	e7fe      	b.n	8007260 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	685a      	ldr	r2, [r3, #4]
 8007266:	4b14      	ldr	r3, [pc, #80]	; (80072b8 <vPortFree+0xb8>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4013      	ands	r3, r2
 800726c:	2b00      	cmp	r3, #0
 800726e:	d01e      	beq.n	80072ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d11a      	bne.n	80072ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	685a      	ldr	r2, [r3, #4]
 800727c:	4b0e      	ldr	r3, [pc, #56]	; (80072b8 <vPortFree+0xb8>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	43db      	mvns	r3, r3
 8007282:	401a      	ands	r2, r3
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007288:	f7fe fb84 	bl	8005994 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	685a      	ldr	r2, [r3, #4]
 8007290:	4b0a      	ldr	r3, [pc, #40]	; (80072bc <vPortFree+0xbc>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4413      	add	r3, r2
 8007296:	4a09      	ldr	r2, [pc, #36]	; (80072bc <vPortFree+0xbc>)
 8007298:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800729a:	6938      	ldr	r0, [r7, #16]
 800729c:	f000 f874 	bl	8007388 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80072a0:	4b07      	ldr	r3, [pc, #28]	; (80072c0 <vPortFree+0xc0>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	3301      	adds	r3, #1
 80072a6:	4a06      	ldr	r2, [pc, #24]	; (80072c0 <vPortFree+0xc0>)
 80072a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80072aa:	f7fe fb81 	bl	80059b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80072ae:	bf00      	nop
 80072b0:	3718      	adds	r7, #24
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	20004d4c 	.word	0x20004d4c
 80072bc:	20004d3c 	.word	0x20004d3c
 80072c0:	20004d48 	.word	0x20004d48

080072c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80072c4:	b480      	push	{r7}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80072ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80072ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80072d0:	4b27      	ldr	r3, [pc, #156]	; (8007370 <prvHeapInit+0xac>)
 80072d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f003 0307 	and.w	r3, r3, #7
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d00c      	beq.n	80072f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	3307      	adds	r3, #7
 80072e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f023 0307 	bic.w	r3, r3, #7
 80072ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80072ec:	68ba      	ldr	r2, [r7, #8]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	1ad3      	subs	r3, r2, r3
 80072f2:	4a1f      	ldr	r2, [pc, #124]	; (8007370 <prvHeapInit+0xac>)
 80072f4:	4413      	add	r3, r2
 80072f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80072fc:	4a1d      	ldr	r2, [pc, #116]	; (8007374 <prvHeapInit+0xb0>)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007302:	4b1c      	ldr	r3, [pc, #112]	; (8007374 <prvHeapInit+0xb0>)
 8007304:	2200      	movs	r2, #0
 8007306:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	68ba      	ldr	r2, [r7, #8]
 800730c:	4413      	add	r3, r2
 800730e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007310:	2208      	movs	r2, #8
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	1a9b      	subs	r3, r3, r2
 8007316:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f023 0307 	bic.w	r3, r3, #7
 800731e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	4a15      	ldr	r2, [pc, #84]	; (8007378 <prvHeapInit+0xb4>)
 8007324:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007326:	4b14      	ldr	r3, [pc, #80]	; (8007378 <prvHeapInit+0xb4>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	2200      	movs	r2, #0
 800732c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800732e:	4b12      	ldr	r3, [pc, #72]	; (8007378 <prvHeapInit+0xb4>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	68fa      	ldr	r2, [r7, #12]
 800733e:	1ad2      	subs	r2, r2, r3
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007344:	4b0c      	ldr	r3, [pc, #48]	; (8007378 <prvHeapInit+0xb4>)
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	4a0a      	ldr	r2, [pc, #40]	; (800737c <prvHeapInit+0xb8>)
 8007352:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	4a09      	ldr	r2, [pc, #36]	; (8007380 <prvHeapInit+0xbc>)
 800735a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800735c:	4b09      	ldr	r3, [pc, #36]	; (8007384 <prvHeapInit+0xc0>)
 800735e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007362:	601a      	str	r2, [r3, #0]
}
 8007364:	bf00      	nop
 8007366:	3714      	adds	r7, #20
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr
 8007370:	20001130 	.word	0x20001130
 8007374:	20004d30 	.word	0x20004d30
 8007378:	20004d38 	.word	0x20004d38
 800737c:	20004d40 	.word	0x20004d40
 8007380:	20004d3c 	.word	0x20004d3c
 8007384:	20004d4c 	.word	0x20004d4c

08007388 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007388:	b480      	push	{r7}
 800738a:	b085      	sub	sp, #20
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007390:	4b28      	ldr	r3, [pc, #160]	; (8007434 <prvInsertBlockIntoFreeList+0xac>)
 8007392:	60fb      	str	r3, [r7, #12]
 8007394:	e002      	b.n	800739c <prvInsertBlockIntoFreeList+0x14>
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	60fb      	str	r3, [r7, #12]
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d8f7      	bhi.n	8007396 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	68ba      	ldr	r2, [r7, #8]
 80073b0:	4413      	add	r3, r2
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d108      	bne.n	80073ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	685a      	ldr	r2, [r3, #4]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	441a      	add	r2, r3
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	68ba      	ldr	r2, [r7, #8]
 80073d4:	441a      	add	r2, r3
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d118      	bne.n	8007410 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	4b15      	ldr	r3, [pc, #84]	; (8007438 <prvInsertBlockIntoFreeList+0xb0>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d00d      	beq.n	8007406 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	685a      	ldr	r2, [r3, #4]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	441a      	add	r2, r3
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	681a      	ldr	r2, [r3, #0]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	601a      	str	r2, [r3, #0]
 8007404:	e008      	b.n	8007418 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007406:	4b0c      	ldr	r3, [pc, #48]	; (8007438 <prvInsertBlockIntoFreeList+0xb0>)
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	601a      	str	r2, [r3, #0]
 800740e:	e003      	b.n	8007418 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007418:	68fa      	ldr	r2, [r7, #12]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	429a      	cmp	r2, r3
 800741e:	d002      	beq.n	8007426 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007426:	bf00      	nop
 8007428:	3714      	adds	r7, #20
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop
 8007434:	20004d30 	.word	0x20004d30
 8007438:	20004d38 	.word	0x20004d38

0800743c <__errno>:
 800743c:	4b01      	ldr	r3, [pc, #4]	; (8007444 <__errno+0x8>)
 800743e:	6818      	ldr	r0, [r3, #0]
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	20000010 	.word	0x20000010

08007448 <std>:
 8007448:	2300      	movs	r3, #0
 800744a:	b510      	push	{r4, lr}
 800744c:	4604      	mov	r4, r0
 800744e:	e9c0 3300 	strd	r3, r3, [r0]
 8007452:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007456:	6083      	str	r3, [r0, #8]
 8007458:	8181      	strh	r1, [r0, #12]
 800745a:	6643      	str	r3, [r0, #100]	; 0x64
 800745c:	81c2      	strh	r2, [r0, #14]
 800745e:	6183      	str	r3, [r0, #24]
 8007460:	4619      	mov	r1, r3
 8007462:	2208      	movs	r2, #8
 8007464:	305c      	adds	r0, #92	; 0x5c
 8007466:	f000 f91a 	bl	800769e <memset>
 800746a:	4b05      	ldr	r3, [pc, #20]	; (8007480 <std+0x38>)
 800746c:	6263      	str	r3, [r4, #36]	; 0x24
 800746e:	4b05      	ldr	r3, [pc, #20]	; (8007484 <std+0x3c>)
 8007470:	62a3      	str	r3, [r4, #40]	; 0x28
 8007472:	4b05      	ldr	r3, [pc, #20]	; (8007488 <std+0x40>)
 8007474:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007476:	4b05      	ldr	r3, [pc, #20]	; (800748c <std+0x44>)
 8007478:	6224      	str	r4, [r4, #32]
 800747a:	6323      	str	r3, [r4, #48]	; 0x30
 800747c:	bd10      	pop	{r4, pc}
 800747e:	bf00      	nop
 8007480:	080081e1 	.word	0x080081e1
 8007484:	08008203 	.word	0x08008203
 8007488:	0800823b 	.word	0x0800823b
 800748c:	0800825f 	.word	0x0800825f

08007490 <_cleanup_r>:
 8007490:	4901      	ldr	r1, [pc, #4]	; (8007498 <_cleanup_r+0x8>)
 8007492:	f000 b8af 	b.w	80075f4 <_fwalk_reent>
 8007496:	bf00      	nop
 8007498:	080090b1 	.word	0x080090b1

0800749c <__sfmoreglue>:
 800749c:	b570      	push	{r4, r5, r6, lr}
 800749e:	2268      	movs	r2, #104	; 0x68
 80074a0:	1e4d      	subs	r5, r1, #1
 80074a2:	4355      	muls	r5, r2
 80074a4:	460e      	mov	r6, r1
 80074a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80074aa:	f000 f921 	bl	80076f0 <_malloc_r>
 80074ae:	4604      	mov	r4, r0
 80074b0:	b140      	cbz	r0, 80074c4 <__sfmoreglue+0x28>
 80074b2:	2100      	movs	r1, #0
 80074b4:	e9c0 1600 	strd	r1, r6, [r0]
 80074b8:	300c      	adds	r0, #12
 80074ba:	60a0      	str	r0, [r4, #8]
 80074bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80074c0:	f000 f8ed 	bl	800769e <memset>
 80074c4:	4620      	mov	r0, r4
 80074c6:	bd70      	pop	{r4, r5, r6, pc}

080074c8 <__sfp_lock_acquire>:
 80074c8:	4801      	ldr	r0, [pc, #4]	; (80074d0 <__sfp_lock_acquire+0x8>)
 80074ca:	f000 b8d8 	b.w	800767e <__retarget_lock_acquire_recursive>
 80074ce:	bf00      	nop
 80074d0:	20004d51 	.word	0x20004d51

080074d4 <__sfp_lock_release>:
 80074d4:	4801      	ldr	r0, [pc, #4]	; (80074dc <__sfp_lock_release+0x8>)
 80074d6:	f000 b8d3 	b.w	8007680 <__retarget_lock_release_recursive>
 80074da:	bf00      	nop
 80074dc:	20004d51 	.word	0x20004d51

080074e0 <__sinit_lock_acquire>:
 80074e0:	4801      	ldr	r0, [pc, #4]	; (80074e8 <__sinit_lock_acquire+0x8>)
 80074e2:	f000 b8cc 	b.w	800767e <__retarget_lock_acquire_recursive>
 80074e6:	bf00      	nop
 80074e8:	20004d52 	.word	0x20004d52

080074ec <__sinit_lock_release>:
 80074ec:	4801      	ldr	r0, [pc, #4]	; (80074f4 <__sinit_lock_release+0x8>)
 80074ee:	f000 b8c7 	b.w	8007680 <__retarget_lock_release_recursive>
 80074f2:	bf00      	nop
 80074f4:	20004d52 	.word	0x20004d52

080074f8 <__sinit>:
 80074f8:	b510      	push	{r4, lr}
 80074fa:	4604      	mov	r4, r0
 80074fc:	f7ff fff0 	bl	80074e0 <__sinit_lock_acquire>
 8007500:	69a3      	ldr	r3, [r4, #24]
 8007502:	b11b      	cbz	r3, 800750c <__sinit+0x14>
 8007504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007508:	f7ff bff0 	b.w	80074ec <__sinit_lock_release>
 800750c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007510:	6523      	str	r3, [r4, #80]	; 0x50
 8007512:	4b13      	ldr	r3, [pc, #76]	; (8007560 <__sinit+0x68>)
 8007514:	4a13      	ldr	r2, [pc, #76]	; (8007564 <__sinit+0x6c>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	62a2      	str	r2, [r4, #40]	; 0x28
 800751a:	42a3      	cmp	r3, r4
 800751c:	bf04      	itt	eq
 800751e:	2301      	moveq	r3, #1
 8007520:	61a3      	streq	r3, [r4, #24]
 8007522:	4620      	mov	r0, r4
 8007524:	f000 f820 	bl	8007568 <__sfp>
 8007528:	6060      	str	r0, [r4, #4]
 800752a:	4620      	mov	r0, r4
 800752c:	f000 f81c 	bl	8007568 <__sfp>
 8007530:	60a0      	str	r0, [r4, #8]
 8007532:	4620      	mov	r0, r4
 8007534:	f000 f818 	bl	8007568 <__sfp>
 8007538:	2200      	movs	r2, #0
 800753a:	60e0      	str	r0, [r4, #12]
 800753c:	2104      	movs	r1, #4
 800753e:	6860      	ldr	r0, [r4, #4]
 8007540:	f7ff ff82 	bl	8007448 <std>
 8007544:	68a0      	ldr	r0, [r4, #8]
 8007546:	2201      	movs	r2, #1
 8007548:	2109      	movs	r1, #9
 800754a:	f7ff ff7d 	bl	8007448 <std>
 800754e:	68e0      	ldr	r0, [r4, #12]
 8007550:	2202      	movs	r2, #2
 8007552:	2112      	movs	r1, #18
 8007554:	f7ff ff78 	bl	8007448 <std>
 8007558:	2301      	movs	r3, #1
 800755a:	61a3      	str	r3, [r4, #24]
 800755c:	e7d2      	b.n	8007504 <__sinit+0xc>
 800755e:	bf00      	nop
 8007560:	0800a470 	.word	0x0800a470
 8007564:	08007491 	.word	0x08007491

08007568 <__sfp>:
 8007568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800756a:	4607      	mov	r7, r0
 800756c:	f7ff ffac 	bl	80074c8 <__sfp_lock_acquire>
 8007570:	4b1e      	ldr	r3, [pc, #120]	; (80075ec <__sfp+0x84>)
 8007572:	681e      	ldr	r6, [r3, #0]
 8007574:	69b3      	ldr	r3, [r6, #24]
 8007576:	b913      	cbnz	r3, 800757e <__sfp+0x16>
 8007578:	4630      	mov	r0, r6
 800757a:	f7ff ffbd 	bl	80074f8 <__sinit>
 800757e:	3648      	adds	r6, #72	; 0x48
 8007580:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007584:	3b01      	subs	r3, #1
 8007586:	d503      	bpl.n	8007590 <__sfp+0x28>
 8007588:	6833      	ldr	r3, [r6, #0]
 800758a:	b30b      	cbz	r3, 80075d0 <__sfp+0x68>
 800758c:	6836      	ldr	r6, [r6, #0]
 800758e:	e7f7      	b.n	8007580 <__sfp+0x18>
 8007590:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007594:	b9d5      	cbnz	r5, 80075cc <__sfp+0x64>
 8007596:	4b16      	ldr	r3, [pc, #88]	; (80075f0 <__sfp+0x88>)
 8007598:	60e3      	str	r3, [r4, #12]
 800759a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800759e:	6665      	str	r5, [r4, #100]	; 0x64
 80075a0:	f000 f86c 	bl	800767c <__retarget_lock_init_recursive>
 80075a4:	f7ff ff96 	bl	80074d4 <__sfp_lock_release>
 80075a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80075ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80075b0:	6025      	str	r5, [r4, #0]
 80075b2:	61a5      	str	r5, [r4, #24]
 80075b4:	2208      	movs	r2, #8
 80075b6:	4629      	mov	r1, r5
 80075b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80075bc:	f000 f86f 	bl	800769e <memset>
 80075c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80075c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80075c8:	4620      	mov	r0, r4
 80075ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075cc:	3468      	adds	r4, #104	; 0x68
 80075ce:	e7d9      	b.n	8007584 <__sfp+0x1c>
 80075d0:	2104      	movs	r1, #4
 80075d2:	4638      	mov	r0, r7
 80075d4:	f7ff ff62 	bl	800749c <__sfmoreglue>
 80075d8:	4604      	mov	r4, r0
 80075da:	6030      	str	r0, [r6, #0]
 80075dc:	2800      	cmp	r0, #0
 80075de:	d1d5      	bne.n	800758c <__sfp+0x24>
 80075e0:	f7ff ff78 	bl	80074d4 <__sfp_lock_release>
 80075e4:	230c      	movs	r3, #12
 80075e6:	603b      	str	r3, [r7, #0]
 80075e8:	e7ee      	b.n	80075c8 <__sfp+0x60>
 80075ea:	bf00      	nop
 80075ec:	0800a470 	.word	0x0800a470
 80075f0:	ffff0001 	.word	0xffff0001

080075f4 <_fwalk_reent>:
 80075f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075f8:	4606      	mov	r6, r0
 80075fa:	4688      	mov	r8, r1
 80075fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007600:	2700      	movs	r7, #0
 8007602:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007606:	f1b9 0901 	subs.w	r9, r9, #1
 800760a:	d505      	bpl.n	8007618 <_fwalk_reent+0x24>
 800760c:	6824      	ldr	r4, [r4, #0]
 800760e:	2c00      	cmp	r4, #0
 8007610:	d1f7      	bne.n	8007602 <_fwalk_reent+0xe>
 8007612:	4638      	mov	r0, r7
 8007614:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007618:	89ab      	ldrh	r3, [r5, #12]
 800761a:	2b01      	cmp	r3, #1
 800761c:	d907      	bls.n	800762e <_fwalk_reent+0x3a>
 800761e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007622:	3301      	adds	r3, #1
 8007624:	d003      	beq.n	800762e <_fwalk_reent+0x3a>
 8007626:	4629      	mov	r1, r5
 8007628:	4630      	mov	r0, r6
 800762a:	47c0      	blx	r8
 800762c:	4307      	orrs	r7, r0
 800762e:	3568      	adds	r5, #104	; 0x68
 8007630:	e7e9      	b.n	8007606 <_fwalk_reent+0x12>
	...

08007634 <__libc_init_array>:
 8007634:	b570      	push	{r4, r5, r6, lr}
 8007636:	4d0d      	ldr	r5, [pc, #52]	; (800766c <__libc_init_array+0x38>)
 8007638:	4c0d      	ldr	r4, [pc, #52]	; (8007670 <__libc_init_array+0x3c>)
 800763a:	1b64      	subs	r4, r4, r5
 800763c:	10a4      	asrs	r4, r4, #2
 800763e:	2600      	movs	r6, #0
 8007640:	42a6      	cmp	r6, r4
 8007642:	d109      	bne.n	8007658 <__libc_init_array+0x24>
 8007644:	4d0b      	ldr	r5, [pc, #44]	; (8007674 <__libc_init_array+0x40>)
 8007646:	4c0c      	ldr	r4, [pc, #48]	; (8007678 <__libc_init_array+0x44>)
 8007648:	f002 fe78 	bl	800a33c <_init>
 800764c:	1b64      	subs	r4, r4, r5
 800764e:	10a4      	asrs	r4, r4, #2
 8007650:	2600      	movs	r6, #0
 8007652:	42a6      	cmp	r6, r4
 8007654:	d105      	bne.n	8007662 <__libc_init_array+0x2e>
 8007656:	bd70      	pop	{r4, r5, r6, pc}
 8007658:	f855 3b04 	ldr.w	r3, [r5], #4
 800765c:	4798      	blx	r3
 800765e:	3601      	adds	r6, #1
 8007660:	e7ee      	b.n	8007640 <__libc_init_array+0xc>
 8007662:	f855 3b04 	ldr.w	r3, [r5], #4
 8007666:	4798      	blx	r3
 8007668:	3601      	adds	r6, #1
 800766a:	e7f2      	b.n	8007652 <__libc_init_array+0x1e>
 800766c:	0800a7f4 	.word	0x0800a7f4
 8007670:	0800a7f4 	.word	0x0800a7f4
 8007674:	0800a7f4 	.word	0x0800a7f4
 8007678:	0800a7f8 	.word	0x0800a7f8

0800767c <__retarget_lock_init_recursive>:
 800767c:	4770      	bx	lr

0800767e <__retarget_lock_acquire_recursive>:
 800767e:	4770      	bx	lr

08007680 <__retarget_lock_release_recursive>:
 8007680:	4770      	bx	lr

08007682 <memcpy>:
 8007682:	440a      	add	r2, r1
 8007684:	4291      	cmp	r1, r2
 8007686:	f100 33ff 	add.w	r3, r0, #4294967295
 800768a:	d100      	bne.n	800768e <memcpy+0xc>
 800768c:	4770      	bx	lr
 800768e:	b510      	push	{r4, lr}
 8007690:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007694:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007698:	4291      	cmp	r1, r2
 800769a:	d1f9      	bne.n	8007690 <memcpy+0xe>
 800769c:	bd10      	pop	{r4, pc}

0800769e <memset>:
 800769e:	4402      	add	r2, r0
 80076a0:	4603      	mov	r3, r0
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d100      	bne.n	80076a8 <memset+0xa>
 80076a6:	4770      	bx	lr
 80076a8:	f803 1b01 	strb.w	r1, [r3], #1
 80076ac:	e7f9      	b.n	80076a2 <memset+0x4>
	...

080076b0 <sbrk_aligned>:
 80076b0:	b570      	push	{r4, r5, r6, lr}
 80076b2:	4e0e      	ldr	r6, [pc, #56]	; (80076ec <sbrk_aligned+0x3c>)
 80076b4:	460c      	mov	r4, r1
 80076b6:	6831      	ldr	r1, [r6, #0]
 80076b8:	4605      	mov	r5, r0
 80076ba:	b911      	cbnz	r1, 80076c2 <sbrk_aligned+0x12>
 80076bc:	f000 fd60 	bl	8008180 <_sbrk_r>
 80076c0:	6030      	str	r0, [r6, #0]
 80076c2:	4621      	mov	r1, r4
 80076c4:	4628      	mov	r0, r5
 80076c6:	f000 fd5b 	bl	8008180 <_sbrk_r>
 80076ca:	1c43      	adds	r3, r0, #1
 80076cc:	d00a      	beq.n	80076e4 <sbrk_aligned+0x34>
 80076ce:	1cc4      	adds	r4, r0, #3
 80076d0:	f024 0403 	bic.w	r4, r4, #3
 80076d4:	42a0      	cmp	r0, r4
 80076d6:	d007      	beq.n	80076e8 <sbrk_aligned+0x38>
 80076d8:	1a21      	subs	r1, r4, r0
 80076da:	4628      	mov	r0, r5
 80076dc:	f000 fd50 	bl	8008180 <_sbrk_r>
 80076e0:	3001      	adds	r0, #1
 80076e2:	d101      	bne.n	80076e8 <sbrk_aligned+0x38>
 80076e4:	f04f 34ff 	mov.w	r4, #4294967295
 80076e8:	4620      	mov	r0, r4
 80076ea:	bd70      	pop	{r4, r5, r6, pc}
 80076ec:	20004d58 	.word	0x20004d58

080076f0 <_malloc_r>:
 80076f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076f4:	1ccd      	adds	r5, r1, #3
 80076f6:	f025 0503 	bic.w	r5, r5, #3
 80076fa:	3508      	adds	r5, #8
 80076fc:	2d0c      	cmp	r5, #12
 80076fe:	bf38      	it	cc
 8007700:	250c      	movcc	r5, #12
 8007702:	2d00      	cmp	r5, #0
 8007704:	4607      	mov	r7, r0
 8007706:	db01      	blt.n	800770c <_malloc_r+0x1c>
 8007708:	42a9      	cmp	r1, r5
 800770a:	d905      	bls.n	8007718 <_malloc_r+0x28>
 800770c:	230c      	movs	r3, #12
 800770e:	603b      	str	r3, [r7, #0]
 8007710:	2600      	movs	r6, #0
 8007712:	4630      	mov	r0, r6
 8007714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007718:	4e2e      	ldr	r6, [pc, #184]	; (80077d4 <_malloc_r+0xe4>)
 800771a:	f001 fd23 	bl	8009164 <__malloc_lock>
 800771e:	6833      	ldr	r3, [r6, #0]
 8007720:	461c      	mov	r4, r3
 8007722:	bb34      	cbnz	r4, 8007772 <_malloc_r+0x82>
 8007724:	4629      	mov	r1, r5
 8007726:	4638      	mov	r0, r7
 8007728:	f7ff ffc2 	bl	80076b0 <sbrk_aligned>
 800772c:	1c43      	adds	r3, r0, #1
 800772e:	4604      	mov	r4, r0
 8007730:	d14d      	bne.n	80077ce <_malloc_r+0xde>
 8007732:	6834      	ldr	r4, [r6, #0]
 8007734:	4626      	mov	r6, r4
 8007736:	2e00      	cmp	r6, #0
 8007738:	d140      	bne.n	80077bc <_malloc_r+0xcc>
 800773a:	6823      	ldr	r3, [r4, #0]
 800773c:	4631      	mov	r1, r6
 800773e:	4638      	mov	r0, r7
 8007740:	eb04 0803 	add.w	r8, r4, r3
 8007744:	f000 fd1c 	bl	8008180 <_sbrk_r>
 8007748:	4580      	cmp	r8, r0
 800774a:	d13a      	bne.n	80077c2 <_malloc_r+0xd2>
 800774c:	6821      	ldr	r1, [r4, #0]
 800774e:	3503      	adds	r5, #3
 8007750:	1a6d      	subs	r5, r5, r1
 8007752:	f025 0503 	bic.w	r5, r5, #3
 8007756:	3508      	adds	r5, #8
 8007758:	2d0c      	cmp	r5, #12
 800775a:	bf38      	it	cc
 800775c:	250c      	movcc	r5, #12
 800775e:	4629      	mov	r1, r5
 8007760:	4638      	mov	r0, r7
 8007762:	f7ff ffa5 	bl	80076b0 <sbrk_aligned>
 8007766:	3001      	adds	r0, #1
 8007768:	d02b      	beq.n	80077c2 <_malloc_r+0xd2>
 800776a:	6823      	ldr	r3, [r4, #0]
 800776c:	442b      	add	r3, r5
 800776e:	6023      	str	r3, [r4, #0]
 8007770:	e00e      	b.n	8007790 <_malloc_r+0xa0>
 8007772:	6822      	ldr	r2, [r4, #0]
 8007774:	1b52      	subs	r2, r2, r5
 8007776:	d41e      	bmi.n	80077b6 <_malloc_r+0xc6>
 8007778:	2a0b      	cmp	r2, #11
 800777a:	d916      	bls.n	80077aa <_malloc_r+0xba>
 800777c:	1961      	adds	r1, r4, r5
 800777e:	42a3      	cmp	r3, r4
 8007780:	6025      	str	r5, [r4, #0]
 8007782:	bf18      	it	ne
 8007784:	6059      	strne	r1, [r3, #4]
 8007786:	6863      	ldr	r3, [r4, #4]
 8007788:	bf08      	it	eq
 800778a:	6031      	streq	r1, [r6, #0]
 800778c:	5162      	str	r2, [r4, r5]
 800778e:	604b      	str	r3, [r1, #4]
 8007790:	4638      	mov	r0, r7
 8007792:	f104 060b 	add.w	r6, r4, #11
 8007796:	f001 fceb 	bl	8009170 <__malloc_unlock>
 800779a:	f026 0607 	bic.w	r6, r6, #7
 800779e:	1d23      	adds	r3, r4, #4
 80077a0:	1af2      	subs	r2, r6, r3
 80077a2:	d0b6      	beq.n	8007712 <_malloc_r+0x22>
 80077a4:	1b9b      	subs	r3, r3, r6
 80077a6:	50a3      	str	r3, [r4, r2]
 80077a8:	e7b3      	b.n	8007712 <_malloc_r+0x22>
 80077aa:	6862      	ldr	r2, [r4, #4]
 80077ac:	42a3      	cmp	r3, r4
 80077ae:	bf0c      	ite	eq
 80077b0:	6032      	streq	r2, [r6, #0]
 80077b2:	605a      	strne	r2, [r3, #4]
 80077b4:	e7ec      	b.n	8007790 <_malloc_r+0xa0>
 80077b6:	4623      	mov	r3, r4
 80077b8:	6864      	ldr	r4, [r4, #4]
 80077ba:	e7b2      	b.n	8007722 <_malloc_r+0x32>
 80077bc:	4634      	mov	r4, r6
 80077be:	6876      	ldr	r6, [r6, #4]
 80077c0:	e7b9      	b.n	8007736 <_malloc_r+0x46>
 80077c2:	230c      	movs	r3, #12
 80077c4:	603b      	str	r3, [r7, #0]
 80077c6:	4638      	mov	r0, r7
 80077c8:	f001 fcd2 	bl	8009170 <__malloc_unlock>
 80077cc:	e7a1      	b.n	8007712 <_malloc_r+0x22>
 80077ce:	6025      	str	r5, [r4, #0]
 80077d0:	e7de      	b.n	8007790 <_malloc_r+0xa0>
 80077d2:	bf00      	nop
 80077d4:	20004d54 	.word	0x20004d54

080077d8 <__cvt>:
 80077d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077dc:	ec55 4b10 	vmov	r4, r5, d0
 80077e0:	2d00      	cmp	r5, #0
 80077e2:	460e      	mov	r6, r1
 80077e4:	4619      	mov	r1, r3
 80077e6:	462b      	mov	r3, r5
 80077e8:	bfbb      	ittet	lt
 80077ea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80077ee:	461d      	movlt	r5, r3
 80077f0:	2300      	movge	r3, #0
 80077f2:	232d      	movlt	r3, #45	; 0x2d
 80077f4:	700b      	strb	r3, [r1, #0]
 80077f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077f8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80077fc:	4691      	mov	r9, r2
 80077fe:	f023 0820 	bic.w	r8, r3, #32
 8007802:	bfbc      	itt	lt
 8007804:	4622      	movlt	r2, r4
 8007806:	4614      	movlt	r4, r2
 8007808:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800780c:	d005      	beq.n	800781a <__cvt+0x42>
 800780e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007812:	d100      	bne.n	8007816 <__cvt+0x3e>
 8007814:	3601      	adds	r6, #1
 8007816:	2102      	movs	r1, #2
 8007818:	e000      	b.n	800781c <__cvt+0x44>
 800781a:	2103      	movs	r1, #3
 800781c:	ab03      	add	r3, sp, #12
 800781e:	9301      	str	r3, [sp, #4]
 8007820:	ab02      	add	r3, sp, #8
 8007822:	9300      	str	r3, [sp, #0]
 8007824:	ec45 4b10 	vmov	d0, r4, r5
 8007828:	4653      	mov	r3, sl
 800782a:	4632      	mov	r2, r6
 800782c:	f000 fdcc 	bl	80083c8 <_dtoa_r>
 8007830:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007834:	4607      	mov	r7, r0
 8007836:	d102      	bne.n	800783e <__cvt+0x66>
 8007838:	f019 0f01 	tst.w	r9, #1
 800783c:	d022      	beq.n	8007884 <__cvt+0xac>
 800783e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007842:	eb07 0906 	add.w	r9, r7, r6
 8007846:	d110      	bne.n	800786a <__cvt+0x92>
 8007848:	783b      	ldrb	r3, [r7, #0]
 800784a:	2b30      	cmp	r3, #48	; 0x30
 800784c:	d10a      	bne.n	8007864 <__cvt+0x8c>
 800784e:	2200      	movs	r2, #0
 8007850:	2300      	movs	r3, #0
 8007852:	4620      	mov	r0, r4
 8007854:	4629      	mov	r1, r5
 8007856:	f7f9 f93f 	bl	8000ad8 <__aeabi_dcmpeq>
 800785a:	b918      	cbnz	r0, 8007864 <__cvt+0x8c>
 800785c:	f1c6 0601 	rsb	r6, r6, #1
 8007860:	f8ca 6000 	str.w	r6, [sl]
 8007864:	f8da 3000 	ldr.w	r3, [sl]
 8007868:	4499      	add	r9, r3
 800786a:	2200      	movs	r2, #0
 800786c:	2300      	movs	r3, #0
 800786e:	4620      	mov	r0, r4
 8007870:	4629      	mov	r1, r5
 8007872:	f7f9 f931 	bl	8000ad8 <__aeabi_dcmpeq>
 8007876:	b108      	cbz	r0, 800787c <__cvt+0xa4>
 8007878:	f8cd 900c 	str.w	r9, [sp, #12]
 800787c:	2230      	movs	r2, #48	; 0x30
 800787e:	9b03      	ldr	r3, [sp, #12]
 8007880:	454b      	cmp	r3, r9
 8007882:	d307      	bcc.n	8007894 <__cvt+0xbc>
 8007884:	9b03      	ldr	r3, [sp, #12]
 8007886:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007888:	1bdb      	subs	r3, r3, r7
 800788a:	4638      	mov	r0, r7
 800788c:	6013      	str	r3, [r2, #0]
 800788e:	b004      	add	sp, #16
 8007890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007894:	1c59      	adds	r1, r3, #1
 8007896:	9103      	str	r1, [sp, #12]
 8007898:	701a      	strb	r2, [r3, #0]
 800789a:	e7f0      	b.n	800787e <__cvt+0xa6>

0800789c <__exponent>:
 800789c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800789e:	4603      	mov	r3, r0
 80078a0:	2900      	cmp	r1, #0
 80078a2:	bfb8      	it	lt
 80078a4:	4249      	neglt	r1, r1
 80078a6:	f803 2b02 	strb.w	r2, [r3], #2
 80078aa:	bfb4      	ite	lt
 80078ac:	222d      	movlt	r2, #45	; 0x2d
 80078ae:	222b      	movge	r2, #43	; 0x2b
 80078b0:	2909      	cmp	r1, #9
 80078b2:	7042      	strb	r2, [r0, #1]
 80078b4:	dd2a      	ble.n	800790c <__exponent+0x70>
 80078b6:	f10d 0407 	add.w	r4, sp, #7
 80078ba:	46a4      	mov	ip, r4
 80078bc:	270a      	movs	r7, #10
 80078be:	46a6      	mov	lr, r4
 80078c0:	460a      	mov	r2, r1
 80078c2:	fb91 f6f7 	sdiv	r6, r1, r7
 80078c6:	fb07 1516 	mls	r5, r7, r6, r1
 80078ca:	3530      	adds	r5, #48	; 0x30
 80078cc:	2a63      	cmp	r2, #99	; 0x63
 80078ce:	f104 34ff 	add.w	r4, r4, #4294967295
 80078d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80078d6:	4631      	mov	r1, r6
 80078d8:	dcf1      	bgt.n	80078be <__exponent+0x22>
 80078da:	3130      	adds	r1, #48	; 0x30
 80078dc:	f1ae 0502 	sub.w	r5, lr, #2
 80078e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80078e4:	1c44      	adds	r4, r0, #1
 80078e6:	4629      	mov	r1, r5
 80078e8:	4561      	cmp	r1, ip
 80078ea:	d30a      	bcc.n	8007902 <__exponent+0x66>
 80078ec:	f10d 0209 	add.w	r2, sp, #9
 80078f0:	eba2 020e 	sub.w	r2, r2, lr
 80078f4:	4565      	cmp	r5, ip
 80078f6:	bf88      	it	hi
 80078f8:	2200      	movhi	r2, #0
 80078fa:	4413      	add	r3, r2
 80078fc:	1a18      	subs	r0, r3, r0
 80078fe:	b003      	add	sp, #12
 8007900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007902:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007906:	f804 2f01 	strb.w	r2, [r4, #1]!
 800790a:	e7ed      	b.n	80078e8 <__exponent+0x4c>
 800790c:	2330      	movs	r3, #48	; 0x30
 800790e:	3130      	adds	r1, #48	; 0x30
 8007910:	7083      	strb	r3, [r0, #2]
 8007912:	70c1      	strb	r1, [r0, #3]
 8007914:	1d03      	adds	r3, r0, #4
 8007916:	e7f1      	b.n	80078fc <__exponent+0x60>

08007918 <_printf_float>:
 8007918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800791c:	ed2d 8b02 	vpush	{d8}
 8007920:	b08d      	sub	sp, #52	; 0x34
 8007922:	460c      	mov	r4, r1
 8007924:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007928:	4616      	mov	r6, r2
 800792a:	461f      	mov	r7, r3
 800792c:	4605      	mov	r5, r0
 800792e:	f001 fbfb 	bl	8009128 <_localeconv_r>
 8007932:	f8d0 a000 	ldr.w	sl, [r0]
 8007936:	4650      	mov	r0, sl
 8007938:	f7f8 fc52 	bl	80001e0 <strlen>
 800793c:	2300      	movs	r3, #0
 800793e:	930a      	str	r3, [sp, #40]	; 0x28
 8007940:	6823      	ldr	r3, [r4, #0]
 8007942:	9305      	str	r3, [sp, #20]
 8007944:	f8d8 3000 	ldr.w	r3, [r8]
 8007948:	f894 b018 	ldrb.w	fp, [r4, #24]
 800794c:	3307      	adds	r3, #7
 800794e:	f023 0307 	bic.w	r3, r3, #7
 8007952:	f103 0208 	add.w	r2, r3, #8
 8007956:	f8c8 2000 	str.w	r2, [r8]
 800795a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007962:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007966:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800796a:	9307      	str	r3, [sp, #28]
 800796c:	f8cd 8018 	str.w	r8, [sp, #24]
 8007970:	ee08 0a10 	vmov	s16, r0
 8007974:	4b9f      	ldr	r3, [pc, #636]	; (8007bf4 <_printf_float+0x2dc>)
 8007976:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800797a:	f04f 32ff 	mov.w	r2, #4294967295
 800797e:	f7f9 f8dd 	bl	8000b3c <__aeabi_dcmpun>
 8007982:	bb88      	cbnz	r0, 80079e8 <_printf_float+0xd0>
 8007984:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007988:	4b9a      	ldr	r3, [pc, #616]	; (8007bf4 <_printf_float+0x2dc>)
 800798a:	f04f 32ff 	mov.w	r2, #4294967295
 800798e:	f7f9 f8b7 	bl	8000b00 <__aeabi_dcmple>
 8007992:	bb48      	cbnz	r0, 80079e8 <_printf_float+0xd0>
 8007994:	2200      	movs	r2, #0
 8007996:	2300      	movs	r3, #0
 8007998:	4640      	mov	r0, r8
 800799a:	4649      	mov	r1, r9
 800799c:	f7f9 f8a6 	bl	8000aec <__aeabi_dcmplt>
 80079a0:	b110      	cbz	r0, 80079a8 <_printf_float+0x90>
 80079a2:	232d      	movs	r3, #45	; 0x2d
 80079a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079a8:	4b93      	ldr	r3, [pc, #588]	; (8007bf8 <_printf_float+0x2e0>)
 80079aa:	4894      	ldr	r0, [pc, #592]	; (8007bfc <_printf_float+0x2e4>)
 80079ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80079b0:	bf94      	ite	ls
 80079b2:	4698      	movls	r8, r3
 80079b4:	4680      	movhi	r8, r0
 80079b6:	2303      	movs	r3, #3
 80079b8:	6123      	str	r3, [r4, #16]
 80079ba:	9b05      	ldr	r3, [sp, #20]
 80079bc:	f023 0204 	bic.w	r2, r3, #4
 80079c0:	6022      	str	r2, [r4, #0]
 80079c2:	f04f 0900 	mov.w	r9, #0
 80079c6:	9700      	str	r7, [sp, #0]
 80079c8:	4633      	mov	r3, r6
 80079ca:	aa0b      	add	r2, sp, #44	; 0x2c
 80079cc:	4621      	mov	r1, r4
 80079ce:	4628      	mov	r0, r5
 80079d0:	f000 f9d8 	bl	8007d84 <_printf_common>
 80079d4:	3001      	adds	r0, #1
 80079d6:	f040 8090 	bne.w	8007afa <_printf_float+0x1e2>
 80079da:	f04f 30ff 	mov.w	r0, #4294967295
 80079de:	b00d      	add	sp, #52	; 0x34
 80079e0:	ecbd 8b02 	vpop	{d8}
 80079e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e8:	4642      	mov	r2, r8
 80079ea:	464b      	mov	r3, r9
 80079ec:	4640      	mov	r0, r8
 80079ee:	4649      	mov	r1, r9
 80079f0:	f7f9 f8a4 	bl	8000b3c <__aeabi_dcmpun>
 80079f4:	b140      	cbz	r0, 8007a08 <_printf_float+0xf0>
 80079f6:	464b      	mov	r3, r9
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	bfbc      	itt	lt
 80079fc:	232d      	movlt	r3, #45	; 0x2d
 80079fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007a02:	487f      	ldr	r0, [pc, #508]	; (8007c00 <_printf_float+0x2e8>)
 8007a04:	4b7f      	ldr	r3, [pc, #508]	; (8007c04 <_printf_float+0x2ec>)
 8007a06:	e7d1      	b.n	80079ac <_printf_float+0x94>
 8007a08:	6863      	ldr	r3, [r4, #4]
 8007a0a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007a0e:	9206      	str	r2, [sp, #24]
 8007a10:	1c5a      	adds	r2, r3, #1
 8007a12:	d13f      	bne.n	8007a94 <_printf_float+0x17c>
 8007a14:	2306      	movs	r3, #6
 8007a16:	6063      	str	r3, [r4, #4]
 8007a18:	9b05      	ldr	r3, [sp, #20]
 8007a1a:	6861      	ldr	r1, [r4, #4]
 8007a1c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007a20:	2300      	movs	r3, #0
 8007a22:	9303      	str	r3, [sp, #12]
 8007a24:	ab0a      	add	r3, sp, #40	; 0x28
 8007a26:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007a2a:	ab09      	add	r3, sp, #36	; 0x24
 8007a2c:	ec49 8b10 	vmov	d0, r8, r9
 8007a30:	9300      	str	r3, [sp, #0]
 8007a32:	6022      	str	r2, [r4, #0]
 8007a34:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007a38:	4628      	mov	r0, r5
 8007a3a:	f7ff fecd 	bl	80077d8 <__cvt>
 8007a3e:	9b06      	ldr	r3, [sp, #24]
 8007a40:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a42:	2b47      	cmp	r3, #71	; 0x47
 8007a44:	4680      	mov	r8, r0
 8007a46:	d108      	bne.n	8007a5a <_printf_float+0x142>
 8007a48:	1cc8      	adds	r0, r1, #3
 8007a4a:	db02      	blt.n	8007a52 <_printf_float+0x13a>
 8007a4c:	6863      	ldr	r3, [r4, #4]
 8007a4e:	4299      	cmp	r1, r3
 8007a50:	dd41      	ble.n	8007ad6 <_printf_float+0x1be>
 8007a52:	f1ab 0b02 	sub.w	fp, fp, #2
 8007a56:	fa5f fb8b 	uxtb.w	fp, fp
 8007a5a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007a5e:	d820      	bhi.n	8007aa2 <_printf_float+0x18a>
 8007a60:	3901      	subs	r1, #1
 8007a62:	465a      	mov	r2, fp
 8007a64:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007a68:	9109      	str	r1, [sp, #36]	; 0x24
 8007a6a:	f7ff ff17 	bl	800789c <__exponent>
 8007a6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a70:	1813      	adds	r3, r2, r0
 8007a72:	2a01      	cmp	r2, #1
 8007a74:	4681      	mov	r9, r0
 8007a76:	6123      	str	r3, [r4, #16]
 8007a78:	dc02      	bgt.n	8007a80 <_printf_float+0x168>
 8007a7a:	6822      	ldr	r2, [r4, #0]
 8007a7c:	07d2      	lsls	r2, r2, #31
 8007a7e:	d501      	bpl.n	8007a84 <_printf_float+0x16c>
 8007a80:	3301      	adds	r3, #1
 8007a82:	6123      	str	r3, [r4, #16]
 8007a84:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d09c      	beq.n	80079c6 <_printf_float+0xae>
 8007a8c:	232d      	movs	r3, #45	; 0x2d
 8007a8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a92:	e798      	b.n	80079c6 <_printf_float+0xae>
 8007a94:	9a06      	ldr	r2, [sp, #24]
 8007a96:	2a47      	cmp	r2, #71	; 0x47
 8007a98:	d1be      	bne.n	8007a18 <_printf_float+0x100>
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d1bc      	bne.n	8007a18 <_printf_float+0x100>
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e7b9      	b.n	8007a16 <_printf_float+0xfe>
 8007aa2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007aa6:	d118      	bne.n	8007ada <_printf_float+0x1c2>
 8007aa8:	2900      	cmp	r1, #0
 8007aaa:	6863      	ldr	r3, [r4, #4]
 8007aac:	dd0b      	ble.n	8007ac6 <_printf_float+0x1ae>
 8007aae:	6121      	str	r1, [r4, #16]
 8007ab0:	b913      	cbnz	r3, 8007ab8 <_printf_float+0x1a0>
 8007ab2:	6822      	ldr	r2, [r4, #0]
 8007ab4:	07d0      	lsls	r0, r2, #31
 8007ab6:	d502      	bpl.n	8007abe <_printf_float+0x1a6>
 8007ab8:	3301      	adds	r3, #1
 8007aba:	440b      	add	r3, r1
 8007abc:	6123      	str	r3, [r4, #16]
 8007abe:	65a1      	str	r1, [r4, #88]	; 0x58
 8007ac0:	f04f 0900 	mov.w	r9, #0
 8007ac4:	e7de      	b.n	8007a84 <_printf_float+0x16c>
 8007ac6:	b913      	cbnz	r3, 8007ace <_printf_float+0x1b6>
 8007ac8:	6822      	ldr	r2, [r4, #0]
 8007aca:	07d2      	lsls	r2, r2, #31
 8007acc:	d501      	bpl.n	8007ad2 <_printf_float+0x1ba>
 8007ace:	3302      	adds	r3, #2
 8007ad0:	e7f4      	b.n	8007abc <_printf_float+0x1a4>
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	e7f2      	b.n	8007abc <_printf_float+0x1a4>
 8007ad6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007ada:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007adc:	4299      	cmp	r1, r3
 8007ade:	db05      	blt.n	8007aec <_printf_float+0x1d4>
 8007ae0:	6823      	ldr	r3, [r4, #0]
 8007ae2:	6121      	str	r1, [r4, #16]
 8007ae4:	07d8      	lsls	r0, r3, #31
 8007ae6:	d5ea      	bpl.n	8007abe <_printf_float+0x1a6>
 8007ae8:	1c4b      	adds	r3, r1, #1
 8007aea:	e7e7      	b.n	8007abc <_printf_float+0x1a4>
 8007aec:	2900      	cmp	r1, #0
 8007aee:	bfd4      	ite	le
 8007af0:	f1c1 0202 	rsble	r2, r1, #2
 8007af4:	2201      	movgt	r2, #1
 8007af6:	4413      	add	r3, r2
 8007af8:	e7e0      	b.n	8007abc <_printf_float+0x1a4>
 8007afa:	6823      	ldr	r3, [r4, #0]
 8007afc:	055a      	lsls	r2, r3, #21
 8007afe:	d407      	bmi.n	8007b10 <_printf_float+0x1f8>
 8007b00:	6923      	ldr	r3, [r4, #16]
 8007b02:	4642      	mov	r2, r8
 8007b04:	4631      	mov	r1, r6
 8007b06:	4628      	mov	r0, r5
 8007b08:	47b8      	blx	r7
 8007b0a:	3001      	adds	r0, #1
 8007b0c:	d12c      	bne.n	8007b68 <_printf_float+0x250>
 8007b0e:	e764      	b.n	80079da <_printf_float+0xc2>
 8007b10:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007b14:	f240 80e0 	bls.w	8007cd8 <_printf_float+0x3c0>
 8007b18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	2300      	movs	r3, #0
 8007b20:	f7f8 ffda 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b24:	2800      	cmp	r0, #0
 8007b26:	d034      	beq.n	8007b92 <_printf_float+0x27a>
 8007b28:	4a37      	ldr	r2, [pc, #220]	; (8007c08 <_printf_float+0x2f0>)
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	4631      	mov	r1, r6
 8007b2e:	4628      	mov	r0, r5
 8007b30:	47b8      	blx	r7
 8007b32:	3001      	adds	r0, #1
 8007b34:	f43f af51 	beq.w	80079da <_printf_float+0xc2>
 8007b38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	db02      	blt.n	8007b46 <_printf_float+0x22e>
 8007b40:	6823      	ldr	r3, [r4, #0]
 8007b42:	07d8      	lsls	r0, r3, #31
 8007b44:	d510      	bpl.n	8007b68 <_printf_float+0x250>
 8007b46:	ee18 3a10 	vmov	r3, s16
 8007b4a:	4652      	mov	r2, sl
 8007b4c:	4631      	mov	r1, r6
 8007b4e:	4628      	mov	r0, r5
 8007b50:	47b8      	blx	r7
 8007b52:	3001      	adds	r0, #1
 8007b54:	f43f af41 	beq.w	80079da <_printf_float+0xc2>
 8007b58:	f04f 0800 	mov.w	r8, #0
 8007b5c:	f104 091a 	add.w	r9, r4, #26
 8007b60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b62:	3b01      	subs	r3, #1
 8007b64:	4543      	cmp	r3, r8
 8007b66:	dc09      	bgt.n	8007b7c <_printf_float+0x264>
 8007b68:	6823      	ldr	r3, [r4, #0]
 8007b6a:	079b      	lsls	r3, r3, #30
 8007b6c:	f100 8105 	bmi.w	8007d7a <_printf_float+0x462>
 8007b70:	68e0      	ldr	r0, [r4, #12]
 8007b72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b74:	4298      	cmp	r0, r3
 8007b76:	bfb8      	it	lt
 8007b78:	4618      	movlt	r0, r3
 8007b7a:	e730      	b.n	80079de <_printf_float+0xc6>
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	464a      	mov	r2, r9
 8007b80:	4631      	mov	r1, r6
 8007b82:	4628      	mov	r0, r5
 8007b84:	47b8      	blx	r7
 8007b86:	3001      	adds	r0, #1
 8007b88:	f43f af27 	beq.w	80079da <_printf_float+0xc2>
 8007b8c:	f108 0801 	add.w	r8, r8, #1
 8007b90:	e7e6      	b.n	8007b60 <_printf_float+0x248>
 8007b92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	dc39      	bgt.n	8007c0c <_printf_float+0x2f4>
 8007b98:	4a1b      	ldr	r2, [pc, #108]	; (8007c08 <_printf_float+0x2f0>)
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	4631      	mov	r1, r6
 8007b9e:	4628      	mov	r0, r5
 8007ba0:	47b8      	blx	r7
 8007ba2:	3001      	adds	r0, #1
 8007ba4:	f43f af19 	beq.w	80079da <_printf_float+0xc2>
 8007ba8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bac:	4313      	orrs	r3, r2
 8007bae:	d102      	bne.n	8007bb6 <_printf_float+0x29e>
 8007bb0:	6823      	ldr	r3, [r4, #0]
 8007bb2:	07d9      	lsls	r1, r3, #31
 8007bb4:	d5d8      	bpl.n	8007b68 <_printf_float+0x250>
 8007bb6:	ee18 3a10 	vmov	r3, s16
 8007bba:	4652      	mov	r2, sl
 8007bbc:	4631      	mov	r1, r6
 8007bbe:	4628      	mov	r0, r5
 8007bc0:	47b8      	blx	r7
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	f43f af09 	beq.w	80079da <_printf_float+0xc2>
 8007bc8:	f04f 0900 	mov.w	r9, #0
 8007bcc:	f104 0a1a 	add.w	sl, r4, #26
 8007bd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd2:	425b      	negs	r3, r3
 8007bd4:	454b      	cmp	r3, r9
 8007bd6:	dc01      	bgt.n	8007bdc <_printf_float+0x2c4>
 8007bd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bda:	e792      	b.n	8007b02 <_printf_float+0x1ea>
 8007bdc:	2301      	movs	r3, #1
 8007bde:	4652      	mov	r2, sl
 8007be0:	4631      	mov	r1, r6
 8007be2:	4628      	mov	r0, r5
 8007be4:	47b8      	blx	r7
 8007be6:	3001      	adds	r0, #1
 8007be8:	f43f aef7 	beq.w	80079da <_printf_float+0xc2>
 8007bec:	f109 0901 	add.w	r9, r9, #1
 8007bf0:	e7ee      	b.n	8007bd0 <_printf_float+0x2b8>
 8007bf2:	bf00      	nop
 8007bf4:	7fefffff 	.word	0x7fefffff
 8007bf8:	0800a474 	.word	0x0800a474
 8007bfc:	0800a478 	.word	0x0800a478
 8007c00:	0800a480 	.word	0x0800a480
 8007c04:	0800a47c 	.word	0x0800a47c
 8007c08:	0800a484 	.word	0x0800a484
 8007c0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c10:	429a      	cmp	r2, r3
 8007c12:	bfa8      	it	ge
 8007c14:	461a      	movge	r2, r3
 8007c16:	2a00      	cmp	r2, #0
 8007c18:	4691      	mov	r9, r2
 8007c1a:	dc37      	bgt.n	8007c8c <_printf_float+0x374>
 8007c1c:	f04f 0b00 	mov.w	fp, #0
 8007c20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c24:	f104 021a 	add.w	r2, r4, #26
 8007c28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c2a:	9305      	str	r3, [sp, #20]
 8007c2c:	eba3 0309 	sub.w	r3, r3, r9
 8007c30:	455b      	cmp	r3, fp
 8007c32:	dc33      	bgt.n	8007c9c <_printf_float+0x384>
 8007c34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	db3b      	blt.n	8007cb4 <_printf_float+0x39c>
 8007c3c:	6823      	ldr	r3, [r4, #0]
 8007c3e:	07da      	lsls	r2, r3, #31
 8007c40:	d438      	bmi.n	8007cb4 <_printf_float+0x39c>
 8007c42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c44:	9a05      	ldr	r2, [sp, #20]
 8007c46:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c48:	1a9a      	subs	r2, r3, r2
 8007c4a:	eba3 0901 	sub.w	r9, r3, r1
 8007c4e:	4591      	cmp	r9, r2
 8007c50:	bfa8      	it	ge
 8007c52:	4691      	movge	r9, r2
 8007c54:	f1b9 0f00 	cmp.w	r9, #0
 8007c58:	dc35      	bgt.n	8007cc6 <_printf_float+0x3ae>
 8007c5a:	f04f 0800 	mov.w	r8, #0
 8007c5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c62:	f104 0a1a 	add.w	sl, r4, #26
 8007c66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c6a:	1a9b      	subs	r3, r3, r2
 8007c6c:	eba3 0309 	sub.w	r3, r3, r9
 8007c70:	4543      	cmp	r3, r8
 8007c72:	f77f af79 	ble.w	8007b68 <_printf_float+0x250>
 8007c76:	2301      	movs	r3, #1
 8007c78:	4652      	mov	r2, sl
 8007c7a:	4631      	mov	r1, r6
 8007c7c:	4628      	mov	r0, r5
 8007c7e:	47b8      	blx	r7
 8007c80:	3001      	adds	r0, #1
 8007c82:	f43f aeaa 	beq.w	80079da <_printf_float+0xc2>
 8007c86:	f108 0801 	add.w	r8, r8, #1
 8007c8a:	e7ec      	b.n	8007c66 <_printf_float+0x34e>
 8007c8c:	4613      	mov	r3, r2
 8007c8e:	4631      	mov	r1, r6
 8007c90:	4642      	mov	r2, r8
 8007c92:	4628      	mov	r0, r5
 8007c94:	47b8      	blx	r7
 8007c96:	3001      	adds	r0, #1
 8007c98:	d1c0      	bne.n	8007c1c <_printf_float+0x304>
 8007c9a:	e69e      	b.n	80079da <_printf_float+0xc2>
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	4631      	mov	r1, r6
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	9205      	str	r2, [sp, #20]
 8007ca4:	47b8      	blx	r7
 8007ca6:	3001      	adds	r0, #1
 8007ca8:	f43f ae97 	beq.w	80079da <_printf_float+0xc2>
 8007cac:	9a05      	ldr	r2, [sp, #20]
 8007cae:	f10b 0b01 	add.w	fp, fp, #1
 8007cb2:	e7b9      	b.n	8007c28 <_printf_float+0x310>
 8007cb4:	ee18 3a10 	vmov	r3, s16
 8007cb8:	4652      	mov	r2, sl
 8007cba:	4631      	mov	r1, r6
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	47b8      	blx	r7
 8007cc0:	3001      	adds	r0, #1
 8007cc2:	d1be      	bne.n	8007c42 <_printf_float+0x32a>
 8007cc4:	e689      	b.n	80079da <_printf_float+0xc2>
 8007cc6:	9a05      	ldr	r2, [sp, #20]
 8007cc8:	464b      	mov	r3, r9
 8007cca:	4442      	add	r2, r8
 8007ccc:	4631      	mov	r1, r6
 8007cce:	4628      	mov	r0, r5
 8007cd0:	47b8      	blx	r7
 8007cd2:	3001      	adds	r0, #1
 8007cd4:	d1c1      	bne.n	8007c5a <_printf_float+0x342>
 8007cd6:	e680      	b.n	80079da <_printf_float+0xc2>
 8007cd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cda:	2a01      	cmp	r2, #1
 8007cdc:	dc01      	bgt.n	8007ce2 <_printf_float+0x3ca>
 8007cde:	07db      	lsls	r3, r3, #31
 8007ce0:	d538      	bpl.n	8007d54 <_printf_float+0x43c>
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	4642      	mov	r2, r8
 8007ce6:	4631      	mov	r1, r6
 8007ce8:	4628      	mov	r0, r5
 8007cea:	47b8      	blx	r7
 8007cec:	3001      	adds	r0, #1
 8007cee:	f43f ae74 	beq.w	80079da <_printf_float+0xc2>
 8007cf2:	ee18 3a10 	vmov	r3, s16
 8007cf6:	4652      	mov	r2, sl
 8007cf8:	4631      	mov	r1, r6
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	47b8      	blx	r7
 8007cfe:	3001      	adds	r0, #1
 8007d00:	f43f ae6b 	beq.w	80079da <_printf_float+0xc2>
 8007d04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007d08:	2200      	movs	r2, #0
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	f7f8 fee4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d10:	b9d8      	cbnz	r0, 8007d4a <_printf_float+0x432>
 8007d12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d14:	f108 0201 	add.w	r2, r8, #1
 8007d18:	3b01      	subs	r3, #1
 8007d1a:	4631      	mov	r1, r6
 8007d1c:	4628      	mov	r0, r5
 8007d1e:	47b8      	blx	r7
 8007d20:	3001      	adds	r0, #1
 8007d22:	d10e      	bne.n	8007d42 <_printf_float+0x42a>
 8007d24:	e659      	b.n	80079da <_printf_float+0xc2>
 8007d26:	2301      	movs	r3, #1
 8007d28:	4652      	mov	r2, sl
 8007d2a:	4631      	mov	r1, r6
 8007d2c:	4628      	mov	r0, r5
 8007d2e:	47b8      	blx	r7
 8007d30:	3001      	adds	r0, #1
 8007d32:	f43f ae52 	beq.w	80079da <_printf_float+0xc2>
 8007d36:	f108 0801 	add.w	r8, r8, #1
 8007d3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d3c:	3b01      	subs	r3, #1
 8007d3e:	4543      	cmp	r3, r8
 8007d40:	dcf1      	bgt.n	8007d26 <_printf_float+0x40e>
 8007d42:	464b      	mov	r3, r9
 8007d44:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007d48:	e6dc      	b.n	8007b04 <_printf_float+0x1ec>
 8007d4a:	f04f 0800 	mov.w	r8, #0
 8007d4e:	f104 0a1a 	add.w	sl, r4, #26
 8007d52:	e7f2      	b.n	8007d3a <_printf_float+0x422>
 8007d54:	2301      	movs	r3, #1
 8007d56:	4642      	mov	r2, r8
 8007d58:	e7df      	b.n	8007d1a <_printf_float+0x402>
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	464a      	mov	r2, r9
 8007d5e:	4631      	mov	r1, r6
 8007d60:	4628      	mov	r0, r5
 8007d62:	47b8      	blx	r7
 8007d64:	3001      	adds	r0, #1
 8007d66:	f43f ae38 	beq.w	80079da <_printf_float+0xc2>
 8007d6a:	f108 0801 	add.w	r8, r8, #1
 8007d6e:	68e3      	ldr	r3, [r4, #12]
 8007d70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d72:	1a5b      	subs	r3, r3, r1
 8007d74:	4543      	cmp	r3, r8
 8007d76:	dcf0      	bgt.n	8007d5a <_printf_float+0x442>
 8007d78:	e6fa      	b.n	8007b70 <_printf_float+0x258>
 8007d7a:	f04f 0800 	mov.w	r8, #0
 8007d7e:	f104 0919 	add.w	r9, r4, #25
 8007d82:	e7f4      	b.n	8007d6e <_printf_float+0x456>

08007d84 <_printf_common>:
 8007d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d88:	4616      	mov	r6, r2
 8007d8a:	4699      	mov	r9, r3
 8007d8c:	688a      	ldr	r2, [r1, #8]
 8007d8e:	690b      	ldr	r3, [r1, #16]
 8007d90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d94:	4293      	cmp	r3, r2
 8007d96:	bfb8      	it	lt
 8007d98:	4613      	movlt	r3, r2
 8007d9a:	6033      	str	r3, [r6, #0]
 8007d9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007da0:	4607      	mov	r7, r0
 8007da2:	460c      	mov	r4, r1
 8007da4:	b10a      	cbz	r2, 8007daa <_printf_common+0x26>
 8007da6:	3301      	adds	r3, #1
 8007da8:	6033      	str	r3, [r6, #0]
 8007daa:	6823      	ldr	r3, [r4, #0]
 8007dac:	0699      	lsls	r1, r3, #26
 8007dae:	bf42      	ittt	mi
 8007db0:	6833      	ldrmi	r3, [r6, #0]
 8007db2:	3302      	addmi	r3, #2
 8007db4:	6033      	strmi	r3, [r6, #0]
 8007db6:	6825      	ldr	r5, [r4, #0]
 8007db8:	f015 0506 	ands.w	r5, r5, #6
 8007dbc:	d106      	bne.n	8007dcc <_printf_common+0x48>
 8007dbe:	f104 0a19 	add.w	sl, r4, #25
 8007dc2:	68e3      	ldr	r3, [r4, #12]
 8007dc4:	6832      	ldr	r2, [r6, #0]
 8007dc6:	1a9b      	subs	r3, r3, r2
 8007dc8:	42ab      	cmp	r3, r5
 8007dca:	dc26      	bgt.n	8007e1a <_printf_common+0x96>
 8007dcc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007dd0:	1e13      	subs	r3, r2, #0
 8007dd2:	6822      	ldr	r2, [r4, #0]
 8007dd4:	bf18      	it	ne
 8007dd6:	2301      	movne	r3, #1
 8007dd8:	0692      	lsls	r2, r2, #26
 8007dda:	d42b      	bmi.n	8007e34 <_printf_common+0xb0>
 8007ddc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007de0:	4649      	mov	r1, r9
 8007de2:	4638      	mov	r0, r7
 8007de4:	47c0      	blx	r8
 8007de6:	3001      	adds	r0, #1
 8007de8:	d01e      	beq.n	8007e28 <_printf_common+0xa4>
 8007dea:	6823      	ldr	r3, [r4, #0]
 8007dec:	68e5      	ldr	r5, [r4, #12]
 8007dee:	6832      	ldr	r2, [r6, #0]
 8007df0:	f003 0306 	and.w	r3, r3, #6
 8007df4:	2b04      	cmp	r3, #4
 8007df6:	bf08      	it	eq
 8007df8:	1aad      	subeq	r5, r5, r2
 8007dfa:	68a3      	ldr	r3, [r4, #8]
 8007dfc:	6922      	ldr	r2, [r4, #16]
 8007dfe:	bf0c      	ite	eq
 8007e00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e04:	2500      	movne	r5, #0
 8007e06:	4293      	cmp	r3, r2
 8007e08:	bfc4      	itt	gt
 8007e0a:	1a9b      	subgt	r3, r3, r2
 8007e0c:	18ed      	addgt	r5, r5, r3
 8007e0e:	2600      	movs	r6, #0
 8007e10:	341a      	adds	r4, #26
 8007e12:	42b5      	cmp	r5, r6
 8007e14:	d11a      	bne.n	8007e4c <_printf_common+0xc8>
 8007e16:	2000      	movs	r0, #0
 8007e18:	e008      	b.n	8007e2c <_printf_common+0xa8>
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	4652      	mov	r2, sl
 8007e1e:	4649      	mov	r1, r9
 8007e20:	4638      	mov	r0, r7
 8007e22:	47c0      	blx	r8
 8007e24:	3001      	adds	r0, #1
 8007e26:	d103      	bne.n	8007e30 <_printf_common+0xac>
 8007e28:	f04f 30ff 	mov.w	r0, #4294967295
 8007e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e30:	3501      	adds	r5, #1
 8007e32:	e7c6      	b.n	8007dc2 <_printf_common+0x3e>
 8007e34:	18e1      	adds	r1, r4, r3
 8007e36:	1c5a      	adds	r2, r3, #1
 8007e38:	2030      	movs	r0, #48	; 0x30
 8007e3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e3e:	4422      	add	r2, r4
 8007e40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007e48:	3302      	adds	r3, #2
 8007e4a:	e7c7      	b.n	8007ddc <_printf_common+0x58>
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	4622      	mov	r2, r4
 8007e50:	4649      	mov	r1, r9
 8007e52:	4638      	mov	r0, r7
 8007e54:	47c0      	blx	r8
 8007e56:	3001      	adds	r0, #1
 8007e58:	d0e6      	beq.n	8007e28 <_printf_common+0xa4>
 8007e5a:	3601      	adds	r6, #1
 8007e5c:	e7d9      	b.n	8007e12 <_printf_common+0x8e>
	...

08007e60 <_printf_i>:
 8007e60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e64:	7e0f      	ldrb	r7, [r1, #24]
 8007e66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007e68:	2f78      	cmp	r7, #120	; 0x78
 8007e6a:	4691      	mov	r9, r2
 8007e6c:	4680      	mov	r8, r0
 8007e6e:	460c      	mov	r4, r1
 8007e70:	469a      	mov	sl, r3
 8007e72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007e76:	d807      	bhi.n	8007e88 <_printf_i+0x28>
 8007e78:	2f62      	cmp	r7, #98	; 0x62
 8007e7a:	d80a      	bhi.n	8007e92 <_printf_i+0x32>
 8007e7c:	2f00      	cmp	r7, #0
 8007e7e:	f000 80d8 	beq.w	8008032 <_printf_i+0x1d2>
 8007e82:	2f58      	cmp	r7, #88	; 0x58
 8007e84:	f000 80a3 	beq.w	8007fce <_printf_i+0x16e>
 8007e88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e90:	e03a      	b.n	8007f08 <_printf_i+0xa8>
 8007e92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e96:	2b15      	cmp	r3, #21
 8007e98:	d8f6      	bhi.n	8007e88 <_printf_i+0x28>
 8007e9a:	a101      	add	r1, pc, #4	; (adr r1, 8007ea0 <_printf_i+0x40>)
 8007e9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ea0:	08007ef9 	.word	0x08007ef9
 8007ea4:	08007f0d 	.word	0x08007f0d
 8007ea8:	08007e89 	.word	0x08007e89
 8007eac:	08007e89 	.word	0x08007e89
 8007eb0:	08007e89 	.word	0x08007e89
 8007eb4:	08007e89 	.word	0x08007e89
 8007eb8:	08007f0d 	.word	0x08007f0d
 8007ebc:	08007e89 	.word	0x08007e89
 8007ec0:	08007e89 	.word	0x08007e89
 8007ec4:	08007e89 	.word	0x08007e89
 8007ec8:	08007e89 	.word	0x08007e89
 8007ecc:	08008019 	.word	0x08008019
 8007ed0:	08007f3d 	.word	0x08007f3d
 8007ed4:	08007ffb 	.word	0x08007ffb
 8007ed8:	08007e89 	.word	0x08007e89
 8007edc:	08007e89 	.word	0x08007e89
 8007ee0:	0800803b 	.word	0x0800803b
 8007ee4:	08007e89 	.word	0x08007e89
 8007ee8:	08007f3d 	.word	0x08007f3d
 8007eec:	08007e89 	.word	0x08007e89
 8007ef0:	08007e89 	.word	0x08007e89
 8007ef4:	08008003 	.word	0x08008003
 8007ef8:	682b      	ldr	r3, [r5, #0]
 8007efa:	1d1a      	adds	r2, r3, #4
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	602a      	str	r2, [r5, #0]
 8007f00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e0a3      	b.n	8008054 <_printf_i+0x1f4>
 8007f0c:	6820      	ldr	r0, [r4, #0]
 8007f0e:	6829      	ldr	r1, [r5, #0]
 8007f10:	0606      	lsls	r6, r0, #24
 8007f12:	f101 0304 	add.w	r3, r1, #4
 8007f16:	d50a      	bpl.n	8007f2e <_printf_i+0xce>
 8007f18:	680e      	ldr	r6, [r1, #0]
 8007f1a:	602b      	str	r3, [r5, #0]
 8007f1c:	2e00      	cmp	r6, #0
 8007f1e:	da03      	bge.n	8007f28 <_printf_i+0xc8>
 8007f20:	232d      	movs	r3, #45	; 0x2d
 8007f22:	4276      	negs	r6, r6
 8007f24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f28:	485e      	ldr	r0, [pc, #376]	; (80080a4 <_printf_i+0x244>)
 8007f2a:	230a      	movs	r3, #10
 8007f2c:	e019      	b.n	8007f62 <_printf_i+0x102>
 8007f2e:	680e      	ldr	r6, [r1, #0]
 8007f30:	602b      	str	r3, [r5, #0]
 8007f32:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f36:	bf18      	it	ne
 8007f38:	b236      	sxthne	r6, r6
 8007f3a:	e7ef      	b.n	8007f1c <_printf_i+0xbc>
 8007f3c:	682b      	ldr	r3, [r5, #0]
 8007f3e:	6820      	ldr	r0, [r4, #0]
 8007f40:	1d19      	adds	r1, r3, #4
 8007f42:	6029      	str	r1, [r5, #0]
 8007f44:	0601      	lsls	r1, r0, #24
 8007f46:	d501      	bpl.n	8007f4c <_printf_i+0xec>
 8007f48:	681e      	ldr	r6, [r3, #0]
 8007f4a:	e002      	b.n	8007f52 <_printf_i+0xf2>
 8007f4c:	0646      	lsls	r6, r0, #25
 8007f4e:	d5fb      	bpl.n	8007f48 <_printf_i+0xe8>
 8007f50:	881e      	ldrh	r6, [r3, #0]
 8007f52:	4854      	ldr	r0, [pc, #336]	; (80080a4 <_printf_i+0x244>)
 8007f54:	2f6f      	cmp	r7, #111	; 0x6f
 8007f56:	bf0c      	ite	eq
 8007f58:	2308      	moveq	r3, #8
 8007f5a:	230a      	movne	r3, #10
 8007f5c:	2100      	movs	r1, #0
 8007f5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007f62:	6865      	ldr	r5, [r4, #4]
 8007f64:	60a5      	str	r5, [r4, #8]
 8007f66:	2d00      	cmp	r5, #0
 8007f68:	bfa2      	ittt	ge
 8007f6a:	6821      	ldrge	r1, [r4, #0]
 8007f6c:	f021 0104 	bicge.w	r1, r1, #4
 8007f70:	6021      	strge	r1, [r4, #0]
 8007f72:	b90e      	cbnz	r6, 8007f78 <_printf_i+0x118>
 8007f74:	2d00      	cmp	r5, #0
 8007f76:	d04d      	beq.n	8008014 <_printf_i+0x1b4>
 8007f78:	4615      	mov	r5, r2
 8007f7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8007f7e:	fb03 6711 	mls	r7, r3, r1, r6
 8007f82:	5dc7      	ldrb	r7, [r0, r7]
 8007f84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007f88:	4637      	mov	r7, r6
 8007f8a:	42bb      	cmp	r3, r7
 8007f8c:	460e      	mov	r6, r1
 8007f8e:	d9f4      	bls.n	8007f7a <_printf_i+0x11a>
 8007f90:	2b08      	cmp	r3, #8
 8007f92:	d10b      	bne.n	8007fac <_printf_i+0x14c>
 8007f94:	6823      	ldr	r3, [r4, #0]
 8007f96:	07de      	lsls	r6, r3, #31
 8007f98:	d508      	bpl.n	8007fac <_printf_i+0x14c>
 8007f9a:	6923      	ldr	r3, [r4, #16]
 8007f9c:	6861      	ldr	r1, [r4, #4]
 8007f9e:	4299      	cmp	r1, r3
 8007fa0:	bfde      	ittt	le
 8007fa2:	2330      	movle	r3, #48	; 0x30
 8007fa4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007fa8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007fac:	1b52      	subs	r2, r2, r5
 8007fae:	6122      	str	r2, [r4, #16]
 8007fb0:	f8cd a000 	str.w	sl, [sp]
 8007fb4:	464b      	mov	r3, r9
 8007fb6:	aa03      	add	r2, sp, #12
 8007fb8:	4621      	mov	r1, r4
 8007fba:	4640      	mov	r0, r8
 8007fbc:	f7ff fee2 	bl	8007d84 <_printf_common>
 8007fc0:	3001      	adds	r0, #1
 8007fc2:	d14c      	bne.n	800805e <_printf_i+0x1fe>
 8007fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fc8:	b004      	add	sp, #16
 8007fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fce:	4835      	ldr	r0, [pc, #212]	; (80080a4 <_printf_i+0x244>)
 8007fd0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007fd4:	6829      	ldr	r1, [r5, #0]
 8007fd6:	6823      	ldr	r3, [r4, #0]
 8007fd8:	f851 6b04 	ldr.w	r6, [r1], #4
 8007fdc:	6029      	str	r1, [r5, #0]
 8007fde:	061d      	lsls	r5, r3, #24
 8007fe0:	d514      	bpl.n	800800c <_printf_i+0x1ac>
 8007fe2:	07df      	lsls	r7, r3, #31
 8007fe4:	bf44      	itt	mi
 8007fe6:	f043 0320 	orrmi.w	r3, r3, #32
 8007fea:	6023      	strmi	r3, [r4, #0]
 8007fec:	b91e      	cbnz	r6, 8007ff6 <_printf_i+0x196>
 8007fee:	6823      	ldr	r3, [r4, #0]
 8007ff0:	f023 0320 	bic.w	r3, r3, #32
 8007ff4:	6023      	str	r3, [r4, #0]
 8007ff6:	2310      	movs	r3, #16
 8007ff8:	e7b0      	b.n	8007f5c <_printf_i+0xfc>
 8007ffa:	6823      	ldr	r3, [r4, #0]
 8007ffc:	f043 0320 	orr.w	r3, r3, #32
 8008000:	6023      	str	r3, [r4, #0]
 8008002:	2378      	movs	r3, #120	; 0x78
 8008004:	4828      	ldr	r0, [pc, #160]	; (80080a8 <_printf_i+0x248>)
 8008006:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800800a:	e7e3      	b.n	8007fd4 <_printf_i+0x174>
 800800c:	0659      	lsls	r1, r3, #25
 800800e:	bf48      	it	mi
 8008010:	b2b6      	uxthmi	r6, r6
 8008012:	e7e6      	b.n	8007fe2 <_printf_i+0x182>
 8008014:	4615      	mov	r5, r2
 8008016:	e7bb      	b.n	8007f90 <_printf_i+0x130>
 8008018:	682b      	ldr	r3, [r5, #0]
 800801a:	6826      	ldr	r6, [r4, #0]
 800801c:	6961      	ldr	r1, [r4, #20]
 800801e:	1d18      	adds	r0, r3, #4
 8008020:	6028      	str	r0, [r5, #0]
 8008022:	0635      	lsls	r5, r6, #24
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	d501      	bpl.n	800802c <_printf_i+0x1cc>
 8008028:	6019      	str	r1, [r3, #0]
 800802a:	e002      	b.n	8008032 <_printf_i+0x1d2>
 800802c:	0670      	lsls	r0, r6, #25
 800802e:	d5fb      	bpl.n	8008028 <_printf_i+0x1c8>
 8008030:	8019      	strh	r1, [r3, #0]
 8008032:	2300      	movs	r3, #0
 8008034:	6123      	str	r3, [r4, #16]
 8008036:	4615      	mov	r5, r2
 8008038:	e7ba      	b.n	8007fb0 <_printf_i+0x150>
 800803a:	682b      	ldr	r3, [r5, #0]
 800803c:	1d1a      	adds	r2, r3, #4
 800803e:	602a      	str	r2, [r5, #0]
 8008040:	681d      	ldr	r5, [r3, #0]
 8008042:	6862      	ldr	r2, [r4, #4]
 8008044:	2100      	movs	r1, #0
 8008046:	4628      	mov	r0, r5
 8008048:	f7f8 f8d2 	bl	80001f0 <memchr>
 800804c:	b108      	cbz	r0, 8008052 <_printf_i+0x1f2>
 800804e:	1b40      	subs	r0, r0, r5
 8008050:	6060      	str	r0, [r4, #4]
 8008052:	6863      	ldr	r3, [r4, #4]
 8008054:	6123      	str	r3, [r4, #16]
 8008056:	2300      	movs	r3, #0
 8008058:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800805c:	e7a8      	b.n	8007fb0 <_printf_i+0x150>
 800805e:	6923      	ldr	r3, [r4, #16]
 8008060:	462a      	mov	r2, r5
 8008062:	4649      	mov	r1, r9
 8008064:	4640      	mov	r0, r8
 8008066:	47d0      	blx	sl
 8008068:	3001      	adds	r0, #1
 800806a:	d0ab      	beq.n	8007fc4 <_printf_i+0x164>
 800806c:	6823      	ldr	r3, [r4, #0]
 800806e:	079b      	lsls	r3, r3, #30
 8008070:	d413      	bmi.n	800809a <_printf_i+0x23a>
 8008072:	68e0      	ldr	r0, [r4, #12]
 8008074:	9b03      	ldr	r3, [sp, #12]
 8008076:	4298      	cmp	r0, r3
 8008078:	bfb8      	it	lt
 800807a:	4618      	movlt	r0, r3
 800807c:	e7a4      	b.n	8007fc8 <_printf_i+0x168>
 800807e:	2301      	movs	r3, #1
 8008080:	4632      	mov	r2, r6
 8008082:	4649      	mov	r1, r9
 8008084:	4640      	mov	r0, r8
 8008086:	47d0      	blx	sl
 8008088:	3001      	adds	r0, #1
 800808a:	d09b      	beq.n	8007fc4 <_printf_i+0x164>
 800808c:	3501      	adds	r5, #1
 800808e:	68e3      	ldr	r3, [r4, #12]
 8008090:	9903      	ldr	r1, [sp, #12]
 8008092:	1a5b      	subs	r3, r3, r1
 8008094:	42ab      	cmp	r3, r5
 8008096:	dcf2      	bgt.n	800807e <_printf_i+0x21e>
 8008098:	e7eb      	b.n	8008072 <_printf_i+0x212>
 800809a:	2500      	movs	r5, #0
 800809c:	f104 0619 	add.w	r6, r4, #25
 80080a0:	e7f5      	b.n	800808e <_printf_i+0x22e>
 80080a2:	bf00      	nop
 80080a4:	0800a486 	.word	0x0800a486
 80080a8:	0800a497 	.word	0x0800a497

080080ac <cleanup_glue>:
 80080ac:	b538      	push	{r3, r4, r5, lr}
 80080ae:	460c      	mov	r4, r1
 80080b0:	6809      	ldr	r1, [r1, #0]
 80080b2:	4605      	mov	r5, r0
 80080b4:	b109      	cbz	r1, 80080ba <cleanup_glue+0xe>
 80080b6:	f7ff fff9 	bl	80080ac <cleanup_glue>
 80080ba:	4621      	mov	r1, r4
 80080bc:	4628      	mov	r0, r5
 80080be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080c2:	f001 bbf5 	b.w	80098b0 <_free_r>
	...

080080c8 <_reclaim_reent>:
 80080c8:	4b2c      	ldr	r3, [pc, #176]	; (800817c <_reclaim_reent+0xb4>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4283      	cmp	r3, r0
 80080ce:	b570      	push	{r4, r5, r6, lr}
 80080d0:	4604      	mov	r4, r0
 80080d2:	d051      	beq.n	8008178 <_reclaim_reent+0xb0>
 80080d4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80080d6:	b143      	cbz	r3, 80080ea <_reclaim_reent+0x22>
 80080d8:	68db      	ldr	r3, [r3, #12]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d14a      	bne.n	8008174 <_reclaim_reent+0xac>
 80080de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080e0:	6819      	ldr	r1, [r3, #0]
 80080e2:	b111      	cbz	r1, 80080ea <_reclaim_reent+0x22>
 80080e4:	4620      	mov	r0, r4
 80080e6:	f001 fbe3 	bl	80098b0 <_free_r>
 80080ea:	6961      	ldr	r1, [r4, #20]
 80080ec:	b111      	cbz	r1, 80080f4 <_reclaim_reent+0x2c>
 80080ee:	4620      	mov	r0, r4
 80080f0:	f001 fbde 	bl	80098b0 <_free_r>
 80080f4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80080f6:	b111      	cbz	r1, 80080fe <_reclaim_reent+0x36>
 80080f8:	4620      	mov	r0, r4
 80080fa:	f001 fbd9 	bl	80098b0 <_free_r>
 80080fe:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008100:	b111      	cbz	r1, 8008108 <_reclaim_reent+0x40>
 8008102:	4620      	mov	r0, r4
 8008104:	f001 fbd4 	bl	80098b0 <_free_r>
 8008108:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800810a:	b111      	cbz	r1, 8008112 <_reclaim_reent+0x4a>
 800810c:	4620      	mov	r0, r4
 800810e:	f001 fbcf 	bl	80098b0 <_free_r>
 8008112:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008114:	b111      	cbz	r1, 800811c <_reclaim_reent+0x54>
 8008116:	4620      	mov	r0, r4
 8008118:	f001 fbca 	bl	80098b0 <_free_r>
 800811c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800811e:	b111      	cbz	r1, 8008126 <_reclaim_reent+0x5e>
 8008120:	4620      	mov	r0, r4
 8008122:	f001 fbc5 	bl	80098b0 <_free_r>
 8008126:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008128:	b111      	cbz	r1, 8008130 <_reclaim_reent+0x68>
 800812a:	4620      	mov	r0, r4
 800812c:	f001 fbc0 	bl	80098b0 <_free_r>
 8008130:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008132:	b111      	cbz	r1, 800813a <_reclaim_reent+0x72>
 8008134:	4620      	mov	r0, r4
 8008136:	f001 fbbb 	bl	80098b0 <_free_r>
 800813a:	69a3      	ldr	r3, [r4, #24]
 800813c:	b1e3      	cbz	r3, 8008178 <_reclaim_reent+0xb0>
 800813e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008140:	4620      	mov	r0, r4
 8008142:	4798      	blx	r3
 8008144:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008146:	b1b9      	cbz	r1, 8008178 <_reclaim_reent+0xb0>
 8008148:	4620      	mov	r0, r4
 800814a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800814e:	f7ff bfad 	b.w	80080ac <cleanup_glue>
 8008152:	5949      	ldr	r1, [r1, r5]
 8008154:	b941      	cbnz	r1, 8008168 <_reclaim_reent+0xa0>
 8008156:	3504      	adds	r5, #4
 8008158:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800815a:	2d80      	cmp	r5, #128	; 0x80
 800815c:	68d9      	ldr	r1, [r3, #12]
 800815e:	d1f8      	bne.n	8008152 <_reclaim_reent+0x8a>
 8008160:	4620      	mov	r0, r4
 8008162:	f001 fba5 	bl	80098b0 <_free_r>
 8008166:	e7ba      	b.n	80080de <_reclaim_reent+0x16>
 8008168:	680e      	ldr	r6, [r1, #0]
 800816a:	4620      	mov	r0, r4
 800816c:	f001 fba0 	bl	80098b0 <_free_r>
 8008170:	4631      	mov	r1, r6
 8008172:	e7ef      	b.n	8008154 <_reclaim_reent+0x8c>
 8008174:	2500      	movs	r5, #0
 8008176:	e7ef      	b.n	8008158 <_reclaim_reent+0x90>
 8008178:	bd70      	pop	{r4, r5, r6, pc}
 800817a:	bf00      	nop
 800817c:	20000010 	.word	0x20000010

08008180 <_sbrk_r>:
 8008180:	b538      	push	{r3, r4, r5, lr}
 8008182:	4d06      	ldr	r5, [pc, #24]	; (800819c <_sbrk_r+0x1c>)
 8008184:	2300      	movs	r3, #0
 8008186:	4604      	mov	r4, r0
 8008188:	4608      	mov	r0, r1
 800818a:	602b      	str	r3, [r5, #0]
 800818c:	f7f9 fb68 	bl	8001860 <_sbrk>
 8008190:	1c43      	adds	r3, r0, #1
 8008192:	d102      	bne.n	800819a <_sbrk_r+0x1a>
 8008194:	682b      	ldr	r3, [r5, #0]
 8008196:	b103      	cbz	r3, 800819a <_sbrk_r+0x1a>
 8008198:	6023      	str	r3, [r4, #0]
 800819a:	bd38      	pop	{r3, r4, r5, pc}
 800819c:	20004d5c 	.word	0x20004d5c

080081a0 <siprintf>:
 80081a0:	b40e      	push	{r1, r2, r3}
 80081a2:	b500      	push	{lr}
 80081a4:	b09c      	sub	sp, #112	; 0x70
 80081a6:	ab1d      	add	r3, sp, #116	; 0x74
 80081a8:	9002      	str	r0, [sp, #8]
 80081aa:	9006      	str	r0, [sp, #24]
 80081ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80081b0:	4809      	ldr	r0, [pc, #36]	; (80081d8 <siprintf+0x38>)
 80081b2:	9107      	str	r1, [sp, #28]
 80081b4:	9104      	str	r1, [sp, #16]
 80081b6:	4909      	ldr	r1, [pc, #36]	; (80081dc <siprintf+0x3c>)
 80081b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80081bc:	9105      	str	r1, [sp, #20]
 80081be:	6800      	ldr	r0, [r0, #0]
 80081c0:	9301      	str	r3, [sp, #4]
 80081c2:	a902      	add	r1, sp, #8
 80081c4:	f001 fc1c 	bl	8009a00 <_svfiprintf_r>
 80081c8:	9b02      	ldr	r3, [sp, #8]
 80081ca:	2200      	movs	r2, #0
 80081cc:	701a      	strb	r2, [r3, #0]
 80081ce:	b01c      	add	sp, #112	; 0x70
 80081d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80081d4:	b003      	add	sp, #12
 80081d6:	4770      	bx	lr
 80081d8:	20000010 	.word	0x20000010
 80081dc:	ffff0208 	.word	0xffff0208

080081e0 <__sread>:
 80081e0:	b510      	push	{r4, lr}
 80081e2:	460c      	mov	r4, r1
 80081e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e8:	f001 fd0a 	bl	8009c00 <_read_r>
 80081ec:	2800      	cmp	r0, #0
 80081ee:	bfab      	itete	ge
 80081f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80081f2:	89a3      	ldrhlt	r3, [r4, #12]
 80081f4:	181b      	addge	r3, r3, r0
 80081f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80081fa:	bfac      	ite	ge
 80081fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80081fe:	81a3      	strhlt	r3, [r4, #12]
 8008200:	bd10      	pop	{r4, pc}

08008202 <__swrite>:
 8008202:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008206:	461f      	mov	r7, r3
 8008208:	898b      	ldrh	r3, [r1, #12]
 800820a:	05db      	lsls	r3, r3, #23
 800820c:	4605      	mov	r5, r0
 800820e:	460c      	mov	r4, r1
 8008210:	4616      	mov	r6, r2
 8008212:	d505      	bpl.n	8008220 <__swrite+0x1e>
 8008214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008218:	2302      	movs	r3, #2
 800821a:	2200      	movs	r2, #0
 800821c:	f000 ff88 	bl	8009130 <_lseek_r>
 8008220:	89a3      	ldrh	r3, [r4, #12]
 8008222:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008226:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800822a:	81a3      	strh	r3, [r4, #12]
 800822c:	4632      	mov	r2, r6
 800822e:	463b      	mov	r3, r7
 8008230:	4628      	mov	r0, r5
 8008232:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008236:	f000 b817 	b.w	8008268 <_write_r>

0800823a <__sseek>:
 800823a:	b510      	push	{r4, lr}
 800823c:	460c      	mov	r4, r1
 800823e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008242:	f000 ff75 	bl	8009130 <_lseek_r>
 8008246:	1c43      	adds	r3, r0, #1
 8008248:	89a3      	ldrh	r3, [r4, #12]
 800824a:	bf15      	itete	ne
 800824c:	6560      	strne	r0, [r4, #84]	; 0x54
 800824e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008252:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008256:	81a3      	strheq	r3, [r4, #12]
 8008258:	bf18      	it	ne
 800825a:	81a3      	strhne	r3, [r4, #12]
 800825c:	bd10      	pop	{r4, pc}

0800825e <__sclose>:
 800825e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008262:	f000 b813 	b.w	800828c <_close_r>
	...

08008268 <_write_r>:
 8008268:	b538      	push	{r3, r4, r5, lr}
 800826a:	4d07      	ldr	r5, [pc, #28]	; (8008288 <_write_r+0x20>)
 800826c:	4604      	mov	r4, r0
 800826e:	4608      	mov	r0, r1
 8008270:	4611      	mov	r1, r2
 8008272:	2200      	movs	r2, #0
 8008274:	602a      	str	r2, [r5, #0]
 8008276:	461a      	mov	r2, r3
 8008278:	f7f9 faa1 	bl	80017be <_write>
 800827c:	1c43      	adds	r3, r0, #1
 800827e:	d102      	bne.n	8008286 <_write_r+0x1e>
 8008280:	682b      	ldr	r3, [r5, #0]
 8008282:	b103      	cbz	r3, 8008286 <_write_r+0x1e>
 8008284:	6023      	str	r3, [r4, #0]
 8008286:	bd38      	pop	{r3, r4, r5, pc}
 8008288:	20004d5c 	.word	0x20004d5c

0800828c <_close_r>:
 800828c:	b538      	push	{r3, r4, r5, lr}
 800828e:	4d06      	ldr	r5, [pc, #24]	; (80082a8 <_close_r+0x1c>)
 8008290:	2300      	movs	r3, #0
 8008292:	4604      	mov	r4, r0
 8008294:	4608      	mov	r0, r1
 8008296:	602b      	str	r3, [r5, #0]
 8008298:	f7f9 faad 	bl	80017f6 <_close>
 800829c:	1c43      	adds	r3, r0, #1
 800829e:	d102      	bne.n	80082a6 <_close_r+0x1a>
 80082a0:	682b      	ldr	r3, [r5, #0]
 80082a2:	b103      	cbz	r3, 80082a6 <_close_r+0x1a>
 80082a4:	6023      	str	r3, [r4, #0]
 80082a6:	bd38      	pop	{r3, r4, r5, pc}
 80082a8:	20004d5c 	.word	0x20004d5c

080082ac <quorem>:
 80082ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082b0:	6903      	ldr	r3, [r0, #16]
 80082b2:	690c      	ldr	r4, [r1, #16]
 80082b4:	42a3      	cmp	r3, r4
 80082b6:	4607      	mov	r7, r0
 80082b8:	f2c0 8081 	blt.w	80083be <quorem+0x112>
 80082bc:	3c01      	subs	r4, #1
 80082be:	f101 0814 	add.w	r8, r1, #20
 80082c2:	f100 0514 	add.w	r5, r0, #20
 80082c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082ca:	9301      	str	r3, [sp, #4]
 80082cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80082d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082d4:	3301      	adds	r3, #1
 80082d6:	429a      	cmp	r2, r3
 80082d8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80082dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80082e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80082e4:	d331      	bcc.n	800834a <quorem+0x9e>
 80082e6:	f04f 0e00 	mov.w	lr, #0
 80082ea:	4640      	mov	r0, r8
 80082ec:	46ac      	mov	ip, r5
 80082ee:	46f2      	mov	sl, lr
 80082f0:	f850 2b04 	ldr.w	r2, [r0], #4
 80082f4:	b293      	uxth	r3, r2
 80082f6:	fb06 e303 	mla	r3, r6, r3, lr
 80082fa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80082fe:	b29b      	uxth	r3, r3
 8008300:	ebaa 0303 	sub.w	r3, sl, r3
 8008304:	f8dc a000 	ldr.w	sl, [ip]
 8008308:	0c12      	lsrs	r2, r2, #16
 800830a:	fa13 f38a 	uxtah	r3, r3, sl
 800830e:	fb06 e202 	mla	r2, r6, r2, lr
 8008312:	9300      	str	r3, [sp, #0]
 8008314:	9b00      	ldr	r3, [sp, #0]
 8008316:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800831a:	b292      	uxth	r2, r2
 800831c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008320:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008324:	f8bd 3000 	ldrh.w	r3, [sp]
 8008328:	4581      	cmp	r9, r0
 800832a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800832e:	f84c 3b04 	str.w	r3, [ip], #4
 8008332:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008336:	d2db      	bcs.n	80082f0 <quorem+0x44>
 8008338:	f855 300b 	ldr.w	r3, [r5, fp]
 800833c:	b92b      	cbnz	r3, 800834a <quorem+0x9e>
 800833e:	9b01      	ldr	r3, [sp, #4]
 8008340:	3b04      	subs	r3, #4
 8008342:	429d      	cmp	r5, r3
 8008344:	461a      	mov	r2, r3
 8008346:	d32e      	bcc.n	80083a6 <quorem+0xfa>
 8008348:	613c      	str	r4, [r7, #16]
 800834a:	4638      	mov	r0, r7
 800834c:	f001 f998 	bl	8009680 <__mcmp>
 8008350:	2800      	cmp	r0, #0
 8008352:	db24      	blt.n	800839e <quorem+0xf2>
 8008354:	3601      	adds	r6, #1
 8008356:	4628      	mov	r0, r5
 8008358:	f04f 0c00 	mov.w	ip, #0
 800835c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008360:	f8d0 e000 	ldr.w	lr, [r0]
 8008364:	b293      	uxth	r3, r2
 8008366:	ebac 0303 	sub.w	r3, ip, r3
 800836a:	0c12      	lsrs	r2, r2, #16
 800836c:	fa13 f38e 	uxtah	r3, r3, lr
 8008370:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008374:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008378:	b29b      	uxth	r3, r3
 800837a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800837e:	45c1      	cmp	r9, r8
 8008380:	f840 3b04 	str.w	r3, [r0], #4
 8008384:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008388:	d2e8      	bcs.n	800835c <quorem+0xb0>
 800838a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800838e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008392:	b922      	cbnz	r2, 800839e <quorem+0xf2>
 8008394:	3b04      	subs	r3, #4
 8008396:	429d      	cmp	r5, r3
 8008398:	461a      	mov	r2, r3
 800839a:	d30a      	bcc.n	80083b2 <quorem+0x106>
 800839c:	613c      	str	r4, [r7, #16]
 800839e:	4630      	mov	r0, r6
 80083a0:	b003      	add	sp, #12
 80083a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a6:	6812      	ldr	r2, [r2, #0]
 80083a8:	3b04      	subs	r3, #4
 80083aa:	2a00      	cmp	r2, #0
 80083ac:	d1cc      	bne.n	8008348 <quorem+0x9c>
 80083ae:	3c01      	subs	r4, #1
 80083b0:	e7c7      	b.n	8008342 <quorem+0x96>
 80083b2:	6812      	ldr	r2, [r2, #0]
 80083b4:	3b04      	subs	r3, #4
 80083b6:	2a00      	cmp	r2, #0
 80083b8:	d1f0      	bne.n	800839c <quorem+0xf0>
 80083ba:	3c01      	subs	r4, #1
 80083bc:	e7eb      	b.n	8008396 <quorem+0xea>
 80083be:	2000      	movs	r0, #0
 80083c0:	e7ee      	b.n	80083a0 <quorem+0xf4>
 80083c2:	0000      	movs	r0, r0
 80083c4:	0000      	movs	r0, r0
	...

080083c8 <_dtoa_r>:
 80083c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083cc:	ed2d 8b04 	vpush	{d8-d9}
 80083d0:	ec57 6b10 	vmov	r6, r7, d0
 80083d4:	b093      	sub	sp, #76	; 0x4c
 80083d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80083d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80083dc:	9106      	str	r1, [sp, #24]
 80083de:	ee10 aa10 	vmov	sl, s0
 80083e2:	4604      	mov	r4, r0
 80083e4:	9209      	str	r2, [sp, #36]	; 0x24
 80083e6:	930c      	str	r3, [sp, #48]	; 0x30
 80083e8:	46bb      	mov	fp, r7
 80083ea:	b975      	cbnz	r5, 800840a <_dtoa_r+0x42>
 80083ec:	2010      	movs	r0, #16
 80083ee:	f000 feb1 	bl	8009154 <malloc>
 80083f2:	4602      	mov	r2, r0
 80083f4:	6260      	str	r0, [r4, #36]	; 0x24
 80083f6:	b920      	cbnz	r0, 8008402 <_dtoa_r+0x3a>
 80083f8:	4ba7      	ldr	r3, [pc, #668]	; (8008698 <_dtoa_r+0x2d0>)
 80083fa:	21ea      	movs	r1, #234	; 0xea
 80083fc:	48a7      	ldr	r0, [pc, #668]	; (800869c <_dtoa_r+0x2d4>)
 80083fe:	f001 fc11 	bl	8009c24 <__assert_func>
 8008402:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008406:	6005      	str	r5, [r0, #0]
 8008408:	60c5      	str	r5, [r0, #12]
 800840a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800840c:	6819      	ldr	r1, [r3, #0]
 800840e:	b151      	cbz	r1, 8008426 <_dtoa_r+0x5e>
 8008410:	685a      	ldr	r2, [r3, #4]
 8008412:	604a      	str	r2, [r1, #4]
 8008414:	2301      	movs	r3, #1
 8008416:	4093      	lsls	r3, r2
 8008418:	608b      	str	r3, [r1, #8]
 800841a:	4620      	mov	r0, r4
 800841c:	f000 feee 	bl	80091fc <_Bfree>
 8008420:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008422:	2200      	movs	r2, #0
 8008424:	601a      	str	r2, [r3, #0]
 8008426:	1e3b      	subs	r3, r7, #0
 8008428:	bfaa      	itet	ge
 800842a:	2300      	movge	r3, #0
 800842c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008430:	f8c8 3000 	strge.w	r3, [r8]
 8008434:	4b9a      	ldr	r3, [pc, #616]	; (80086a0 <_dtoa_r+0x2d8>)
 8008436:	bfbc      	itt	lt
 8008438:	2201      	movlt	r2, #1
 800843a:	f8c8 2000 	strlt.w	r2, [r8]
 800843e:	ea33 030b 	bics.w	r3, r3, fp
 8008442:	d11b      	bne.n	800847c <_dtoa_r+0xb4>
 8008444:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008446:	f242 730f 	movw	r3, #9999	; 0x270f
 800844a:	6013      	str	r3, [r2, #0]
 800844c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008450:	4333      	orrs	r3, r6
 8008452:	f000 8592 	beq.w	8008f7a <_dtoa_r+0xbb2>
 8008456:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008458:	b963      	cbnz	r3, 8008474 <_dtoa_r+0xac>
 800845a:	4b92      	ldr	r3, [pc, #584]	; (80086a4 <_dtoa_r+0x2dc>)
 800845c:	e022      	b.n	80084a4 <_dtoa_r+0xdc>
 800845e:	4b92      	ldr	r3, [pc, #584]	; (80086a8 <_dtoa_r+0x2e0>)
 8008460:	9301      	str	r3, [sp, #4]
 8008462:	3308      	adds	r3, #8
 8008464:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008466:	6013      	str	r3, [r2, #0]
 8008468:	9801      	ldr	r0, [sp, #4]
 800846a:	b013      	add	sp, #76	; 0x4c
 800846c:	ecbd 8b04 	vpop	{d8-d9}
 8008470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008474:	4b8b      	ldr	r3, [pc, #556]	; (80086a4 <_dtoa_r+0x2dc>)
 8008476:	9301      	str	r3, [sp, #4]
 8008478:	3303      	adds	r3, #3
 800847a:	e7f3      	b.n	8008464 <_dtoa_r+0x9c>
 800847c:	2200      	movs	r2, #0
 800847e:	2300      	movs	r3, #0
 8008480:	4650      	mov	r0, sl
 8008482:	4659      	mov	r1, fp
 8008484:	f7f8 fb28 	bl	8000ad8 <__aeabi_dcmpeq>
 8008488:	ec4b ab19 	vmov	d9, sl, fp
 800848c:	4680      	mov	r8, r0
 800848e:	b158      	cbz	r0, 80084a8 <_dtoa_r+0xe0>
 8008490:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008492:	2301      	movs	r3, #1
 8008494:	6013      	str	r3, [r2, #0]
 8008496:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008498:	2b00      	cmp	r3, #0
 800849a:	f000 856b 	beq.w	8008f74 <_dtoa_r+0xbac>
 800849e:	4883      	ldr	r0, [pc, #524]	; (80086ac <_dtoa_r+0x2e4>)
 80084a0:	6018      	str	r0, [r3, #0]
 80084a2:	1e43      	subs	r3, r0, #1
 80084a4:	9301      	str	r3, [sp, #4]
 80084a6:	e7df      	b.n	8008468 <_dtoa_r+0xa0>
 80084a8:	ec4b ab10 	vmov	d0, sl, fp
 80084ac:	aa10      	add	r2, sp, #64	; 0x40
 80084ae:	a911      	add	r1, sp, #68	; 0x44
 80084b0:	4620      	mov	r0, r4
 80084b2:	f001 f98b 	bl	80097cc <__d2b>
 80084b6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80084ba:	ee08 0a10 	vmov	s16, r0
 80084be:	2d00      	cmp	r5, #0
 80084c0:	f000 8084 	beq.w	80085cc <_dtoa_r+0x204>
 80084c4:	ee19 3a90 	vmov	r3, s19
 80084c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084cc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80084d0:	4656      	mov	r6, sl
 80084d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80084d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80084da:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80084de:	4b74      	ldr	r3, [pc, #464]	; (80086b0 <_dtoa_r+0x2e8>)
 80084e0:	2200      	movs	r2, #0
 80084e2:	4630      	mov	r0, r6
 80084e4:	4639      	mov	r1, r7
 80084e6:	f7f7 fed7 	bl	8000298 <__aeabi_dsub>
 80084ea:	a365      	add	r3, pc, #404	; (adr r3, 8008680 <_dtoa_r+0x2b8>)
 80084ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f0:	f7f8 f88a 	bl	8000608 <__aeabi_dmul>
 80084f4:	a364      	add	r3, pc, #400	; (adr r3, 8008688 <_dtoa_r+0x2c0>)
 80084f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fa:	f7f7 fecf 	bl	800029c <__adddf3>
 80084fe:	4606      	mov	r6, r0
 8008500:	4628      	mov	r0, r5
 8008502:	460f      	mov	r7, r1
 8008504:	f7f8 f816 	bl	8000534 <__aeabi_i2d>
 8008508:	a361      	add	r3, pc, #388	; (adr r3, 8008690 <_dtoa_r+0x2c8>)
 800850a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850e:	f7f8 f87b 	bl	8000608 <__aeabi_dmul>
 8008512:	4602      	mov	r2, r0
 8008514:	460b      	mov	r3, r1
 8008516:	4630      	mov	r0, r6
 8008518:	4639      	mov	r1, r7
 800851a:	f7f7 febf 	bl	800029c <__adddf3>
 800851e:	4606      	mov	r6, r0
 8008520:	460f      	mov	r7, r1
 8008522:	f7f8 fb21 	bl	8000b68 <__aeabi_d2iz>
 8008526:	2200      	movs	r2, #0
 8008528:	9000      	str	r0, [sp, #0]
 800852a:	2300      	movs	r3, #0
 800852c:	4630      	mov	r0, r6
 800852e:	4639      	mov	r1, r7
 8008530:	f7f8 fadc 	bl	8000aec <__aeabi_dcmplt>
 8008534:	b150      	cbz	r0, 800854c <_dtoa_r+0x184>
 8008536:	9800      	ldr	r0, [sp, #0]
 8008538:	f7f7 fffc 	bl	8000534 <__aeabi_i2d>
 800853c:	4632      	mov	r2, r6
 800853e:	463b      	mov	r3, r7
 8008540:	f7f8 faca 	bl	8000ad8 <__aeabi_dcmpeq>
 8008544:	b910      	cbnz	r0, 800854c <_dtoa_r+0x184>
 8008546:	9b00      	ldr	r3, [sp, #0]
 8008548:	3b01      	subs	r3, #1
 800854a:	9300      	str	r3, [sp, #0]
 800854c:	9b00      	ldr	r3, [sp, #0]
 800854e:	2b16      	cmp	r3, #22
 8008550:	d85a      	bhi.n	8008608 <_dtoa_r+0x240>
 8008552:	9a00      	ldr	r2, [sp, #0]
 8008554:	4b57      	ldr	r3, [pc, #348]	; (80086b4 <_dtoa_r+0x2ec>)
 8008556:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800855a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800855e:	ec51 0b19 	vmov	r0, r1, d9
 8008562:	f7f8 fac3 	bl	8000aec <__aeabi_dcmplt>
 8008566:	2800      	cmp	r0, #0
 8008568:	d050      	beq.n	800860c <_dtoa_r+0x244>
 800856a:	9b00      	ldr	r3, [sp, #0]
 800856c:	3b01      	subs	r3, #1
 800856e:	9300      	str	r3, [sp, #0]
 8008570:	2300      	movs	r3, #0
 8008572:	930b      	str	r3, [sp, #44]	; 0x2c
 8008574:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008576:	1b5d      	subs	r5, r3, r5
 8008578:	1e6b      	subs	r3, r5, #1
 800857a:	9305      	str	r3, [sp, #20]
 800857c:	bf45      	ittet	mi
 800857e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008582:	9304      	strmi	r3, [sp, #16]
 8008584:	2300      	movpl	r3, #0
 8008586:	2300      	movmi	r3, #0
 8008588:	bf4c      	ite	mi
 800858a:	9305      	strmi	r3, [sp, #20]
 800858c:	9304      	strpl	r3, [sp, #16]
 800858e:	9b00      	ldr	r3, [sp, #0]
 8008590:	2b00      	cmp	r3, #0
 8008592:	db3d      	blt.n	8008610 <_dtoa_r+0x248>
 8008594:	9b05      	ldr	r3, [sp, #20]
 8008596:	9a00      	ldr	r2, [sp, #0]
 8008598:	920a      	str	r2, [sp, #40]	; 0x28
 800859a:	4413      	add	r3, r2
 800859c:	9305      	str	r3, [sp, #20]
 800859e:	2300      	movs	r3, #0
 80085a0:	9307      	str	r3, [sp, #28]
 80085a2:	9b06      	ldr	r3, [sp, #24]
 80085a4:	2b09      	cmp	r3, #9
 80085a6:	f200 8089 	bhi.w	80086bc <_dtoa_r+0x2f4>
 80085aa:	2b05      	cmp	r3, #5
 80085ac:	bfc4      	itt	gt
 80085ae:	3b04      	subgt	r3, #4
 80085b0:	9306      	strgt	r3, [sp, #24]
 80085b2:	9b06      	ldr	r3, [sp, #24]
 80085b4:	f1a3 0302 	sub.w	r3, r3, #2
 80085b8:	bfcc      	ite	gt
 80085ba:	2500      	movgt	r5, #0
 80085bc:	2501      	movle	r5, #1
 80085be:	2b03      	cmp	r3, #3
 80085c0:	f200 8087 	bhi.w	80086d2 <_dtoa_r+0x30a>
 80085c4:	e8df f003 	tbb	[pc, r3]
 80085c8:	59383a2d 	.word	0x59383a2d
 80085cc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80085d0:	441d      	add	r5, r3
 80085d2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80085d6:	2b20      	cmp	r3, #32
 80085d8:	bfc1      	itttt	gt
 80085da:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80085de:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80085e2:	fa0b f303 	lslgt.w	r3, fp, r3
 80085e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80085ea:	bfda      	itte	le
 80085ec:	f1c3 0320 	rsble	r3, r3, #32
 80085f0:	fa06 f003 	lslle.w	r0, r6, r3
 80085f4:	4318      	orrgt	r0, r3
 80085f6:	f7f7 ff8d 	bl	8000514 <__aeabi_ui2d>
 80085fa:	2301      	movs	r3, #1
 80085fc:	4606      	mov	r6, r0
 80085fe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008602:	3d01      	subs	r5, #1
 8008604:	930e      	str	r3, [sp, #56]	; 0x38
 8008606:	e76a      	b.n	80084de <_dtoa_r+0x116>
 8008608:	2301      	movs	r3, #1
 800860a:	e7b2      	b.n	8008572 <_dtoa_r+0x1aa>
 800860c:	900b      	str	r0, [sp, #44]	; 0x2c
 800860e:	e7b1      	b.n	8008574 <_dtoa_r+0x1ac>
 8008610:	9b04      	ldr	r3, [sp, #16]
 8008612:	9a00      	ldr	r2, [sp, #0]
 8008614:	1a9b      	subs	r3, r3, r2
 8008616:	9304      	str	r3, [sp, #16]
 8008618:	4253      	negs	r3, r2
 800861a:	9307      	str	r3, [sp, #28]
 800861c:	2300      	movs	r3, #0
 800861e:	930a      	str	r3, [sp, #40]	; 0x28
 8008620:	e7bf      	b.n	80085a2 <_dtoa_r+0x1da>
 8008622:	2300      	movs	r3, #0
 8008624:	9308      	str	r3, [sp, #32]
 8008626:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008628:	2b00      	cmp	r3, #0
 800862a:	dc55      	bgt.n	80086d8 <_dtoa_r+0x310>
 800862c:	2301      	movs	r3, #1
 800862e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008632:	461a      	mov	r2, r3
 8008634:	9209      	str	r2, [sp, #36]	; 0x24
 8008636:	e00c      	b.n	8008652 <_dtoa_r+0x28a>
 8008638:	2301      	movs	r3, #1
 800863a:	e7f3      	b.n	8008624 <_dtoa_r+0x25c>
 800863c:	2300      	movs	r3, #0
 800863e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008640:	9308      	str	r3, [sp, #32]
 8008642:	9b00      	ldr	r3, [sp, #0]
 8008644:	4413      	add	r3, r2
 8008646:	9302      	str	r3, [sp, #8]
 8008648:	3301      	adds	r3, #1
 800864a:	2b01      	cmp	r3, #1
 800864c:	9303      	str	r3, [sp, #12]
 800864e:	bfb8      	it	lt
 8008650:	2301      	movlt	r3, #1
 8008652:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008654:	2200      	movs	r2, #0
 8008656:	6042      	str	r2, [r0, #4]
 8008658:	2204      	movs	r2, #4
 800865a:	f102 0614 	add.w	r6, r2, #20
 800865e:	429e      	cmp	r6, r3
 8008660:	6841      	ldr	r1, [r0, #4]
 8008662:	d93d      	bls.n	80086e0 <_dtoa_r+0x318>
 8008664:	4620      	mov	r0, r4
 8008666:	f000 fd89 	bl	800917c <_Balloc>
 800866a:	9001      	str	r0, [sp, #4]
 800866c:	2800      	cmp	r0, #0
 800866e:	d13b      	bne.n	80086e8 <_dtoa_r+0x320>
 8008670:	4b11      	ldr	r3, [pc, #68]	; (80086b8 <_dtoa_r+0x2f0>)
 8008672:	4602      	mov	r2, r0
 8008674:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008678:	e6c0      	b.n	80083fc <_dtoa_r+0x34>
 800867a:	2301      	movs	r3, #1
 800867c:	e7df      	b.n	800863e <_dtoa_r+0x276>
 800867e:	bf00      	nop
 8008680:	636f4361 	.word	0x636f4361
 8008684:	3fd287a7 	.word	0x3fd287a7
 8008688:	8b60c8b3 	.word	0x8b60c8b3
 800868c:	3fc68a28 	.word	0x3fc68a28
 8008690:	509f79fb 	.word	0x509f79fb
 8008694:	3fd34413 	.word	0x3fd34413
 8008698:	0800a4b5 	.word	0x0800a4b5
 800869c:	0800a4cc 	.word	0x0800a4cc
 80086a0:	7ff00000 	.word	0x7ff00000
 80086a4:	0800a4b1 	.word	0x0800a4b1
 80086a8:	0800a4a8 	.word	0x0800a4a8
 80086ac:	0800a485 	.word	0x0800a485
 80086b0:	3ff80000 	.word	0x3ff80000
 80086b4:	0800a5c0 	.word	0x0800a5c0
 80086b8:	0800a527 	.word	0x0800a527
 80086bc:	2501      	movs	r5, #1
 80086be:	2300      	movs	r3, #0
 80086c0:	9306      	str	r3, [sp, #24]
 80086c2:	9508      	str	r5, [sp, #32]
 80086c4:	f04f 33ff 	mov.w	r3, #4294967295
 80086c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80086cc:	2200      	movs	r2, #0
 80086ce:	2312      	movs	r3, #18
 80086d0:	e7b0      	b.n	8008634 <_dtoa_r+0x26c>
 80086d2:	2301      	movs	r3, #1
 80086d4:	9308      	str	r3, [sp, #32]
 80086d6:	e7f5      	b.n	80086c4 <_dtoa_r+0x2fc>
 80086d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80086de:	e7b8      	b.n	8008652 <_dtoa_r+0x28a>
 80086e0:	3101      	adds	r1, #1
 80086e2:	6041      	str	r1, [r0, #4]
 80086e4:	0052      	lsls	r2, r2, #1
 80086e6:	e7b8      	b.n	800865a <_dtoa_r+0x292>
 80086e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086ea:	9a01      	ldr	r2, [sp, #4]
 80086ec:	601a      	str	r2, [r3, #0]
 80086ee:	9b03      	ldr	r3, [sp, #12]
 80086f0:	2b0e      	cmp	r3, #14
 80086f2:	f200 809d 	bhi.w	8008830 <_dtoa_r+0x468>
 80086f6:	2d00      	cmp	r5, #0
 80086f8:	f000 809a 	beq.w	8008830 <_dtoa_r+0x468>
 80086fc:	9b00      	ldr	r3, [sp, #0]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	dd32      	ble.n	8008768 <_dtoa_r+0x3a0>
 8008702:	4ab7      	ldr	r2, [pc, #732]	; (80089e0 <_dtoa_r+0x618>)
 8008704:	f003 030f 	and.w	r3, r3, #15
 8008708:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800870c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008710:	9b00      	ldr	r3, [sp, #0]
 8008712:	05d8      	lsls	r0, r3, #23
 8008714:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008718:	d516      	bpl.n	8008748 <_dtoa_r+0x380>
 800871a:	4bb2      	ldr	r3, [pc, #712]	; (80089e4 <_dtoa_r+0x61c>)
 800871c:	ec51 0b19 	vmov	r0, r1, d9
 8008720:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008724:	f7f8 f89a 	bl	800085c <__aeabi_ddiv>
 8008728:	f007 070f 	and.w	r7, r7, #15
 800872c:	4682      	mov	sl, r0
 800872e:	468b      	mov	fp, r1
 8008730:	2503      	movs	r5, #3
 8008732:	4eac      	ldr	r6, [pc, #688]	; (80089e4 <_dtoa_r+0x61c>)
 8008734:	b957      	cbnz	r7, 800874c <_dtoa_r+0x384>
 8008736:	4642      	mov	r2, r8
 8008738:	464b      	mov	r3, r9
 800873a:	4650      	mov	r0, sl
 800873c:	4659      	mov	r1, fp
 800873e:	f7f8 f88d 	bl	800085c <__aeabi_ddiv>
 8008742:	4682      	mov	sl, r0
 8008744:	468b      	mov	fp, r1
 8008746:	e028      	b.n	800879a <_dtoa_r+0x3d2>
 8008748:	2502      	movs	r5, #2
 800874a:	e7f2      	b.n	8008732 <_dtoa_r+0x36a>
 800874c:	07f9      	lsls	r1, r7, #31
 800874e:	d508      	bpl.n	8008762 <_dtoa_r+0x39a>
 8008750:	4640      	mov	r0, r8
 8008752:	4649      	mov	r1, r9
 8008754:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008758:	f7f7 ff56 	bl	8000608 <__aeabi_dmul>
 800875c:	3501      	adds	r5, #1
 800875e:	4680      	mov	r8, r0
 8008760:	4689      	mov	r9, r1
 8008762:	107f      	asrs	r7, r7, #1
 8008764:	3608      	adds	r6, #8
 8008766:	e7e5      	b.n	8008734 <_dtoa_r+0x36c>
 8008768:	f000 809b 	beq.w	80088a2 <_dtoa_r+0x4da>
 800876c:	9b00      	ldr	r3, [sp, #0]
 800876e:	4f9d      	ldr	r7, [pc, #628]	; (80089e4 <_dtoa_r+0x61c>)
 8008770:	425e      	negs	r6, r3
 8008772:	4b9b      	ldr	r3, [pc, #620]	; (80089e0 <_dtoa_r+0x618>)
 8008774:	f006 020f 	and.w	r2, r6, #15
 8008778:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800877c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008780:	ec51 0b19 	vmov	r0, r1, d9
 8008784:	f7f7 ff40 	bl	8000608 <__aeabi_dmul>
 8008788:	1136      	asrs	r6, r6, #4
 800878a:	4682      	mov	sl, r0
 800878c:	468b      	mov	fp, r1
 800878e:	2300      	movs	r3, #0
 8008790:	2502      	movs	r5, #2
 8008792:	2e00      	cmp	r6, #0
 8008794:	d17a      	bne.n	800888c <_dtoa_r+0x4c4>
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1d3      	bne.n	8008742 <_dtoa_r+0x37a>
 800879a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800879c:	2b00      	cmp	r3, #0
 800879e:	f000 8082 	beq.w	80088a6 <_dtoa_r+0x4de>
 80087a2:	4b91      	ldr	r3, [pc, #580]	; (80089e8 <_dtoa_r+0x620>)
 80087a4:	2200      	movs	r2, #0
 80087a6:	4650      	mov	r0, sl
 80087a8:	4659      	mov	r1, fp
 80087aa:	f7f8 f99f 	bl	8000aec <__aeabi_dcmplt>
 80087ae:	2800      	cmp	r0, #0
 80087b0:	d079      	beq.n	80088a6 <_dtoa_r+0x4de>
 80087b2:	9b03      	ldr	r3, [sp, #12]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d076      	beq.n	80088a6 <_dtoa_r+0x4de>
 80087b8:	9b02      	ldr	r3, [sp, #8]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	dd36      	ble.n	800882c <_dtoa_r+0x464>
 80087be:	9b00      	ldr	r3, [sp, #0]
 80087c0:	4650      	mov	r0, sl
 80087c2:	4659      	mov	r1, fp
 80087c4:	1e5f      	subs	r7, r3, #1
 80087c6:	2200      	movs	r2, #0
 80087c8:	4b88      	ldr	r3, [pc, #544]	; (80089ec <_dtoa_r+0x624>)
 80087ca:	f7f7 ff1d 	bl	8000608 <__aeabi_dmul>
 80087ce:	9e02      	ldr	r6, [sp, #8]
 80087d0:	4682      	mov	sl, r0
 80087d2:	468b      	mov	fp, r1
 80087d4:	3501      	adds	r5, #1
 80087d6:	4628      	mov	r0, r5
 80087d8:	f7f7 feac 	bl	8000534 <__aeabi_i2d>
 80087dc:	4652      	mov	r2, sl
 80087de:	465b      	mov	r3, fp
 80087e0:	f7f7 ff12 	bl	8000608 <__aeabi_dmul>
 80087e4:	4b82      	ldr	r3, [pc, #520]	; (80089f0 <_dtoa_r+0x628>)
 80087e6:	2200      	movs	r2, #0
 80087e8:	f7f7 fd58 	bl	800029c <__adddf3>
 80087ec:	46d0      	mov	r8, sl
 80087ee:	46d9      	mov	r9, fp
 80087f0:	4682      	mov	sl, r0
 80087f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80087f6:	2e00      	cmp	r6, #0
 80087f8:	d158      	bne.n	80088ac <_dtoa_r+0x4e4>
 80087fa:	4b7e      	ldr	r3, [pc, #504]	; (80089f4 <_dtoa_r+0x62c>)
 80087fc:	2200      	movs	r2, #0
 80087fe:	4640      	mov	r0, r8
 8008800:	4649      	mov	r1, r9
 8008802:	f7f7 fd49 	bl	8000298 <__aeabi_dsub>
 8008806:	4652      	mov	r2, sl
 8008808:	465b      	mov	r3, fp
 800880a:	4680      	mov	r8, r0
 800880c:	4689      	mov	r9, r1
 800880e:	f7f8 f98b 	bl	8000b28 <__aeabi_dcmpgt>
 8008812:	2800      	cmp	r0, #0
 8008814:	f040 8295 	bne.w	8008d42 <_dtoa_r+0x97a>
 8008818:	4652      	mov	r2, sl
 800881a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800881e:	4640      	mov	r0, r8
 8008820:	4649      	mov	r1, r9
 8008822:	f7f8 f963 	bl	8000aec <__aeabi_dcmplt>
 8008826:	2800      	cmp	r0, #0
 8008828:	f040 8289 	bne.w	8008d3e <_dtoa_r+0x976>
 800882c:	ec5b ab19 	vmov	sl, fp, d9
 8008830:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008832:	2b00      	cmp	r3, #0
 8008834:	f2c0 8148 	blt.w	8008ac8 <_dtoa_r+0x700>
 8008838:	9a00      	ldr	r2, [sp, #0]
 800883a:	2a0e      	cmp	r2, #14
 800883c:	f300 8144 	bgt.w	8008ac8 <_dtoa_r+0x700>
 8008840:	4b67      	ldr	r3, [pc, #412]	; (80089e0 <_dtoa_r+0x618>)
 8008842:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008846:	e9d3 8900 	ldrd	r8, r9, [r3]
 800884a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800884c:	2b00      	cmp	r3, #0
 800884e:	f280 80d5 	bge.w	80089fc <_dtoa_r+0x634>
 8008852:	9b03      	ldr	r3, [sp, #12]
 8008854:	2b00      	cmp	r3, #0
 8008856:	f300 80d1 	bgt.w	80089fc <_dtoa_r+0x634>
 800885a:	f040 826f 	bne.w	8008d3c <_dtoa_r+0x974>
 800885e:	4b65      	ldr	r3, [pc, #404]	; (80089f4 <_dtoa_r+0x62c>)
 8008860:	2200      	movs	r2, #0
 8008862:	4640      	mov	r0, r8
 8008864:	4649      	mov	r1, r9
 8008866:	f7f7 fecf 	bl	8000608 <__aeabi_dmul>
 800886a:	4652      	mov	r2, sl
 800886c:	465b      	mov	r3, fp
 800886e:	f7f8 f951 	bl	8000b14 <__aeabi_dcmpge>
 8008872:	9e03      	ldr	r6, [sp, #12]
 8008874:	4637      	mov	r7, r6
 8008876:	2800      	cmp	r0, #0
 8008878:	f040 8245 	bne.w	8008d06 <_dtoa_r+0x93e>
 800887c:	9d01      	ldr	r5, [sp, #4]
 800887e:	2331      	movs	r3, #49	; 0x31
 8008880:	f805 3b01 	strb.w	r3, [r5], #1
 8008884:	9b00      	ldr	r3, [sp, #0]
 8008886:	3301      	adds	r3, #1
 8008888:	9300      	str	r3, [sp, #0]
 800888a:	e240      	b.n	8008d0e <_dtoa_r+0x946>
 800888c:	07f2      	lsls	r2, r6, #31
 800888e:	d505      	bpl.n	800889c <_dtoa_r+0x4d4>
 8008890:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008894:	f7f7 feb8 	bl	8000608 <__aeabi_dmul>
 8008898:	3501      	adds	r5, #1
 800889a:	2301      	movs	r3, #1
 800889c:	1076      	asrs	r6, r6, #1
 800889e:	3708      	adds	r7, #8
 80088a0:	e777      	b.n	8008792 <_dtoa_r+0x3ca>
 80088a2:	2502      	movs	r5, #2
 80088a4:	e779      	b.n	800879a <_dtoa_r+0x3d2>
 80088a6:	9f00      	ldr	r7, [sp, #0]
 80088a8:	9e03      	ldr	r6, [sp, #12]
 80088aa:	e794      	b.n	80087d6 <_dtoa_r+0x40e>
 80088ac:	9901      	ldr	r1, [sp, #4]
 80088ae:	4b4c      	ldr	r3, [pc, #304]	; (80089e0 <_dtoa_r+0x618>)
 80088b0:	4431      	add	r1, r6
 80088b2:	910d      	str	r1, [sp, #52]	; 0x34
 80088b4:	9908      	ldr	r1, [sp, #32]
 80088b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80088ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80088be:	2900      	cmp	r1, #0
 80088c0:	d043      	beq.n	800894a <_dtoa_r+0x582>
 80088c2:	494d      	ldr	r1, [pc, #308]	; (80089f8 <_dtoa_r+0x630>)
 80088c4:	2000      	movs	r0, #0
 80088c6:	f7f7 ffc9 	bl	800085c <__aeabi_ddiv>
 80088ca:	4652      	mov	r2, sl
 80088cc:	465b      	mov	r3, fp
 80088ce:	f7f7 fce3 	bl	8000298 <__aeabi_dsub>
 80088d2:	9d01      	ldr	r5, [sp, #4]
 80088d4:	4682      	mov	sl, r0
 80088d6:	468b      	mov	fp, r1
 80088d8:	4649      	mov	r1, r9
 80088da:	4640      	mov	r0, r8
 80088dc:	f7f8 f944 	bl	8000b68 <__aeabi_d2iz>
 80088e0:	4606      	mov	r6, r0
 80088e2:	f7f7 fe27 	bl	8000534 <__aeabi_i2d>
 80088e6:	4602      	mov	r2, r0
 80088e8:	460b      	mov	r3, r1
 80088ea:	4640      	mov	r0, r8
 80088ec:	4649      	mov	r1, r9
 80088ee:	f7f7 fcd3 	bl	8000298 <__aeabi_dsub>
 80088f2:	3630      	adds	r6, #48	; 0x30
 80088f4:	f805 6b01 	strb.w	r6, [r5], #1
 80088f8:	4652      	mov	r2, sl
 80088fa:	465b      	mov	r3, fp
 80088fc:	4680      	mov	r8, r0
 80088fe:	4689      	mov	r9, r1
 8008900:	f7f8 f8f4 	bl	8000aec <__aeabi_dcmplt>
 8008904:	2800      	cmp	r0, #0
 8008906:	d163      	bne.n	80089d0 <_dtoa_r+0x608>
 8008908:	4642      	mov	r2, r8
 800890a:	464b      	mov	r3, r9
 800890c:	4936      	ldr	r1, [pc, #216]	; (80089e8 <_dtoa_r+0x620>)
 800890e:	2000      	movs	r0, #0
 8008910:	f7f7 fcc2 	bl	8000298 <__aeabi_dsub>
 8008914:	4652      	mov	r2, sl
 8008916:	465b      	mov	r3, fp
 8008918:	f7f8 f8e8 	bl	8000aec <__aeabi_dcmplt>
 800891c:	2800      	cmp	r0, #0
 800891e:	f040 80b5 	bne.w	8008a8c <_dtoa_r+0x6c4>
 8008922:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008924:	429d      	cmp	r5, r3
 8008926:	d081      	beq.n	800882c <_dtoa_r+0x464>
 8008928:	4b30      	ldr	r3, [pc, #192]	; (80089ec <_dtoa_r+0x624>)
 800892a:	2200      	movs	r2, #0
 800892c:	4650      	mov	r0, sl
 800892e:	4659      	mov	r1, fp
 8008930:	f7f7 fe6a 	bl	8000608 <__aeabi_dmul>
 8008934:	4b2d      	ldr	r3, [pc, #180]	; (80089ec <_dtoa_r+0x624>)
 8008936:	4682      	mov	sl, r0
 8008938:	468b      	mov	fp, r1
 800893a:	4640      	mov	r0, r8
 800893c:	4649      	mov	r1, r9
 800893e:	2200      	movs	r2, #0
 8008940:	f7f7 fe62 	bl	8000608 <__aeabi_dmul>
 8008944:	4680      	mov	r8, r0
 8008946:	4689      	mov	r9, r1
 8008948:	e7c6      	b.n	80088d8 <_dtoa_r+0x510>
 800894a:	4650      	mov	r0, sl
 800894c:	4659      	mov	r1, fp
 800894e:	f7f7 fe5b 	bl	8000608 <__aeabi_dmul>
 8008952:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008954:	9d01      	ldr	r5, [sp, #4]
 8008956:	930f      	str	r3, [sp, #60]	; 0x3c
 8008958:	4682      	mov	sl, r0
 800895a:	468b      	mov	fp, r1
 800895c:	4649      	mov	r1, r9
 800895e:	4640      	mov	r0, r8
 8008960:	f7f8 f902 	bl	8000b68 <__aeabi_d2iz>
 8008964:	4606      	mov	r6, r0
 8008966:	f7f7 fde5 	bl	8000534 <__aeabi_i2d>
 800896a:	3630      	adds	r6, #48	; 0x30
 800896c:	4602      	mov	r2, r0
 800896e:	460b      	mov	r3, r1
 8008970:	4640      	mov	r0, r8
 8008972:	4649      	mov	r1, r9
 8008974:	f7f7 fc90 	bl	8000298 <__aeabi_dsub>
 8008978:	f805 6b01 	strb.w	r6, [r5], #1
 800897c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800897e:	429d      	cmp	r5, r3
 8008980:	4680      	mov	r8, r0
 8008982:	4689      	mov	r9, r1
 8008984:	f04f 0200 	mov.w	r2, #0
 8008988:	d124      	bne.n	80089d4 <_dtoa_r+0x60c>
 800898a:	4b1b      	ldr	r3, [pc, #108]	; (80089f8 <_dtoa_r+0x630>)
 800898c:	4650      	mov	r0, sl
 800898e:	4659      	mov	r1, fp
 8008990:	f7f7 fc84 	bl	800029c <__adddf3>
 8008994:	4602      	mov	r2, r0
 8008996:	460b      	mov	r3, r1
 8008998:	4640      	mov	r0, r8
 800899a:	4649      	mov	r1, r9
 800899c:	f7f8 f8c4 	bl	8000b28 <__aeabi_dcmpgt>
 80089a0:	2800      	cmp	r0, #0
 80089a2:	d173      	bne.n	8008a8c <_dtoa_r+0x6c4>
 80089a4:	4652      	mov	r2, sl
 80089a6:	465b      	mov	r3, fp
 80089a8:	4913      	ldr	r1, [pc, #76]	; (80089f8 <_dtoa_r+0x630>)
 80089aa:	2000      	movs	r0, #0
 80089ac:	f7f7 fc74 	bl	8000298 <__aeabi_dsub>
 80089b0:	4602      	mov	r2, r0
 80089b2:	460b      	mov	r3, r1
 80089b4:	4640      	mov	r0, r8
 80089b6:	4649      	mov	r1, r9
 80089b8:	f7f8 f898 	bl	8000aec <__aeabi_dcmplt>
 80089bc:	2800      	cmp	r0, #0
 80089be:	f43f af35 	beq.w	800882c <_dtoa_r+0x464>
 80089c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80089c4:	1e6b      	subs	r3, r5, #1
 80089c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80089c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80089cc:	2b30      	cmp	r3, #48	; 0x30
 80089ce:	d0f8      	beq.n	80089c2 <_dtoa_r+0x5fa>
 80089d0:	9700      	str	r7, [sp, #0]
 80089d2:	e049      	b.n	8008a68 <_dtoa_r+0x6a0>
 80089d4:	4b05      	ldr	r3, [pc, #20]	; (80089ec <_dtoa_r+0x624>)
 80089d6:	f7f7 fe17 	bl	8000608 <__aeabi_dmul>
 80089da:	4680      	mov	r8, r0
 80089dc:	4689      	mov	r9, r1
 80089de:	e7bd      	b.n	800895c <_dtoa_r+0x594>
 80089e0:	0800a5c0 	.word	0x0800a5c0
 80089e4:	0800a598 	.word	0x0800a598
 80089e8:	3ff00000 	.word	0x3ff00000
 80089ec:	40240000 	.word	0x40240000
 80089f0:	401c0000 	.word	0x401c0000
 80089f4:	40140000 	.word	0x40140000
 80089f8:	3fe00000 	.word	0x3fe00000
 80089fc:	9d01      	ldr	r5, [sp, #4]
 80089fe:	4656      	mov	r6, sl
 8008a00:	465f      	mov	r7, fp
 8008a02:	4642      	mov	r2, r8
 8008a04:	464b      	mov	r3, r9
 8008a06:	4630      	mov	r0, r6
 8008a08:	4639      	mov	r1, r7
 8008a0a:	f7f7 ff27 	bl	800085c <__aeabi_ddiv>
 8008a0e:	f7f8 f8ab 	bl	8000b68 <__aeabi_d2iz>
 8008a12:	4682      	mov	sl, r0
 8008a14:	f7f7 fd8e 	bl	8000534 <__aeabi_i2d>
 8008a18:	4642      	mov	r2, r8
 8008a1a:	464b      	mov	r3, r9
 8008a1c:	f7f7 fdf4 	bl	8000608 <__aeabi_dmul>
 8008a20:	4602      	mov	r2, r0
 8008a22:	460b      	mov	r3, r1
 8008a24:	4630      	mov	r0, r6
 8008a26:	4639      	mov	r1, r7
 8008a28:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008a2c:	f7f7 fc34 	bl	8000298 <__aeabi_dsub>
 8008a30:	f805 6b01 	strb.w	r6, [r5], #1
 8008a34:	9e01      	ldr	r6, [sp, #4]
 8008a36:	9f03      	ldr	r7, [sp, #12]
 8008a38:	1bae      	subs	r6, r5, r6
 8008a3a:	42b7      	cmp	r7, r6
 8008a3c:	4602      	mov	r2, r0
 8008a3e:	460b      	mov	r3, r1
 8008a40:	d135      	bne.n	8008aae <_dtoa_r+0x6e6>
 8008a42:	f7f7 fc2b 	bl	800029c <__adddf3>
 8008a46:	4642      	mov	r2, r8
 8008a48:	464b      	mov	r3, r9
 8008a4a:	4606      	mov	r6, r0
 8008a4c:	460f      	mov	r7, r1
 8008a4e:	f7f8 f86b 	bl	8000b28 <__aeabi_dcmpgt>
 8008a52:	b9d0      	cbnz	r0, 8008a8a <_dtoa_r+0x6c2>
 8008a54:	4642      	mov	r2, r8
 8008a56:	464b      	mov	r3, r9
 8008a58:	4630      	mov	r0, r6
 8008a5a:	4639      	mov	r1, r7
 8008a5c:	f7f8 f83c 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a60:	b110      	cbz	r0, 8008a68 <_dtoa_r+0x6a0>
 8008a62:	f01a 0f01 	tst.w	sl, #1
 8008a66:	d110      	bne.n	8008a8a <_dtoa_r+0x6c2>
 8008a68:	4620      	mov	r0, r4
 8008a6a:	ee18 1a10 	vmov	r1, s16
 8008a6e:	f000 fbc5 	bl	80091fc <_Bfree>
 8008a72:	2300      	movs	r3, #0
 8008a74:	9800      	ldr	r0, [sp, #0]
 8008a76:	702b      	strb	r3, [r5, #0]
 8008a78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a7a:	3001      	adds	r0, #1
 8008a7c:	6018      	str	r0, [r3, #0]
 8008a7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	f43f acf1 	beq.w	8008468 <_dtoa_r+0xa0>
 8008a86:	601d      	str	r5, [r3, #0]
 8008a88:	e4ee      	b.n	8008468 <_dtoa_r+0xa0>
 8008a8a:	9f00      	ldr	r7, [sp, #0]
 8008a8c:	462b      	mov	r3, r5
 8008a8e:	461d      	mov	r5, r3
 8008a90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a94:	2a39      	cmp	r2, #57	; 0x39
 8008a96:	d106      	bne.n	8008aa6 <_dtoa_r+0x6de>
 8008a98:	9a01      	ldr	r2, [sp, #4]
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	d1f7      	bne.n	8008a8e <_dtoa_r+0x6c6>
 8008a9e:	9901      	ldr	r1, [sp, #4]
 8008aa0:	2230      	movs	r2, #48	; 0x30
 8008aa2:	3701      	adds	r7, #1
 8008aa4:	700a      	strb	r2, [r1, #0]
 8008aa6:	781a      	ldrb	r2, [r3, #0]
 8008aa8:	3201      	adds	r2, #1
 8008aaa:	701a      	strb	r2, [r3, #0]
 8008aac:	e790      	b.n	80089d0 <_dtoa_r+0x608>
 8008aae:	4ba6      	ldr	r3, [pc, #664]	; (8008d48 <_dtoa_r+0x980>)
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f7f7 fda9 	bl	8000608 <__aeabi_dmul>
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	2300      	movs	r3, #0
 8008aba:	4606      	mov	r6, r0
 8008abc:	460f      	mov	r7, r1
 8008abe:	f7f8 f80b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ac2:	2800      	cmp	r0, #0
 8008ac4:	d09d      	beq.n	8008a02 <_dtoa_r+0x63a>
 8008ac6:	e7cf      	b.n	8008a68 <_dtoa_r+0x6a0>
 8008ac8:	9a08      	ldr	r2, [sp, #32]
 8008aca:	2a00      	cmp	r2, #0
 8008acc:	f000 80d7 	beq.w	8008c7e <_dtoa_r+0x8b6>
 8008ad0:	9a06      	ldr	r2, [sp, #24]
 8008ad2:	2a01      	cmp	r2, #1
 8008ad4:	f300 80ba 	bgt.w	8008c4c <_dtoa_r+0x884>
 8008ad8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008ada:	2a00      	cmp	r2, #0
 8008adc:	f000 80b2 	beq.w	8008c44 <_dtoa_r+0x87c>
 8008ae0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008ae4:	9e07      	ldr	r6, [sp, #28]
 8008ae6:	9d04      	ldr	r5, [sp, #16]
 8008ae8:	9a04      	ldr	r2, [sp, #16]
 8008aea:	441a      	add	r2, r3
 8008aec:	9204      	str	r2, [sp, #16]
 8008aee:	9a05      	ldr	r2, [sp, #20]
 8008af0:	2101      	movs	r1, #1
 8008af2:	441a      	add	r2, r3
 8008af4:	4620      	mov	r0, r4
 8008af6:	9205      	str	r2, [sp, #20]
 8008af8:	f000 fc38 	bl	800936c <__i2b>
 8008afc:	4607      	mov	r7, r0
 8008afe:	2d00      	cmp	r5, #0
 8008b00:	dd0c      	ble.n	8008b1c <_dtoa_r+0x754>
 8008b02:	9b05      	ldr	r3, [sp, #20]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	dd09      	ble.n	8008b1c <_dtoa_r+0x754>
 8008b08:	42ab      	cmp	r3, r5
 8008b0a:	9a04      	ldr	r2, [sp, #16]
 8008b0c:	bfa8      	it	ge
 8008b0e:	462b      	movge	r3, r5
 8008b10:	1ad2      	subs	r2, r2, r3
 8008b12:	9204      	str	r2, [sp, #16]
 8008b14:	9a05      	ldr	r2, [sp, #20]
 8008b16:	1aed      	subs	r5, r5, r3
 8008b18:	1ad3      	subs	r3, r2, r3
 8008b1a:	9305      	str	r3, [sp, #20]
 8008b1c:	9b07      	ldr	r3, [sp, #28]
 8008b1e:	b31b      	cbz	r3, 8008b68 <_dtoa_r+0x7a0>
 8008b20:	9b08      	ldr	r3, [sp, #32]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	f000 80af 	beq.w	8008c86 <_dtoa_r+0x8be>
 8008b28:	2e00      	cmp	r6, #0
 8008b2a:	dd13      	ble.n	8008b54 <_dtoa_r+0x78c>
 8008b2c:	4639      	mov	r1, r7
 8008b2e:	4632      	mov	r2, r6
 8008b30:	4620      	mov	r0, r4
 8008b32:	f000 fcdb 	bl	80094ec <__pow5mult>
 8008b36:	ee18 2a10 	vmov	r2, s16
 8008b3a:	4601      	mov	r1, r0
 8008b3c:	4607      	mov	r7, r0
 8008b3e:	4620      	mov	r0, r4
 8008b40:	f000 fc2a 	bl	8009398 <__multiply>
 8008b44:	ee18 1a10 	vmov	r1, s16
 8008b48:	4680      	mov	r8, r0
 8008b4a:	4620      	mov	r0, r4
 8008b4c:	f000 fb56 	bl	80091fc <_Bfree>
 8008b50:	ee08 8a10 	vmov	s16, r8
 8008b54:	9b07      	ldr	r3, [sp, #28]
 8008b56:	1b9a      	subs	r2, r3, r6
 8008b58:	d006      	beq.n	8008b68 <_dtoa_r+0x7a0>
 8008b5a:	ee18 1a10 	vmov	r1, s16
 8008b5e:	4620      	mov	r0, r4
 8008b60:	f000 fcc4 	bl	80094ec <__pow5mult>
 8008b64:	ee08 0a10 	vmov	s16, r0
 8008b68:	2101      	movs	r1, #1
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	f000 fbfe 	bl	800936c <__i2b>
 8008b70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	4606      	mov	r6, r0
 8008b76:	f340 8088 	ble.w	8008c8a <_dtoa_r+0x8c2>
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	4601      	mov	r1, r0
 8008b7e:	4620      	mov	r0, r4
 8008b80:	f000 fcb4 	bl	80094ec <__pow5mult>
 8008b84:	9b06      	ldr	r3, [sp, #24]
 8008b86:	2b01      	cmp	r3, #1
 8008b88:	4606      	mov	r6, r0
 8008b8a:	f340 8081 	ble.w	8008c90 <_dtoa_r+0x8c8>
 8008b8e:	f04f 0800 	mov.w	r8, #0
 8008b92:	6933      	ldr	r3, [r6, #16]
 8008b94:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008b98:	6918      	ldr	r0, [r3, #16]
 8008b9a:	f000 fb97 	bl	80092cc <__hi0bits>
 8008b9e:	f1c0 0020 	rsb	r0, r0, #32
 8008ba2:	9b05      	ldr	r3, [sp, #20]
 8008ba4:	4418      	add	r0, r3
 8008ba6:	f010 001f 	ands.w	r0, r0, #31
 8008baa:	f000 8092 	beq.w	8008cd2 <_dtoa_r+0x90a>
 8008bae:	f1c0 0320 	rsb	r3, r0, #32
 8008bb2:	2b04      	cmp	r3, #4
 8008bb4:	f340 808a 	ble.w	8008ccc <_dtoa_r+0x904>
 8008bb8:	f1c0 001c 	rsb	r0, r0, #28
 8008bbc:	9b04      	ldr	r3, [sp, #16]
 8008bbe:	4403      	add	r3, r0
 8008bc0:	9304      	str	r3, [sp, #16]
 8008bc2:	9b05      	ldr	r3, [sp, #20]
 8008bc4:	4403      	add	r3, r0
 8008bc6:	4405      	add	r5, r0
 8008bc8:	9305      	str	r3, [sp, #20]
 8008bca:	9b04      	ldr	r3, [sp, #16]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	dd07      	ble.n	8008be0 <_dtoa_r+0x818>
 8008bd0:	ee18 1a10 	vmov	r1, s16
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	4620      	mov	r0, r4
 8008bd8:	f000 fce2 	bl	80095a0 <__lshift>
 8008bdc:	ee08 0a10 	vmov	s16, r0
 8008be0:	9b05      	ldr	r3, [sp, #20]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	dd05      	ble.n	8008bf2 <_dtoa_r+0x82a>
 8008be6:	4631      	mov	r1, r6
 8008be8:	461a      	mov	r2, r3
 8008bea:	4620      	mov	r0, r4
 8008bec:	f000 fcd8 	bl	80095a0 <__lshift>
 8008bf0:	4606      	mov	r6, r0
 8008bf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d06e      	beq.n	8008cd6 <_dtoa_r+0x90e>
 8008bf8:	ee18 0a10 	vmov	r0, s16
 8008bfc:	4631      	mov	r1, r6
 8008bfe:	f000 fd3f 	bl	8009680 <__mcmp>
 8008c02:	2800      	cmp	r0, #0
 8008c04:	da67      	bge.n	8008cd6 <_dtoa_r+0x90e>
 8008c06:	9b00      	ldr	r3, [sp, #0]
 8008c08:	3b01      	subs	r3, #1
 8008c0a:	ee18 1a10 	vmov	r1, s16
 8008c0e:	9300      	str	r3, [sp, #0]
 8008c10:	220a      	movs	r2, #10
 8008c12:	2300      	movs	r3, #0
 8008c14:	4620      	mov	r0, r4
 8008c16:	f000 fb13 	bl	8009240 <__multadd>
 8008c1a:	9b08      	ldr	r3, [sp, #32]
 8008c1c:	ee08 0a10 	vmov	s16, r0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	f000 81b1 	beq.w	8008f88 <_dtoa_r+0xbc0>
 8008c26:	2300      	movs	r3, #0
 8008c28:	4639      	mov	r1, r7
 8008c2a:	220a      	movs	r2, #10
 8008c2c:	4620      	mov	r0, r4
 8008c2e:	f000 fb07 	bl	8009240 <__multadd>
 8008c32:	9b02      	ldr	r3, [sp, #8]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	4607      	mov	r7, r0
 8008c38:	f300 808e 	bgt.w	8008d58 <_dtoa_r+0x990>
 8008c3c:	9b06      	ldr	r3, [sp, #24]
 8008c3e:	2b02      	cmp	r3, #2
 8008c40:	dc51      	bgt.n	8008ce6 <_dtoa_r+0x91e>
 8008c42:	e089      	b.n	8008d58 <_dtoa_r+0x990>
 8008c44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008c4a:	e74b      	b.n	8008ae4 <_dtoa_r+0x71c>
 8008c4c:	9b03      	ldr	r3, [sp, #12]
 8008c4e:	1e5e      	subs	r6, r3, #1
 8008c50:	9b07      	ldr	r3, [sp, #28]
 8008c52:	42b3      	cmp	r3, r6
 8008c54:	bfbf      	itttt	lt
 8008c56:	9b07      	ldrlt	r3, [sp, #28]
 8008c58:	9607      	strlt	r6, [sp, #28]
 8008c5a:	1af2      	sublt	r2, r6, r3
 8008c5c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008c5e:	bfb6      	itet	lt
 8008c60:	189b      	addlt	r3, r3, r2
 8008c62:	1b9e      	subge	r6, r3, r6
 8008c64:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008c66:	9b03      	ldr	r3, [sp, #12]
 8008c68:	bfb8      	it	lt
 8008c6a:	2600      	movlt	r6, #0
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	bfb7      	itett	lt
 8008c70:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008c74:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008c78:	1a9d      	sublt	r5, r3, r2
 8008c7a:	2300      	movlt	r3, #0
 8008c7c:	e734      	b.n	8008ae8 <_dtoa_r+0x720>
 8008c7e:	9e07      	ldr	r6, [sp, #28]
 8008c80:	9d04      	ldr	r5, [sp, #16]
 8008c82:	9f08      	ldr	r7, [sp, #32]
 8008c84:	e73b      	b.n	8008afe <_dtoa_r+0x736>
 8008c86:	9a07      	ldr	r2, [sp, #28]
 8008c88:	e767      	b.n	8008b5a <_dtoa_r+0x792>
 8008c8a:	9b06      	ldr	r3, [sp, #24]
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	dc18      	bgt.n	8008cc2 <_dtoa_r+0x8fa>
 8008c90:	f1ba 0f00 	cmp.w	sl, #0
 8008c94:	d115      	bne.n	8008cc2 <_dtoa_r+0x8fa>
 8008c96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c9a:	b993      	cbnz	r3, 8008cc2 <_dtoa_r+0x8fa>
 8008c9c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008ca0:	0d1b      	lsrs	r3, r3, #20
 8008ca2:	051b      	lsls	r3, r3, #20
 8008ca4:	b183      	cbz	r3, 8008cc8 <_dtoa_r+0x900>
 8008ca6:	9b04      	ldr	r3, [sp, #16]
 8008ca8:	3301      	adds	r3, #1
 8008caa:	9304      	str	r3, [sp, #16]
 8008cac:	9b05      	ldr	r3, [sp, #20]
 8008cae:	3301      	adds	r3, #1
 8008cb0:	9305      	str	r3, [sp, #20]
 8008cb2:	f04f 0801 	mov.w	r8, #1
 8008cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	f47f af6a 	bne.w	8008b92 <_dtoa_r+0x7ca>
 8008cbe:	2001      	movs	r0, #1
 8008cc0:	e76f      	b.n	8008ba2 <_dtoa_r+0x7da>
 8008cc2:	f04f 0800 	mov.w	r8, #0
 8008cc6:	e7f6      	b.n	8008cb6 <_dtoa_r+0x8ee>
 8008cc8:	4698      	mov	r8, r3
 8008cca:	e7f4      	b.n	8008cb6 <_dtoa_r+0x8ee>
 8008ccc:	f43f af7d 	beq.w	8008bca <_dtoa_r+0x802>
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	301c      	adds	r0, #28
 8008cd4:	e772      	b.n	8008bbc <_dtoa_r+0x7f4>
 8008cd6:	9b03      	ldr	r3, [sp, #12]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	dc37      	bgt.n	8008d4c <_dtoa_r+0x984>
 8008cdc:	9b06      	ldr	r3, [sp, #24]
 8008cde:	2b02      	cmp	r3, #2
 8008ce0:	dd34      	ble.n	8008d4c <_dtoa_r+0x984>
 8008ce2:	9b03      	ldr	r3, [sp, #12]
 8008ce4:	9302      	str	r3, [sp, #8]
 8008ce6:	9b02      	ldr	r3, [sp, #8]
 8008ce8:	b96b      	cbnz	r3, 8008d06 <_dtoa_r+0x93e>
 8008cea:	4631      	mov	r1, r6
 8008cec:	2205      	movs	r2, #5
 8008cee:	4620      	mov	r0, r4
 8008cf0:	f000 faa6 	bl	8009240 <__multadd>
 8008cf4:	4601      	mov	r1, r0
 8008cf6:	4606      	mov	r6, r0
 8008cf8:	ee18 0a10 	vmov	r0, s16
 8008cfc:	f000 fcc0 	bl	8009680 <__mcmp>
 8008d00:	2800      	cmp	r0, #0
 8008d02:	f73f adbb 	bgt.w	800887c <_dtoa_r+0x4b4>
 8008d06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d08:	9d01      	ldr	r5, [sp, #4]
 8008d0a:	43db      	mvns	r3, r3
 8008d0c:	9300      	str	r3, [sp, #0]
 8008d0e:	f04f 0800 	mov.w	r8, #0
 8008d12:	4631      	mov	r1, r6
 8008d14:	4620      	mov	r0, r4
 8008d16:	f000 fa71 	bl	80091fc <_Bfree>
 8008d1a:	2f00      	cmp	r7, #0
 8008d1c:	f43f aea4 	beq.w	8008a68 <_dtoa_r+0x6a0>
 8008d20:	f1b8 0f00 	cmp.w	r8, #0
 8008d24:	d005      	beq.n	8008d32 <_dtoa_r+0x96a>
 8008d26:	45b8      	cmp	r8, r7
 8008d28:	d003      	beq.n	8008d32 <_dtoa_r+0x96a>
 8008d2a:	4641      	mov	r1, r8
 8008d2c:	4620      	mov	r0, r4
 8008d2e:	f000 fa65 	bl	80091fc <_Bfree>
 8008d32:	4639      	mov	r1, r7
 8008d34:	4620      	mov	r0, r4
 8008d36:	f000 fa61 	bl	80091fc <_Bfree>
 8008d3a:	e695      	b.n	8008a68 <_dtoa_r+0x6a0>
 8008d3c:	2600      	movs	r6, #0
 8008d3e:	4637      	mov	r7, r6
 8008d40:	e7e1      	b.n	8008d06 <_dtoa_r+0x93e>
 8008d42:	9700      	str	r7, [sp, #0]
 8008d44:	4637      	mov	r7, r6
 8008d46:	e599      	b.n	800887c <_dtoa_r+0x4b4>
 8008d48:	40240000 	.word	0x40240000
 8008d4c:	9b08      	ldr	r3, [sp, #32]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	f000 80ca 	beq.w	8008ee8 <_dtoa_r+0xb20>
 8008d54:	9b03      	ldr	r3, [sp, #12]
 8008d56:	9302      	str	r3, [sp, #8]
 8008d58:	2d00      	cmp	r5, #0
 8008d5a:	dd05      	ble.n	8008d68 <_dtoa_r+0x9a0>
 8008d5c:	4639      	mov	r1, r7
 8008d5e:	462a      	mov	r2, r5
 8008d60:	4620      	mov	r0, r4
 8008d62:	f000 fc1d 	bl	80095a0 <__lshift>
 8008d66:	4607      	mov	r7, r0
 8008d68:	f1b8 0f00 	cmp.w	r8, #0
 8008d6c:	d05b      	beq.n	8008e26 <_dtoa_r+0xa5e>
 8008d6e:	6879      	ldr	r1, [r7, #4]
 8008d70:	4620      	mov	r0, r4
 8008d72:	f000 fa03 	bl	800917c <_Balloc>
 8008d76:	4605      	mov	r5, r0
 8008d78:	b928      	cbnz	r0, 8008d86 <_dtoa_r+0x9be>
 8008d7a:	4b87      	ldr	r3, [pc, #540]	; (8008f98 <_dtoa_r+0xbd0>)
 8008d7c:	4602      	mov	r2, r0
 8008d7e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008d82:	f7ff bb3b 	b.w	80083fc <_dtoa_r+0x34>
 8008d86:	693a      	ldr	r2, [r7, #16]
 8008d88:	3202      	adds	r2, #2
 8008d8a:	0092      	lsls	r2, r2, #2
 8008d8c:	f107 010c 	add.w	r1, r7, #12
 8008d90:	300c      	adds	r0, #12
 8008d92:	f7fe fc76 	bl	8007682 <memcpy>
 8008d96:	2201      	movs	r2, #1
 8008d98:	4629      	mov	r1, r5
 8008d9a:	4620      	mov	r0, r4
 8008d9c:	f000 fc00 	bl	80095a0 <__lshift>
 8008da0:	9b01      	ldr	r3, [sp, #4]
 8008da2:	f103 0901 	add.w	r9, r3, #1
 8008da6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008daa:	4413      	add	r3, r2
 8008dac:	9305      	str	r3, [sp, #20]
 8008dae:	f00a 0301 	and.w	r3, sl, #1
 8008db2:	46b8      	mov	r8, r7
 8008db4:	9304      	str	r3, [sp, #16]
 8008db6:	4607      	mov	r7, r0
 8008db8:	4631      	mov	r1, r6
 8008dba:	ee18 0a10 	vmov	r0, s16
 8008dbe:	f7ff fa75 	bl	80082ac <quorem>
 8008dc2:	4641      	mov	r1, r8
 8008dc4:	9002      	str	r0, [sp, #8]
 8008dc6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008dca:	ee18 0a10 	vmov	r0, s16
 8008dce:	f000 fc57 	bl	8009680 <__mcmp>
 8008dd2:	463a      	mov	r2, r7
 8008dd4:	9003      	str	r0, [sp, #12]
 8008dd6:	4631      	mov	r1, r6
 8008dd8:	4620      	mov	r0, r4
 8008dda:	f000 fc6d 	bl	80096b8 <__mdiff>
 8008dde:	68c2      	ldr	r2, [r0, #12]
 8008de0:	f109 3bff 	add.w	fp, r9, #4294967295
 8008de4:	4605      	mov	r5, r0
 8008de6:	bb02      	cbnz	r2, 8008e2a <_dtoa_r+0xa62>
 8008de8:	4601      	mov	r1, r0
 8008dea:	ee18 0a10 	vmov	r0, s16
 8008dee:	f000 fc47 	bl	8009680 <__mcmp>
 8008df2:	4602      	mov	r2, r0
 8008df4:	4629      	mov	r1, r5
 8008df6:	4620      	mov	r0, r4
 8008df8:	9207      	str	r2, [sp, #28]
 8008dfa:	f000 f9ff 	bl	80091fc <_Bfree>
 8008dfe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008e02:	ea43 0102 	orr.w	r1, r3, r2
 8008e06:	9b04      	ldr	r3, [sp, #16]
 8008e08:	430b      	orrs	r3, r1
 8008e0a:	464d      	mov	r5, r9
 8008e0c:	d10f      	bne.n	8008e2e <_dtoa_r+0xa66>
 8008e0e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e12:	d02a      	beq.n	8008e6a <_dtoa_r+0xaa2>
 8008e14:	9b03      	ldr	r3, [sp, #12]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	dd02      	ble.n	8008e20 <_dtoa_r+0xa58>
 8008e1a:	9b02      	ldr	r3, [sp, #8]
 8008e1c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008e20:	f88b a000 	strb.w	sl, [fp]
 8008e24:	e775      	b.n	8008d12 <_dtoa_r+0x94a>
 8008e26:	4638      	mov	r0, r7
 8008e28:	e7ba      	b.n	8008da0 <_dtoa_r+0x9d8>
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	e7e2      	b.n	8008df4 <_dtoa_r+0xa2c>
 8008e2e:	9b03      	ldr	r3, [sp, #12]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	db04      	blt.n	8008e3e <_dtoa_r+0xa76>
 8008e34:	9906      	ldr	r1, [sp, #24]
 8008e36:	430b      	orrs	r3, r1
 8008e38:	9904      	ldr	r1, [sp, #16]
 8008e3a:	430b      	orrs	r3, r1
 8008e3c:	d122      	bne.n	8008e84 <_dtoa_r+0xabc>
 8008e3e:	2a00      	cmp	r2, #0
 8008e40:	ddee      	ble.n	8008e20 <_dtoa_r+0xa58>
 8008e42:	ee18 1a10 	vmov	r1, s16
 8008e46:	2201      	movs	r2, #1
 8008e48:	4620      	mov	r0, r4
 8008e4a:	f000 fba9 	bl	80095a0 <__lshift>
 8008e4e:	4631      	mov	r1, r6
 8008e50:	ee08 0a10 	vmov	s16, r0
 8008e54:	f000 fc14 	bl	8009680 <__mcmp>
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	dc03      	bgt.n	8008e64 <_dtoa_r+0xa9c>
 8008e5c:	d1e0      	bne.n	8008e20 <_dtoa_r+0xa58>
 8008e5e:	f01a 0f01 	tst.w	sl, #1
 8008e62:	d0dd      	beq.n	8008e20 <_dtoa_r+0xa58>
 8008e64:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e68:	d1d7      	bne.n	8008e1a <_dtoa_r+0xa52>
 8008e6a:	2339      	movs	r3, #57	; 0x39
 8008e6c:	f88b 3000 	strb.w	r3, [fp]
 8008e70:	462b      	mov	r3, r5
 8008e72:	461d      	mov	r5, r3
 8008e74:	3b01      	subs	r3, #1
 8008e76:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008e7a:	2a39      	cmp	r2, #57	; 0x39
 8008e7c:	d071      	beq.n	8008f62 <_dtoa_r+0xb9a>
 8008e7e:	3201      	adds	r2, #1
 8008e80:	701a      	strb	r2, [r3, #0]
 8008e82:	e746      	b.n	8008d12 <_dtoa_r+0x94a>
 8008e84:	2a00      	cmp	r2, #0
 8008e86:	dd07      	ble.n	8008e98 <_dtoa_r+0xad0>
 8008e88:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e8c:	d0ed      	beq.n	8008e6a <_dtoa_r+0xaa2>
 8008e8e:	f10a 0301 	add.w	r3, sl, #1
 8008e92:	f88b 3000 	strb.w	r3, [fp]
 8008e96:	e73c      	b.n	8008d12 <_dtoa_r+0x94a>
 8008e98:	9b05      	ldr	r3, [sp, #20]
 8008e9a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008e9e:	4599      	cmp	r9, r3
 8008ea0:	d047      	beq.n	8008f32 <_dtoa_r+0xb6a>
 8008ea2:	ee18 1a10 	vmov	r1, s16
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	220a      	movs	r2, #10
 8008eaa:	4620      	mov	r0, r4
 8008eac:	f000 f9c8 	bl	8009240 <__multadd>
 8008eb0:	45b8      	cmp	r8, r7
 8008eb2:	ee08 0a10 	vmov	s16, r0
 8008eb6:	f04f 0300 	mov.w	r3, #0
 8008eba:	f04f 020a 	mov.w	r2, #10
 8008ebe:	4641      	mov	r1, r8
 8008ec0:	4620      	mov	r0, r4
 8008ec2:	d106      	bne.n	8008ed2 <_dtoa_r+0xb0a>
 8008ec4:	f000 f9bc 	bl	8009240 <__multadd>
 8008ec8:	4680      	mov	r8, r0
 8008eca:	4607      	mov	r7, r0
 8008ecc:	f109 0901 	add.w	r9, r9, #1
 8008ed0:	e772      	b.n	8008db8 <_dtoa_r+0x9f0>
 8008ed2:	f000 f9b5 	bl	8009240 <__multadd>
 8008ed6:	4639      	mov	r1, r7
 8008ed8:	4680      	mov	r8, r0
 8008eda:	2300      	movs	r3, #0
 8008edc:	220a      	movs	r2, #10
 8008ede:	4620      	mov	r0, r4
 8008ee0:	f000 f9ae 	bl	8009240 <__multadd>
 8008ee4:	4607      	mov	r7, r0
 8008ee6:	e7f1      	b.n	8008ecc <_dtoa_r+0xb04>
 8008ee8:	9b03      	ldr	r3, [sp, #12]
 8008eea:	9302      	str	r3, [sp, #8]
 8008eec:	9d01      	ldr	r5, [sp, #4]
 8008eee:	ee18 0a10 	vmov	r0, s16
 8008ef2:	4631      	mov	r1, r6
 8008ef4:	f7ff f9da 	bl	80082ac <quorem>
 8008ef8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008efc:	9b01      	ldr	r3, [sp, #4]
 8008efe:	f805 ab01 	strb.w	sl, [r5], #1
 8008f02:	1aea      	subs	r2, r5, r3
 8008f04:	9b02      	ldr	r3, [sp, #8]
 8008f06:	4293      	cmp	r3, r2
 8008f08:	dd09      	ble.n	8008f1e <_dtoa_r+0xb56>
 8008f0a:	ee18 1a10 	vmov	r1, s16
 8008f0e:	2300      	movs	r3, #0
 8008f10:	220a      	movs	r2, #10
 8008f12:	4620      	mov	r0, r4
 8008f14:	f000 f994 	bl	8009240 <__multadd>
 8008f18:	ee08 0a10 	vmov	s16, r0
 8008f1c:	e7e7      	b.n	8008eee <_dtoa_r+0xb26>
 8008f1e:	9b02      	ldr	r3, [sp, #8]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	bfc8      	it	gt
 8008f24:	461d      	movgt	r5, r3
 8008f26:	9b01      	ldr	r3, [sp, #4]
 8008f28:	bfd8      	it	le
 8008f2a:	2501      	movle	r5, #1
 8008f2c:	441d      	add	r5, r3
 8008f2e:	f04f 0800 	mov.w	r8, #0
 8008f32:	ee18 1a10 	vmov	r1, s16
 8008f36:	2201      	movs	r2, #1
 8008f38:	4620      	mov	r0, r4
 8008f3a:	f000 fb31 	bl	80095a0 <__lshift>
 8008f3e:	4631      	mov	r1, r6
 8008f40:	ee08 0a10 	vmov	s16, r0
 8008f44:	f000 fb9c 	bl	8009680 <__mcmp>
 8008f48:	2800      	cmp	r0, #0
 8008f4a:	dc91      	bgt.n	8008e70 <_dtoa_r+0xaa8>
 8008f4c:	d102      	bne.n	8008f54 <_dtoa_r+0xb8c>
 8008f4e:	f01a 0f01 	tst.w	sl, #1
 8008f52:	d18d      	bne.n	8008e70 <_dtoa_r+0xaa8>
 8008f54:	462b      	mov	r3, r5
 8008f56:	461d      	mov	r5, r3
 8008f58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f5c:	2a30      	cmp	r2, #48	; 0x30
 8008f5e:	d0fa      	beq.n	8008f56 <_dtoa_r+0xb8e>
 8008f60:	e6d7      	b.n	8008d12 <_dtoa_r+0x94a>
 8008f62:	9a01      	ldr	r2, [sp, #4]
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d184      	bne.n	8008e72 <_dtoa_r+0xaaa>
 8008f68:	9b00      	ldr	r3, [sp, #0]
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	9300      	str	r3, [sp, #0]
 8008f6e:	2331      	movs	r3, #49	; 0x31
 8008f70:	7013      	strb	r3, [r2, #0]
 8008f72:	e6ce      	b.n	8008d12 <_dtoa_r+0x94a>
 8008f74:	4b09      	ldr	r3, [pc, #36]	; (8008f9c <_dtoa_r+0xbd4>)
 8008f76:	f7ff ba95 	b.w	80084a4 <_dtoa_r+0xdc>
 8008f7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	f47f aa6e 	bne.w	800845e <_dtoa_r+0x96>
 8008f82:	4b07      	ldr	r3, [pc, #28]	; (8008fa0 <_dtoa_r+0xbd8>)
 8008f84:	f7ff ba8e 	b.w	80084a4 <_dtoa_r+0xdc>
 8008f88:	9b02      	ldr	r3, [sp, #8]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	dcae      	bgt.n	8008eec <_dtoa_r+0xb24>
 8008f8e:	9b06      	ldr	r3, [sp, #24]
 8008f90:	2b02      	cmp	r3, #2
 8008f92:	f73f aea8 	bgt.w	8008ce6 <_dtoa_r+0x91e>
 8008f96:	e7a9      	b.n	8008eec <_dtoa_r+0xb24>
 8008f98:	0800a527 	.word	0x0800a527
 8008f9c:	0800a484 	.word	0x0800a484
 8008fa0:	0800a4a8 	.word	0x0800a4a8

08008fa4 <__sflush_r>:
 8008fa4:	898a      	ldrh	r2, [r1, #12]
 8008fa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008faa:	4605      	mov	r5, r0
 8008fac:	0710      	lsls	r0, r2, #28
 8008fae:	460c      	mov	r4, r1
 8008fb0:	d458      	bmi.n	8009064 <__sflush_r+0xc0>
 8008fb2:	684b      	ldr	r3, [r1, #4]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	dc05      	bgt.n	8008fc4 <__sflush_r+0x20>
 8008fb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	dc02      	bgt.n	8008fc4 <__sflush_r+0x20>
 8008fbe:	2000      	movs	r0, #0
 8008fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008fc6:	2e00      	cmp	r6, #0
 8008fc8:	d0f9      	beq.n	8008fbe <__sflush_r+0x1a>
 8008fca:	2300      	movs	r3, #0
 8008fcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008fd0:	682f      	ldr	r7, [r5, #0]
 8008fd2:	602b      	str	r3, [r5, #0]
 8008fd4:	d032      	beq.n	800903c <__sflush_r+0x98>
 8008fd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008fd8:	89a3      	ldrh	r3, [r4, #12]
 8008fda:	075a      	lsls	r2, r3, #29
 8008fdc:	d505      	bpl.n	8008fea <__sflush_r+0x46>
 8008fde:	6863      	ldr	r3, [r4, #4]
 8008fe0:	1ac0      	subs	r0, r0, r3
 8008fe2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008fe4:	b10b      	cbz	r3, 8008fea <__sflush_r+0x46>
 8008fe6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008fe8:	1ac0      	subs	r0, r0, r3
 8008fea:	2300      	movs	r3, #0
 8008fec:	4602      	mov	r2, r0
 8008fee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ff0:	6a21      	ldr	r1, [r4, #32]
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	47b0      	blx	r6
 8008ff6:	1c43      	adds	r3, r0, #1
 8008ff8:	89a3      	ldrh	r3, [r4, #12]
 8008ffa:	d106      	bne.n	800900a <__sflush_r+0x66>
 8008ffc:	6829      	ldr	r1, [r5, #0]
 8008ffe:	291d      	cmp	r1, #29
 8009000:	d82c      	bhi.n	800905c <__sflush_r+0xb8>
 8009002:	4a2a      	ldr	r2, [pc, #168]	; (80090ac <__sflush_r+0x108>)
 8009004:	40ca      	lsrs	r2, r1
 8009006:	07d6      	lsls	r6, r2, #31
 8009008:	d528      	bpl.n	800905c <__sflush_r+0xb8>
 800900a:	2200      	movs	r2, #0
 800900c:	6062      	str	r2, [r4, #4]
 800900e:	04d9      	lsls	r1, r3, #19
 8009010:	6922      	ldr	r2, [r4, #16]
 8009012:	6022      	str	r2, [r4, #0]
 8009014:	d504      	bpl.n	8009020 <__sflush_r+0x7c>
 8009016:	1c42      	adds	r2, r0, #1
 8009018:	d101      	bne.n	800901e <__sflush_r+0x7a>
 800901a:	682b      	ldr	r3, [r5, #0]
 800901c:	b903      	cbnz	r3, 8009020 <__sflush_r+0x7c>
 800901e:	6560      	str	r0, [r4, #84]	; 0x54
 8009020:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009022:	602f      	str	r7, [r5, #0]
 8009024:	2900      	cmp	r1, #0
 8009026:	d0ca      	beq.n	8008fbe <__sflush_r+0x1a>
 8009028:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800902c:	4299      	cmp	r1, r3
 800902e:	d002      	beq.n	8009036 <__sflush_r+0x92>
 8009030:	4628      	mov	r0, r5
 8009032:	f000 fc3d 	bl	80098b0 <_free_r>
 8009036:	2000      	movs	r0, #0
 8009038:	6360      	str	r0, [r4, #52]	; 0x34
 800903a:	e7c1      	b.n	8008fc0 <__sflush_r+0x1c>
 800903c:	6a21      	ldr	r1, [r4, #32]
 800903e:	2301      	movs	r3, #1
 8009040:	4628      	mov	r0, r5
 8009042:	47b0      	blx	r6
 8009044:	1c41      	adds	r1, r0, #1
 8009046:	d1c7      	bne.n	8008fd8 <__sflush_r+0x34>
 8009048:	682b      	ldr	r3, [r5, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d0c4      	beq.n	8008fd8 <__sflush_r+0x34>
 800904e:	2b1d      	cmp	r3, #29
 8009050:	d001      	beq.n	8009056 <__sflush_r+0xb2>
 8009052:	2b16      	cmp	r3, #22
 8009054:	d101      	bne.n	800905a <__sflush_r+0xb6>
 8009056:	602f      	str	r7, [r5, #0]
 8009058:	e7b1      	b.n	8008fbe <__sflush_r+0x1a>
 800905a:	89a3      	ldrh	r3, [r4, #12]
 800905c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009060:	81a3      	strh	r3, [r4, #12]
 8009062:	e7ad      	b.n	8008fc0 <__sflush_r+0x1c>
 8009064:	690f      	ldr	r7, [r1, #16]
 8009066:	2f00      	cmp	r7, #0
 8009068:	d0a9      	beq.n	8008fbe <__sflush_r+0x1a>
 800906a:	0793      	lsls	r3, r2, #30
 800906c:	680e      	ldr	r6, [r1, #0]
 800906e:	bf08      	it	eq
 8009070:	694b      	ldreq	r3, [r1, #20]
 8009072:	600f      	str	r7, [r1, #0]
 8009074:	bf18      	it	ne
 8009076:	2300      	movne	r3, #0
 8009078:	eba6 0807 	sub.w	r8, r6, r7
 800907c:	608b      	str	r3, [r1, #8]
 800907e:	f1b8 0f00 	cmp.w	r8, #0
 8009082:	dd9c      	ble.n	8008fbe <__sflush_r+0x1a>
 8009084:	6a21      	ldr	r1, [r4, #32]
 8009086:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009088:	4643      	mov	r3, r8
 800908a:	463a      	mov	r2, r7
 800908c:	4628      	mov	r0, r5
 800908e:	47b0      	blx	r6
 8009090:	2800      	cmp	r0, #0
 8009092:	dc06      	bgt.n	80090a2 <__sflush_r+0xfe>
 8009094:	89a3      	ldrh	r3, [r4, #12]
 8009096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800909a:	81a3      	strh	r3, [r4, #12]
 800909c:	f04f 30ff 	mov.w	r0, #4294967295
 80090a0:	e78e      	b.n	8008fc0 <__sflush_r+0x1c>
 80090a2:	4407      	add	r7, r0
 80090a4:	eba8 0800 	sub.w	r8, r8, r0
 80090a8:	e7e9      	b.n	800907e <__sflush_r+0xda>
 80090aa:	bf00      	nop
 80090ac:	20400001 	.word	0x20400001

080090b0 <_fflush_r>:
 80090b0:	b538      	push	{r3, r4, r5, lr}
 80090b2:	690b      	ldr	r3, [r1, #16]
 80090b4:	4605      	mov	r5, r0
 80090b6:	460c      	mov	r4, r1
 80090b8:	b913      	cbnz	r3, 80090c0 <_fflush_r+0x10>
 80090ba:	2500      	movs	r5, #0
 80090bc:	4628      	mov	r0, r5
 80090be:	bd38      	pop	{r3, r4, r5, pc}
 80090c0:	b118      	cbz	r0, 80090ca <_fflush_r+0x1a>
 80090c2:	6983      	ldr	r3, [r0, #24]
 80090c4:	b90b      	cbnz	r3, 80090ca <_fflush_r+0x1a>
 80090c6:	f7fe fa17 	bl	80074f8 <__sinit>
 80090ca:	4b14      	ldr	r3, [pc, #80]	; (800911c <_fflush_r+0x6c>)
 80090cc:	429c      	cmp	r4, r3
 80090ce:	d11b      	bne.n	8009108 <_fflush_r+0x58>
 80090d0:	686c      	ldr	r4, [r5, #4]
 80090d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d0ef      	beq.n	80090ba <_fflush_r+0xa>
 80090da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80090dc:	07d0      	lsls	r0, r2, #31
 80090de:	d404      	bmi.n	80090ea <_fflush_r+0x3a>
 80090e0:	0599      	lsls	r1, r3, #22
 80090e2:	d402      	bmi.n	80090ea <_fflush_r+0x3a>
 80090e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80090e6:	f7fe faca 	bl	800767e <__retarget_lock_acquire_recursive>
 80090ea:	4628      	mov	r0, r5
 80090ec:	4621      	mov	r1, r4
 80090ee:	f7ff ff59 	bl	8008fa4 <__sflush_r>
 80090f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80090f4:	07da      	lsls	r2, r3, #31
 80090f6:	4605      	mov	r5, r0
 80090f8:	d4e0      	bmi.n	80090bc <_fflush_r+0xc>
 80090fa:	89a3      	ldrh	r3, [r4, #12]
 80090fc:	059b      	lsls	r3, r3, #22
 80090fe:	d4dd      	bmi.n	80090bc <_fflush_r+0xc>
 8009100:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009102:	f7fe fabd 	bl	8007680 <__retarget_lock_release_recursive>
 8009106:	e7d9      	b.n	80090bc <_fflush_r+0xc>
 8009108:	4b05      	ldr	r3, [pc, #20]	; (8009120 <_fflush_r+0x70>)
 800910a:	429c      	cmp	r4, r3
 800910c:	d101      	bne.n	8009112 <_fflush_r+0x62>
 800910e:	68ac      	ldr	r4, [r5, #8]
 8009110:	e7df      	b.n	80090d2 <_fflush_r+0x22>
 8009112:	4b04      	ldr	r3, [pc, #16]	; (8009124 <_fflush_r+0x74>)
 8009114:	429c      	cmp	r4, r3
 8009116:	bf08      	it	eq
 8009118:	68ec      	ldreq	r4, [r5, #12]
 800911a:	e7da      	b.n	80090d2 <_fflush_r+0x22>
 800911c:	0800a430 	.word	0x0800a430
 8009120:	0800a450 	.word	0x0800a450
 8009124:	0800a410 	.word	0x0800a410

08009128 <_localeconv_r>:
 8009128:	4800      	ldr	r0, [pc, #0]	; (800912c <_localeconv_r+0x4>)
 800912a:	4770      	bx	lr
 800912c:	20000164 	.word	0x20000164

08009130 <_lseek_r>:
 8009130:	b538      	push	{r3, r4, r5, lr}
 8009132:	4d07      	ldr	r5, [pc, #28]	; (8009150 <_lseek_r+0x20>)
 8009134:	4604      	mov	r4, r0
 8009136:	4608      	mov	r0, r1
 8009138:	4611      	mov	r1, r2
 800913a:	2200      	movs	r2, #0
 800913c:	602a      	str	r2, [r5, #0]
 800913e:	461a      	mov	r2, r3
 8009140:	f7f8 fb80 	bl	8001844 <_lseek>
 8009144:	1c43      	adds	r3, r0, #1
 8009146:	d102      	bne.n	800914e <_lseek_r+0x1e>
 8009148:	682b      	ldr	r3, [r5, #0]
 800914a:	b103      	cbz	r3, 800914e <_lseek_r+0x1e>
 800914c:	6023      	str	r3, [r4, #0]
 800914e:	bd38      	pop	{r3, r4, r5, pc}
 8009150:	20004d5c 	.word	0x20004d5c

08009154 <malloc>:
 8009154:	4b02      	ldr	r3, [pc, #8]	; (8009160 <malloc+0xc>)
 8009156:	4601      	mov	r1, r0
 8009158:	6818      	ldr	r0, [r3, #0]
 800915a:	f7fe bac9 	b.w	80076f0 <_malloc_r>
 800915e:	bf00      	nop
 8009160:	20000010 	.word	0x20000010

08009164 <__malloc_lock>:
 8009164:	4801      	ldr	r0, [pc, #4]	; (800916c <__malloc_lock+0x8>)
 8009166:	f7fe ba8a 	b.w	800767e <__retarget_lock_acquire_recursive>
 800916a:	bf00      	nop
 800916c:	20004d50 	.word	0x20004d50

08009170 <__malloc_unlock>:
 8009170:	4801      	ldr	r0, [pc, #4]	; (8009178 <__malloc_unlock+0x8>)
 8009172:	f7fe ba85 	b.w	8007680 <__retarget_lock_release_recursive>
 8009176:	bf00      	nop
 8009178:	20004d50 	.word	0x20004d50

0800917c <_Balloc>:
 800917c:	b570      	push	{r4, r5, r6, lr}
 800917e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009180:	4604      	mov	r4, r0
 8009182:	460d      	mov	r5, r1
 8009184:	b976      	cbnz	r6, 80091a4 <_Balloc+0x28>
 8009186:	2010      	movs	r0, #16
 8009188:	f7ff ffe4 	bl	8009154 <malloc>
 800918c:	4602      	mov	r2, r0
 800918e:	6260      	str	r0, [r4, #36]	; 0x24
 8009190:	b920      	cbnz	r0, 800919c <_Balloc+0x20>
 8009192:	4b18      	ldr	r3, [pc, #96]	; (80091f4 <_Balloc+0x78>)
 8009194:	4818      	ldr	r0, [pc, #96]	; (80091f8 <_Balloc+0x7c>)
 8009196:	2166      	movs	r1, #102	; 0x66
 8009198:	f000 fd44 	bl	8009c24 <__assert_func>
 800919c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091a0:	6006      	str	r6, [r0, #0]
 80091a2:	60c6      	str	r6, [r0, #12]
 80091a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80091a6:	68f3      	ldr	r3, [r6, #12]
 80091a8:	b183      	cbz	r3, 80091cc <_Balloc+0x50>
 80091aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091ac:	68db      	ldr	r3, [r3, #12]
 80091ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80091b2:	b9b8      	cbnz	r0, 80091e4 <_Balloc+0x68>
 80091b4:	2101      	movs	r1, #1
 80091b6:	fa01 f605 	lsl.w	r6, r1, r5
 80091ba:	1d72      	adds	r2, r6, #5
 80091bc:	0092      	lsls	r2, r2, #2
 80091be:	4620      	mov	r0, r4
 80091c0:	f000 fb60 	bl	8009884 <_calloc_r>
 80091c4:	b160      	cbz	r0, 80091e0 <_Balloc+0x64>
 80091c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80091ca:	e00e      	b.n	80091ea <_Balloc+0x6e>
 80091cc:	2221      	movs	r2, #33	; 0x21
 80091ce:	2104      	movs	r1, #4
 80091d0:	4620      	mov	r0, r4
 80091d2:	f000 fb57 	bl	8009884 <_calloc_r>
 80091d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091d8:	60f0      	str	r0, [r6, #12]
 80091da:	68db      	ldr	r3, [r3, #12]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d1e4      	bne.n	80091aa <_Balloc+0x2e>
 80091e0:	2000      	movs	r0, #0
 80091e2:	bd70      	pop	{r4, r5, r6, pc}
 80091e4:	6802      	ldr	r2, [r0, #0]
 80091e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80091ea:	2300      	movs	r3, #0
 80091ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091f0:	e7f7      	b.n	80091e2 <_Balloc+0x66>
 80091f2:	bf00      	nop
 80091f4:	0800a4b5 	.word	0x0800a4b5
 80091f8:	0800a538 	.word	0x0800a538

080091fc <_Bfree>:
 80091fc:	b570      	push	{r4, r5, r6, lr}
 80091fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009200:	4605      	mov	r5, r0
 8009202:	460c      	mov	r4, r1
 8009204:	b976      	cbnz	r6, 8009224 <_Bfree+0x28>
 8009206:	2010      	movs	r0, #16
 8009208:	f7ff ffa4 	bl	8009154 <malloc>
 800920c:	4602      	mov	r2, r0
 800920e:	6268      	str	r0, [r5, #36]	; 0x24
 8009210:	b920      	cbnz	r0, 800921c <_Bfree+0x20>
 8009212:	4b09      	ldr	r3, [pc, #36]	; (8009238 <_Bfree+0x3c>)
 8009214:	4809      	ldr	r0, [pc, #36]	; (800923c <_Bfree+0x40>)
 8009216:	218a      	movs	r1, #138	; 0x8a
 8009218:	f000 fd04 	bl	8009c24 <__assert_func>
 800921c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009220:	6006      	str	r6, [r0, #0]
 8009222:	60c6      	str	r6, [r0, #12]
 8009224:	b13c      	cbz	r4, 8009236 <_Bfree+0x3a>
 8009226:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009228:	6862      	ldr	r2, [r4, #4]
 800922a:	68db      	ldr	r3, [r3, #12]
 800922c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009230:	6021      	str	r1, [r4, #0]
 8009232:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009236:	bd70      	pop	{r4, r5, r6, pc}
 8009238:	0800a4b5 	.word	0x0800a4b5
 800923c:	0800a538 	.word	0x0800a538

08009240 <__multadd>:
 8009240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009244:	690d      	ldr	r5, [r1, #16]
 8009246:	4607      	mov	r7, r0
 8009248:	460c      	mov	r4, r1
 800924a:	461e      	mov	r6, r3
 800924c:	f101 0c14 	add.w	ip, r1, #20
 8009250:	2000      	movs	r0, #0
 8009252:	f8dc 3000 	ldr.w	r3, [ip]
 8009256:	b299      	uxth	r1, r3
 8009258:	fb02 6101 	mla	r1, r2, r1, r6
 800925c:	0c1e      	lsrs	r6, r3, #16
 800925e:	0c0b      	lsrs	r3, r1, #16
 8009260:	fb02 3306 	mla	r3, r2, r6, r3
 8009264:	b289      	uxth	r1, r1
 8009266:	3001      	adds	r0, #1
 8009268:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800926c:	4285      	cmp	r5, r0
 800926e:	f84c 1b04 	str.w	r1, [ip], #4
 8009272:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009276:	dcec      	bgt.n	8009252 <__multadd+0x12>
 8009278:	b30e      	cbz	r6, 80092be <__multadd+0x7e>
 800927a:	68a3      	ldr	r3, [r4, #8]
 800927c:	42ab      	cmp	r3, r5
 800927e:	dc19      	bgt.n	80092b4 <__multadd+0x74>
 8009280:	6861      	ldr	r1, [r4, #4]
 8009282:	4638      	mov	r0, r7
 8009284:	3101      	adds	r1, #1
 8009286:	f7ff ff79 	bl	800917c <_Balloc>
 800928a:	4680      	mov	r8, r0
 800928c:	b928      	cbnz	r0, 800929a <__multadd+0x5a>
 800928e:	4602      	mov	r2, r0
 8009290:	4b0c      	ldr	r3, [pc, #48]	; (80092c4 <__multadd+0x84>)
 8009292:	480d      	ldr	r0, [pc, #52]	; (80092c8 <__multadd+0x88>)
 8009294:	21b5      	movs	r1, #181	; 0xb5
 8009296:	f000 fcc5 	bl	8009c24 <__assert_func>
 800929a:	6922      	ldr	r2, [r4, #16]
 800929c:	3202      	adds	r2, #2
 800929e:	f104 010c 	add.w	r1, r4, #12
 80092a2:	0092      	lsls	r2, r2, #2
 80092a4:	300c      	adds	r0, #12
 80092a6:	f7fe f9ec 	bl	8007682 <memcpy>
 80092aa:	4621      	mov	r1, r4
 80092ac:	4638      	mov	r0, r7
 80092ae:	f7ff ffa5 	bl	80091fc <_Bfree>
 80092b2:	4644      	mov	r4, r8
 80092b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80092b8:	3501      	adds	r5, #1
 80092ba:	615e      	str	r6, [r3, #20]
 80092bc:	6125      	str	r5, [r4, #16]
 80092be:	4620      	mov	r0, r4
 80092c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092c4:	0800a527 	.word	0x0800a527
 80092c8:	0800a538 	.word	0x0800a538

080092cc <__hi0bits>:
 80092cc:	0c03      	lsrs	r3, r0, #16
 80092ce:	041b      	lsls	r3, r3, #16
 80092d0:	b9d3      	cbnz	r3, 8009308 <__hi0bits+0x3c>
 80092d2:	0400      	lsls	r0, r0, #16
 80092d4:	2310      	movs	r3, #16
 80092d6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80092da:	bf04      	itt	eq
 80092dc:	0200      	lsleq	r0, r0, #8
 80092de:	3308      	addeq	r3, #8
 80092e0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80092e4:	bf04      	itt	eq
 80092e6:	0100      	lsleq	r0, r0, #4
 80092e8:	3304      	addeq	r3, #4
 80092ea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80092ee:	bf04      	itt	eq
 80092f0:	0080      	lsleq	r0, r0, #2
 80092f2:	3302      	addeq	r3, #2
 80092f4:	2800      	cmp	r0, #0
 80092f6:	db05      	blt.n	8009304 <__hi0bits+0x38>
 80092f8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80092fc:	f103 0301 	add.w	r3, r3, #1
 8009300:	bf08      	it	eq
 8009302:	2320      	moveq	r3, #32
 8009304:	4618      	mov	r0, r3
 8009306:	4770      	bx	lr
 8009308:	2300      	movs	r3, #0
 800930a:	e7e4      	b.n	80092d6 <__hi0bits+0xa>

0800930c <__lo0bits>:
 800930c:	6803      	ldr	r3, [r0, #0]
 800930e:	f013 0207 	ands.w	r2, r3, #7
 8009312:	4601      	mov	r1, r0
 8009314:	d00b      	beq.n	800932e <__lo0bits+0x22>
 8009316:	07da      	lsls	r2, r3, #31
 8009318:	d423      	bmi.n	8009362 <__lo0bits+0x56>
 800931a:	0798      	lsls	r0, r3, #30
 800931c:	bf49      	itett	mi
 800931e:	085b      	lsrmi	r3, r3, #1
 8009320:	089b      	lsrpl	r3, r3, #2
 8009322:	2001      	movmi	r0, #1
 8009324:	600b      	strmi	r3, [r1, #0]
 8009326:	bf5c      	itt	pl
 8009328:	600b      	strpl	r3, [r1, #0]
 800932a:	2002      	movpl	r0, #2
 800932c:	4770      	bx	lr
 800932e:	b298      	uxth	r0, r3
 8009330:	b9a8      	cbnz	r0, 800935e <__lo0bits+0x52>
 8009332:	0c1b      	lsrs	r3, r3, #16
 8009334:	2010      	movs	r0, #16
 8009336:	b2da      	uxtb	r2, r3
 8009338:	b90a      	cbnz	r2, 800933e <__lo0bits+0x32>
 800933a:	3008      	adds	r0, #8
 800933c:	0a1b      	lsrs	r3, r3, #8
 800933e:	071a      	lsls	r2, r3, #28
 8009340:	bf04      	itt	eq
 8009342:	091b      	lsreq	r3, r3, #4
 8009344:	3004      	addeq	r0, #4
 8009346:	079a      	lsls	r2, r3, #30
 8009348:	bf04      	itt	eq
 800934a:	089b      	lsreq	r3, r3, #2
 800934c:	3002      	addeq	r0, #2
 800934e:	07da      	lsls	r2, r3, #31
 8009350:	d403      	bmi.n	800935a <__lo0bits+0x4e>
 8009352:	085b      	lsrs	r3, r3, #1
 8009354:	f100 0001 	add.w	r0, r0, #1
 8009358:	d005      	beq.n	8009366 <__lo0bits+0x5a>
 800935a:	600b      	str	r3, [r1, #0]
 800935c:	4770      	bx	lr
 800935e:	4610      	mov	r0, r2
 8009360:	e7e9      	b.n	8009336 <__lo0bits+0x2a>
 8009362:	2000      	movs	r0, #0
 8009364:	4770      	bx	lr
 8009366:	2020      	movs	r0, #32
 8009368:	4770      	bx	lr
	...

0800936c <__i2b>:
 800936c:	b510      	push	{r4, lr}
 800936e:	460c      	mov	r4, r1
 8009370:	2101      	movs	r1, #1
 8009372:	f7ff ff03 	bl	800917c <_Balloc>
 8009376:	4602      	mov	r2, r0
 8009378:	b928      	cbnz	r0, 8009386 <__i2b+0x1a>
 800937a:	4b05      	ldr	r3, [pc, #20]	; (8009390 <__i2b+0x24>)
 800937c:	4805      	ldr	r0, [pc, #20]	; (8009394 <__i2b+0x28>)
 800937e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009382:	f000 fc4f 	bl	8009c24 <__assert_func>
 8009386:	2301      	movs	r3, #1
 8009388:	6144      	str	r4, [r0, #20]
 800938a:	6103      	str	r3, [r0, #16]
 800938c:	bd10      	pop	{r4, pc}
 800938e:	bf00      	nop
 8009390:	0800a527 	.word	0x0800a527
 8009394:	0800a538 	.word	0x0800a538

08009398 <__multiply>:
 8009398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800939c:	4691      	mov	r9, r2
 800939e:	690a      	ldr	r2, [r1, #16]
 80093a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80093a4:	429a      	cmp	r2, r3
 80093a6:	bfb8      	it	lt
 80093a8:	460b      	movlt	r3, r1
 80093aa:	460c      	mov	r4, r1
 80093ac:	bfbc      	itt	lt
 80093ae:	464c      	movlt	r4, r9
 80093b0:	4699      	movlt	r9, r3
 80093b2:	6927      	ldr	r7, [r4, #16]
 80093b4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80093b8:	68a3      	ldr	r3, [r4, #8]
 80093ba:	6861      	ldr	r1, [r4, #4]
 80093bc:	eb07 060a 	add.w	r6, r7, sl
 80093c0:	42b3      	cmp	r3, r6
 80093c2:	b085      	sub	sp, #20
 80093c4:	bfb8      	it	lt
 80093c6:	3101      	addlt	r1, #1
 80093c8:	f7ff fed8 	bl	800917c <_Balloc>
 80093cc:	b930      	cbnz	r0, 80093dc <__multiply+0x44>
 80093ce:	4602      	mov	r2, r0
 80093d0:	4b44      	ldr	r3, [pc, #272]	; (80094e4 <__multiply+0x14c>)
 80093d2:	4845      	ldr	r0, [pc, #276]	; (80094e8 <__multiply+0x150>)
 80093d4:	f240 115d 	movw	r1, #349	; 0x15d
 80093d8:	f000 fc24 	bl	8009c24 <__assert_func>
 80093dc:	f100 0514 	add.w	r5, r0, #20
 80093e0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80093e4:	462b      	mov	r3, r5
 80093e6:	2200      	movs	r2, #0
 80093e8:	4543      	cmp	r3, r8
 80093ea:	d321      	bcc.n	8009430 <__multiply+0x98>
 80093ec:	f104 0314 	add.w	r3, r4, #20
 80093f0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80093f4:	f109 0314 	add.w	r3, r9, #20
 80093f8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80093fc:	9202      	str	r2, [sp, #8]
 80093fe:	1b3a      	subs	r2, r7, r4
 8009400:	3a15      	subs	r2, #21
 8009402:	f022 0203 	bic.w	r2, r2, #3
 8009406:	3204      	adds	r2, #4
 8009408:	f104 0115 	add.w	r1, r4, #21
 800940c:	428f      	cmp	r7, r1
 800940e:	bf38      	it	cc
 8009410:	2204      	movcc	r2, #4
 8009412:	9201      	str	r2, [sp, #4]
 8009414:	9a02      	ldr	r2, [sp, #8]
 8009416:	9303      	str	r3, [sp, #12]
 8009418:	429a      	cmp	r2, r3
 800941a:	d80c      	bhi.n	8009436 <__multiply+0x9e>
 800941c:	2e00      	cmp	r6, #0
 800941e:	dd03      	ble.n	8009428 <__multiply+0x90>
 8009420:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009424:	2b00      	cmp	r3, #0
 8009426:	d05a      	beq.n	80094de <__multiply+0x146>
 8009428:	6106      	str	r6, [r0, #16]
 800942a:	b005      	add	sp, #20
 800942c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009430:	f843 2b04 	str.w	r2, [r3], #4
 8009434:	e7d8      	b.n	80093e8 <__multiply+0x50>
 8009436:	f8b3 a000 	ldrh.w	sl, [r3]
 800943a:	f1ba 0f00 	cmp.w	sl, #0
 800943e:	d024      	beq.n	800948a <__multiply+0xf2>
 8009440:	f104 0e14 	add.w	lr, r4, #20
 8009444:	46a9      	mov	r9, r5
 8009446:	f04f 0c00 	mov.w	ip, #0
 800944a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800944e:	f8d9 1000 	ldr.w	r1, [r9]
 8009452:	fa1f fb82 	uxth.w	fp, r2
 8009456:	b289      	uxth	r1, r1
 8009458:	fb0a 110b 	mla	r1, sl, fp, r1
 800945c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009460:	f8d9 2000 	ldr.w	r2, [r9]
 8009464:	4461      	add	r1, ip
 8009466:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800946a:	fb0a c20b 	mla	r2, sl, fp, ip
 800946e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009472:	b289      	uxth	r1, r1
 8009474:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009478:	4577      	cmp	r7, lr
 800947a:	f849 1b04 	str.w	r1, [r9], #4
 800947e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009482:	d8e2      	bhi.n	800944a <__multiply+0xb2>
 8009484:	9a01      	ldr	r2, [sp, #4]
 8009486:	f845 c002 	str.w	ip, [r5, r2]
 800948a:	9a03      	ldr	r2, [sp, #12]
 800948c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009490:	3304      	adds	r3, #4
 8009492:	f1b9 0f00 	cmp.w	r9, #0
 8009496:	d020      	beq.n	80094da <__multiply+0x142>
 8009498:	6829      	ldr	r1, [r5, #0]
 800949a:	f104 0c14 	add.w	ip, r4, #20
 800949e:	46ae      	mov	lr, r5
 80094a0:	f04f 0a00 	mov.w	sl, #0
 80094a4:	f8bc b000 	ldrh.w	fp, [ip]
 80094a8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80094ac:	fb09 220b 	mla	r2, r9, fp, r2
 80094b0:	4492      	add	sl, r2
 80094b2:	b289      	uxth	r1, r1
 80094b4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80094b8:	f84e 1b04 	str.w	r1, [lr], #4
 80094bc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80094c0:	f8be 1000 	ldrh.w	r1, [lr]
 80094c4:	0c12      	lsrs	r2, r2, #16
 80094c6:	fb09 1102 	mla	r1, r9, r2, r1
 80094ca:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80094ce:	4567      	cmp	r7, ip
 80094d0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80094d4:	d8e6      	bhi.n	80094a4 <__multiply+0x10c>
 80094d6:	9a01      	ldr	r2, [sp, #4]
 80094d8:	50a9      	str	r1, [r5, r2]
 80094da:	3504      	adds	r5, #4
 80094dc:	e79a      	b.n	8009414 <__multiply+0x7c>
 80094de:	3e01      	subs	r6, #1
 80094e0:	e79c      	b.n	800941c <__multiply+0x84>
 80094e2:	bf00      	nop
 80094e4:	0800a527 	.word	0x0800a527
 80094e8:	0800a538 	.word	0x0800a538

080094ec <__pow5mult>:
 80094ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094f0:	4615      	mov	r5, r2
 80094f2:	f012 0203 	ands.w	r2, r2, #3
 80094f6:	4606      	mov	r6, r0
 80094f8:	460f      	mov	r7, r1
 80094fa:	d007      	beq.n	800950c <__pow5mult+0x20>
 80094fc:	4c25      	ldr	r4, [pc, #148]	; (8009594 <__pow5mult+0xa8>)
 80094fe:	3a01      	subs	r2, #1
 8009500:	2300      	movs	r3, #0
 8009502:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009506:	f7ff fe9b 	bl	8009240 <__multadd>
 800950a:	4607      	mov	r7, r0
 800950c:	10ad      	asrs	r5, r5, #2
 800950e:	d03d      	beq.n	800958c <__pow5mult+0xa0>
 8009510:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009512:	b97c      	cbnz	r4, 8009534 <__pow5mult+0x48>
 8009514:	2010      	movs	r0, #16
 8009516:	f7ff fe1d 	bl	8009154 <malloc>
 800951a:	4602      	mov	r2, r0
 800951c:	6270      	str	r0, [r6, #36]	; 0x24
 800951e:	b928      	cbnz	r0, 800952c <__pow5mult+0x40>
 8009520:	4b1d      	ldr	r3, [pc, #116]	; (8009598 <__pow5mult+0xac>)
 8009522:	481e      	ldr	r0, [pc, #120]	; (800959c <__pow5mult+0xb0>)
 8009524:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009528:	f000 fb7c 	bl	8009c24 <__assert_func>
 800952c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009530:	6004      	str	r4, [r0, #0]
 8009532:	60c4      	str	r4, [r0, #12]
 8009534:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009538:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800953c:	b94c      	cbnz	r4, 8009552 <__pow5mult+0x66>
 800953e:	f240 2171 	movw	r1, #625	; 0x271
 8009542:	4630      	mov	r0, r6
 8009544:	f7ff ff12 	bl	800936c <__i2b>
 8009548:	2300      	movs	r3, #0
 800954a:	f8c8 0008 	str.w	r0, [r8, #8]
 800954e:	4604      	mov	r4, r0
 8009550:	6003      	str	r3, [r0, #0]
 8009552:	f04f 0900 	mov.w	r9, #0
 8009556:	07eb      	lsls	r3, r5, #31
 8009558:	d50a      	bpl.n	8009570 <__pow5mult+0x84>
 800955a:	4639      	mov	r1, r7
 800955c:	4622      	mov	r2, r4
 800955e:	4630      	mov	r0, r6
 8009560:	f7ff ff1a 	bl	8009398 <__multiply>
 8009564:	4639      	mov	r1, r7
 8009566:	4680      	mov	r8, r0
 8009568:	4630      	mov	r0, r6
 800956a:	f7ff fe47 	bl	80091fc <_Bfree>
 800956e:	4647      	mov	r7, r8
 8009570:	106d      	asrs	r5, r5, #1
 8009572:	d00b      	beq.n	800958c <__pow5mult+0xa0>
 8009574:	6820      	ldr	r0, [r4, #0]
 8009576:	b938      	cbnz	r0, 8009588 <__pow5mult+0x9c>
 8009578:	4622      	mov	r2, r4
 800957a:	4621      	mov	r1, r4
 800957c:	4630      	mov	r0, r6
 800957e:	f7ff ff0b 	bl	8009398 <__multiply>
 8009582:	6020      	str	r0, [r4, #0]
 8009584:	f8c0 9000 	str.w	r9, [r0]
 8009588:	4604      	mov	r4, r0
 800958a:	e7e4      	b.n	8009556 <__pow5mult+0x6a>
 800958c:	4638      	mov	r0, r7
 800958e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009592:	bf00      	nop
 8009594:	0800a688 	.word	0x0800a688
 8009598:	0800a4b5 	.word	0x0800a4b5
 800959c:	0800a538 	.word	0x0800a538

080095a0 <__lshift>:
 80095a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a4:	460c      	mov	r4, r1
 80095a6:	6849      	ldr	r1, [r1, #4]
 80095a8:	6923      	ldr	r3, [r4, #16]
 80095aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80095ae:	68a3      	ldr	r3, [r4, #8]
 80095b0:	4607      	mov	r7, r0
 80095b2:	4691      	mov	r9, r2
 80095b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80095b8:	f108 0601 	add.w	r6, r8, #1
 80095bc:	42b3      	cmp	r3, r6
 80095be:	db0b      	blt.n	80095d8 <__lshift+0x38>
 80095c0:	4638      	mov	r0, r7
 80095c2:	f7ff fddb 	bl	800917c <_Balloc>
 80095c6:	4605      	mov	r5, r0
 80095c8:	b948      	cbnz	r0, 80095de <__lshift+0x3e>
 80095ca:	4602      	mov	r2, r0
 80095cc:	4b2a      	ldr	r3, [pc, #168]	; (8009678 <__lshift+0xd8>)
 80095ce:	482b      	ldr	r0, [pc, #172]	; (800967c <__lshift+0xdc>)
 80095d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80095d4:	f000 fb26 	bl	8009c24 <__assert_func>
 80095d8:	3101      	adds	r1, #1
 80095da:	005b      	lsls	r3, r3, #1
 80095dc:	e7ee      	b.n	80095bc <__lshift+0x1c>
 80095de:	2300      	movs	r3, #0
 80095e0:	f100 0114 	add.w	r1, r0, #20
 80095e4:	f100 0210 	add.w	r2, r0, #16
 80095e8:	4618      	mov	r0, r3
 80095ea:	4553      	cmp	r3, sl
 80095ec:	db37      	blt.n	800965e <__lshift+0xbe>
 80095ee:	6920      	ldr	r0, [r4, #16]
 80095f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095f4:	f104 0314 	add.w	r3, r4, #20
 80095f8:	f019 091f 	ands.w	r9, r9, #31
 80095fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009600:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009604:	d02f      	beq.n	8009666 <__lshift+0xc6>
 8009606:	f1c9 0e20 	rsb	lr, r9, #32
 800960a:	468a      	mov	sl, r1
 800960c:	f04f 0c00 	mov.w	ip, #0
 8009610:	681a      	ldr	r2, [r3, #0]
 8009612:	fa02 f209 	lsl.w	r2, r2, r9
 8009616:	ea42 020c 	orr.w	r2, r2, ip
 800961a:	f84a 2b04 	str.w	r2, [sl], #4
 800961e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009622:	4298      	cmp	r0, r3
 8009624:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009628:	d8f2      	bhi.n	8009610 <__lshift+0x70>
 800962a:	1b03      	subs	r3, r0, r4
 800962c:	3b15      	subs	r3, #21
 800962e:	f023 0303 	bic.w	r3, r3, #3
 8009632:	3304      	adds	r3, #4
 8009634:	f104 0215 	add.w	r2, r4, #21
 8009638:	4290      	cmp	r0, r2
 800963a:	bf38      	it	cc
 800963c:	2304      	movcc	r3, #4
 800963e:	f841 c003 	str.w	ip, [r1, r3]
 8009642:	f1bc 0f00 	cmp.w	ip, #0
 8009646:	d001      	beq.n	800964c <__lshift+0xac>
 8009648:	f108 0602 	add.w	r6, r8, #2
 800964c:	3e01      	subs	r6, #1
 800964e:	4638      	mov	r0, r7
 8009650:	612e      	str	r6, [r5, #16]
 8009652:	4621      	mov	r1, r4
 8009654:	f7ff fdd2 	bl	80091fc <_Bfree>
 8009658:	4628      	mov	r0, r5
 800965a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800965e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009662:	3301      	adds	r3, #1
 8009664:	e7c1      	b.n	80095ea <__lshift+0x4a>
 8009666:	3904      	subs	r1, #4
 8009668:	f853 2b04 	ldr.w	r2, [r3], #4
 800966c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009670:	4298      	cmp	r0, r3
 8009672:	d8f9      	bhi.n	8009668 <__lshift+0xc8>
 8009674:	e7ea      	b.n	800964c <__lshift+0xac>
 8009676:	bf00      	nop
 8009678:	0800a527 	.word	0x0800a527
 800967c:	0800a538 	.word	0x0800a538

08009680 <__mcmp>:
 8009680:	b530      	push	{r4, r5, lr}
 8009682:	6902      	ldr	r2, [r0, #16]
 8009684:	690c      	ldr	r4, [r1, #16]
 8009686:	1b12      	subs	r2, r2, r4
 8009688:	d10e      	bne.n	80096a8 <__mcmp+0x28>
 800968a:	f100 0314 	add.w	r3, r0, #20
 800968e:	3114      	adds	r1, #20
 8009690:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009694:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009698:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800969c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80096a0:	42a5      	cmp	r5, r4
 80096a2:	d003      	beq.n	80096ac <__mcmp+0x2c>
 80096a4:	d305      	bcc.n	80096b2 <__mcmp+0x32>
 80096a6:	2201      	movs	r2, #1
 80096a8:	4610      	mov	r0, r2
 80096aa:	bd30      	pop	{r4, r5, pc}
 80096ac:	4283      	cmp	r3, r0
 80096ae:	d3f3      	bcc.n	8009698 <__mcmp+0x18>
 80096b0:	e7fa      	b.n	80096a8 <__mcmp+0x28>
 80096b2:	f04f 32ff 	mov.w	r2, #4294967295
 80096b6:	e7f7      	b.n	80096a8 <__mcmp+0x28>

080096b8 <__mdiff>:
 80096b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096bc:	460c      	mov	r4, r1
 80096be:	4606      	mov	r6, r0
 80096c0:	4611      	mov	r1, r2
 80096c2:	4620      	mov	r0, r4
 80096c4:	4690      	mov	r8, r2
 80096c6:	f7ff ffdb 	bl	8009680 <__mcmp>
 80096ca:	1e05      	subs	r5, r0, #0
 80096cc:	d110      	bne.n	80096f0 <__mdiff+0x38>
 80096ce:	4629      	mov	r1, r5
 80096d0:	4630      	mov	r0, r6
 80096d2:	f7ff fd53 	bl	800917c <_Balloc>
 80096d6:	b930      	cbnz	r0, 80096e6 <__mdiff+0x2e>
 80096d8:	4b3a      	ldr	r3, [pc, #232]	; (80097c4 <__mdiff+0x10c>)
 80096da:	4602      	mov	r2, r0
 80096dc:	f240 2132 	movw	r1, #562	; 0x232
 80096e0:	4839      	ldr	r0, [pc, #228]	; (80097c8 <__mdiff+0x110>)
 80096e2:	f000 fa9f 	bl	8009c24 <__assert_func>
 80096e6:	2301      	movs	r3, #1
 80096e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f0:	bfa4      	itt	ge
 80096f2:	4643      	movge	r3, r8
 80096f4:	46a0      	movge	r8, r4
 80096f6:	4630      	mov	r0, r6
 80096f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80096fc:	bfa6      	itte	ge
 80096fe:	461c      	movge	r4, r3
 8009700:	2500      	movge	r5, #0
 8009702:	2501      	movlt	r5, #1
 8009704:	f7ff fd3a 	bl	800917c <_Balloc>
 8009708:	b920      	cbnz	r0, 8009714 <__mdiff+0x5c>
 800970a:	4b2e      	ldr	r3, [pc, #184]	; (80097c4 <__mdiff+0x10c>)
 800970c:	4602      	mov	r2, r0
 800970e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009712:	e7e5      	b.n	80096e0 <__mdiff+0x28>
 8009714:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009718:	6926      	ldr	r6, [r4, #16]
 800971a:	60c5      	str	r5, [r0, #12]
 800971c:	f104 0914 	add.w	r9, r4, #20
 8009720:	f108 0514 	add.w	r5, r8, #20
 8009724:	f100 0e14 	add.w	lr, r0, #20
 8009728:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800972c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009730:	f108 0210 	add.w	r2, r8, #16
 8009734:	46f2      	mov	sl, lr
 8009736:	2100      	movs	r1, #0
 8009738:	f859 3b04 	ldr.w	r3, [r9], #4
 800973c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009740:	fa1f f883 	uxth.w	r8, r3
 8009744:	fa11 f18b 	uxtah	r1, r1, fp
 8009748:	0c1b      	lsrs	r3, r3, #16
 800974a:	eba1 0808 	sub.w	r8, r1, r8
 800974e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009752:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009756:	fa1f f888 	uxth.w	r8, r8
 800975a:	1419      	asrs	r1, r3, #16
 800975c:	454e      	cmp	r6, r9
 800975e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009762:	f84a 3b04 	str.w	r3, [sl], #4
 8009766:	d8e7      	bhi.n	8009738 <__mdiff+0x80>
 8009768:	1b33      	subs	r3, r6, r4
 800976a:	3b15      	subs	r3, #21
 800976c:	f023 0303 	bic.w	r3, r3, #3
 8009770:	3304      	adds	r3, #4
 8009772:	3415      	adds	r4, #21
 8009774:	42a6      	cmp	r6, r4
 8009776:	bf38      	it	cc
 8009778:	2304      	movcc	r3, #4
 800977a:	441d      	add	r5, r3
 800977c:	4473      	add	r3, lr
 800977e:	469e      	mov	lr, r3
 8009780:	462e      	mov	r6, r5
 8009782:	4566      	cmp	r6, ip
 8009784:	d30e      	bcc.n	80097a4 <__mdiff+0xec>
 8009786:	f10c 0203 	add.w	r2, ip, #3
 800978a:	1b52      	subs	r2, r2, r5
 800978c:	f022 0203 	bic.w	r2, r2, #3
 8009790:	3d03      	subs	r5, #3
 8009792:	45ac      	cmp	ip, r5
 8009794:	bf38      	it	cc
 8009796:	2200      	movcc	r2, #0
 8009798:	441a      	add	r2, r3
 800979a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800979e:	b17b      	cbz	r3, 80097c0 <__mdiff+0x108>
 80097a0:	6107      	str	r7, [r0, #16]
 80097a2:	e7a3      	b.n	80096ec <__mdiff+0x34>
 80097a4:	f856 8b04 	ldr.w	r8, [r6], #4
 80097a8:	fa11 f288 	uxtah	r2, r1, r8
 80097ac:	1414      	asrs	r4, r2, #16
 80097ae:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80097b2:	b292      	uxth	r2, r2
 80097b4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80097b8:	f84e 2b04 	str.w	r2, [lr], #4
 80097bc:	1421      	asrs	r1, r4, #16
 80097be:	e7e0      	b.n	8009782 <__mdiff+0xca>
 80097c0:	3f01      	subs	r7, #1
 80097c2:	e7ea      	b.n	800979a <__mdiff+0xe2>
 80097c4:	0800a527 	.word	0x0800a527
 80097c8:	0800a538 	.word	0x0800a538

080097cc <__d2b>:
 80097cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80097d0:	4689      	mov	r9, r1
 80097d2:	2101      	movs	r1, #1
 80097d4:	ec57 6b10 	vmov	r6, r7, d0
 80097d8:	4690      	mov	r8, r2
 80097da:	f7ff fccf 	bl	800917c <_Balloc>
 80097de:	4604      	mov	r4, r0
 80097e0:	b930      	cbnz	r0, 80097f0 <__d2b+0x24>
 80097e2:	4602      	mov	r2, r0
 80097e4:	4b25      	ldr	r3, [pc, #148]	; (800987c <__d2b+0xb0>)
 80097e6:	4826      	ldr	r0, [pc, #152]	; (8009880 <__d2b+0xb4>)
 80097e8:	f240 310a 	movw	r1, #778	; 0x30a
 80097ec:	f000 fa1a 	bl	8009c24 <__assert_func>
 80097f0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80097f4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80097f8:	bb35      	cbnz	r5, 8009848 <__d2b+0x7c>
 80097fa:	2e00      	cmp	r6, #0
 80097fc:	9301      	str	r3, [sp, #4]
 80097fe:	d028      	beq.n	8009852 <__d2b+0x86>
 8009800:	4668      	mov	r0, sp
 8009802:	9600      	str	r6, [sp, #0]
 8009804:	f7ff fd82 	bl	800930c <__lo0bits>
 8009808:	9900      	ldr	r1, [sp, #0]
 800980a:	b300      	cbz	r0, 800984e <__d2b+0x82>
 800980c:	9a01      	ldr	r2, [sp, #4]
 800980e:	f1c0 0320 	rsb	r3, r0, #32
 8009812:	fa02 f303 	lsl.w	r3, r2, r3
 8009816:	430b      	orrs	r3, r1
 8009818:	40c2      	lsrs	r2, r0
 800981a:	6163      	str	r3, [r4, #20]
 800981c:	9201      	str	r2, [sp, #4]
 800981e:	9b01      	ldr	r3, [sp, #4]
 8009820:	61a3      	str	r3, [r4, #24]
 8009822:	2b00      	cmp	r3, #0
 8009824:	bf14      	ite	ne
 8009826:	2202      	movne	r2, #2
 8009828:	2201      	moveq	r2, #1
 800982a:	6122      	str	r2, [r4, #16]
 800982c:	b1d5      	cbz	r5, 8009864 <__d2b+0x98>
 800982e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009832:	4405      	add	r5, r0
 8009834:	f8c9 5000 	str.w	r5, [r9]
 8009838:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800983c:	f8c8 0000 	str.w	r0, [r8]
 8009840:	4620      	mov	r0, r4
 8009842:	b003      	add	sp, #12
 8009844:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009848:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800984c:	e7d5      	b.n	80097fa <__d2b+0x2e>
 800984e:	6161      	str	r1, [r4, #20]
 8009850:	e7e5      	b.n	800981e <__d2b+0x52>
 8009852:	a801      	add	r0, sp, #4
 8009854:	f7ff fd5a 	bl	800930c <__lo0bits>
 8009858:	9b01      	ldr	r3, [sp, #4]
 800985a:	6163      	str	r3, [r4, #20]
 800985c:	2201      	movs	r2, #1
 800985e:	6122      	str	r2, [r4, #16]
 8009860:	3020      	adds	r0, #32
 8009862:	e7e3      	b.n	800982c <__d2b+0x60>
 8009864:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009868:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800986c:	f8c9 0000 	str.w	r0, [r9]
 8009870:	6918      	ldr	r0, [r3, #16]
 8009872:	f7ff fd2b 	bl	80092cc <__hi0bits>
 8009876:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800987a:	e7df      	b.n	800983c <__d2b+0x70>
 800987c:	0800a527 	.word	0x0800a527
 8009880:	0800a538 	.word	0x0800a538

08009884 <_calloc_r>:
 8009884:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009886:	fba1 2402 	umull	r2, r4, r1, r2
 800988a:	b94c      	cbnz	r4, 80098a0 <_calloc_r+0x1c>
 800988c:	4611      	mov	r1, r2
 800988e:	9201      	str	r2, [sp, #4]
 8009890:	f7fd ff2e 	bl	80076f0 <_malloc_r>
 8009894:	9a01      	ldr	r2, [sp, #4]
 8009896:	4605      	mov	r5, r0
 8009898:	b930      	cbnz	r0, 80098a8 <_calloc_r+0x24>
 800989a:	4628      	mov	r0, r5
 800989c:	b003      	add	sp, #12
 800989e:	bd30      	pop	{r4, r5, pc}
 80098a0:	220c      	movs	r2, #12
 80098a2:	6002      	str	r2, [r0, #0]
 80098a4:	2500      	movs	r5, #0
 80098a6:	e7f8      	b.n	800989a <_calloc_r+0x16>
 80098a8:	4621      	mov	r1, r4
 80098aa:	f7fd fef8 	bl	800769e <memset>
 80098ae:	e7f4      	b.n	800989a <_calloc_r+0x16>

080098b0 <_free_r>:
 80098b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80098b2:	2900      	cmp	r1, #0
 80098b4:	d044      	beq.n	8009940 <_free_r+0x90>
 80098b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098ba:	9001      	str	r0, [sp, #4]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	f1a1 0404 	sub.w	r4, r1, #4
 80098c2:	bfb8      	it	lt
 80098c4:	18e4      	addlt	r4, r4, r3
 80098c6:	f7ff fc4d 	bl	8009164 <__malloc_lock>
 80098ca:	4a1e      	ldr	r2, [pc, #120]	; (8009944 <_free_r+0x94>)
 80098cc:	9801      	ldr	r0, [sp, #4]
 80098ce:	6813      	ldr	r3, [r2, #0]
 80098d0:	b933      	cbnz	r3, 80098e0 <_free_r+0x30>
 80098d2:	6063      	str	r3, [r4, #4]
 80098d4:	6014      	str	r4, [r2, #0]
 80098d6:	b003      	add	sp, #12
 80098d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80098dc:	f7ff bc48 	b.w	8009170 <__malloc_unlock>
 80098e0:	42a3      	cmp	r3, r4
 80098e2:	d908      	bls.n	80098f6 <_free_r+0x46>
 80098e4:	6825      	ldr	r5, [r4, #0]
 80098e6:	1961      	adds	r1, r4, r5
 80098e8:	428b      	cmp	r3, r1
 80098ea:	bf01      	itttt	eq
 80098ec:	6819      	ldreq	r1, [r3, #0]
 80098ee:	685b      	ldreq	r3, [r3, #4]
 80098f0:	1949      	addeq	r1, r1, r5
 80098f2:	6021      	streq	r1, [r4, #0]
 80098f4:	e7ed      	b.n	80098d2 <_free_r+0x22>
 80098f6:	461a      	mov	r2, r3
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	b10b      	cbz	r3, 8009900 <_free_r+0x50>
 80098fc:	42a3      	cmp	r3, r4
 80098fe:	d9fa      	bls.n	80098f6 <_free_r+0x46>
 8009900:	6811      	ldr	r1, [r2, #0]
 8009902:	1855      	adds	r5, r2, r1
 8009904:	42a5      	cmp	r5, r4
 8009906:	d10b      	bne.n	8009920 <_free_r+0x70>
 8009908:	6824      	ldr	r4, [r4, #0]
 800990a:	4421      	add	r1, r4
 800990c:	1854      	adds	r4, r2, r1
 800990e:	42a3      	cmp	r3, r4
 8009910:	6011      	str	r1, [r2, #0]
 8009912:	d1e0      	bne.n	80098d6 <_free_r+0x26>
 8009914:	681c      	ldr	r4, [r3, #0]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	6053      	str	r3, [r2, #4]
 800991a:	4421      	add	r1, r4
 800991c:	6011      	str	r1, [r2, #0]
 800991e:	e7da      	b.n	80098d6 <_free_r+0x26>
 8009920:	d902      	bls.n	8009928 <_free_r+0x78>
 8009922:	230c      	movs	r3, #12
 8009924:	6003      	str	r3, [r0, #0]
 8009926:	e7d6      	b.n	80098d6 <_free_r+0x26>
 8009928:	6825      	ldr	r5, [r4, #0]
 800992a:	1961      	adds	r1, r4, r5
 800992c:	428b      	cmp	r3, r1
 800992e:	bf04      	itt	eq
 8009930:	6819      	ldreq	r1, [r3, #0]
 8009932:	685b      	ldreq	r3, [r3, #4]
 8009934:	6063      	str	r3, [r4, #4]
 8009936:	bf04      	itt	eq
 8009938:	1949      	addeq	r1, r1, r5
 800993a:	6021      	streq	r1, [r4, #0]
 800993c:	6054      	str	r4, [r2, #4]
 800993e:	e7ca      	b.n	80098d6 <_free_r+0x26>
 8009940:	b003      	add	sp, #12
 8009942:	bd30      	pop	{r4, r5, pc}
 8009944:	20004d54 	.word	0x20004d54

08009948 <__ssputs_r>:
 8009948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800994c:	688e      	ldr	r6, [r1, #8]
 800994e:	429e      	cmp	r6, r3
 8009950:	4682      	mov	sl, r0
 8009952:	460c      	mov	r4, r1
 8009954:	4690      	mov	r8, r2
 8009956:	461f      	mov	r7, r3
 8009958:	d838      	bhi.n	80099cc <__ssputs_r+0x84>
 800995a:	898a      	ldrh	r2, [r1, #12]
 800995c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009960:	d032      	beq.n	80099c8 <__ssputs_r+0x80>
 8009962:	6825      	ldr	r5, [r4, #0]
 8009964:	6909      	ldr	r1, [r1, #16]
 8009966:	eba5 0901 	sub.w	r9, r5, r1
 800996a:	6965      	ldr	r5, [r4, #20]
 800996c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009970:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009974:	3301      	adds	r3, #1
 8009976:	444b      	add	r3, r9
 8009978:	106d      	asrs	r5, r5, #1
 800997a:	429d      	cmp	r5, r3
 800997c:	bf38      	it	cc
 800997e:	461d      	movcc	r5, r3
 8009980:	0553      	lsls	r3, r2, #21
 8009982:	d531      	bpl.n	80099e8 <__ssputs_r+0xa0>
 8009984:	4629      	mov	r1, r5
 8009986:	f7fd feb3 	bl	80076f0 <_malloc_r>
 800998a:	4606      	mov	r6, r0
 800998c:	b950      	cbnz	r0, 80099a4 <__ssputs_r+0x5c>
 800998e:	230c      	movs	r3, #12
 8009990:	f8ca 3000 	str.w	r3, [sl]
 8009994:	89a3      	ldrh	r3, [r4, #12]
 8009996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800999a:	81a3      	strh	r3, [r4, #12]
 800999c:	f04f 30ff 	mov.w	r0, #4294967295
 80099a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099a4:	6921      	ldr	r1, [r4, #16]
 80099a6:	464a      	mov	r2, r9
 80099a8:	f7fd fe6b 	bl	8007682 <memcpy>
 80099ac:	89a3      	ldrh	r3, [r4, #12]
 80099ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80099b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099b6:	81a3      	strh	r3, [r4, #12]
 80099b8:	6126      	str	r6, [r4, #16]
 80099ba:	6165      	str	r5, [r4, #20]
 80099bc:	444e      	add	r6, r9
 80099be:	eba5 0509 	sub.w	r5, r5, r9
 80099c2:	6026      	str	r6, [r4, #0]
 80099c4:	60a5      	str	r5, [r4, #8]
 80099c6:	463e      	mov	r6, r7
 80099c8:	42be      	cmp	r6, r7
 80099ca:	d900      	bls.n	80099ce <__ssputs_r+0x86>
 80099cc:	463e      	mov	r6, r7
 80099ce:	6820      	ldr	r0, [r4, #0]
 80099d0:	4632      	mov	r2, r6
 80099d2:	4641      	mov	r1, r8
 80099d4:	f000 f968 	bl	8009ca8 <memmove>
 80099d8:	68a3      	ldr	r3, [r4, #8]
 80099da:	1b9b      	subs	r3, r3, r6
 80099dc:	60a3      	str	r3, [r4, #8]
 80099de:	6823      	ldr	r3, [r4, #0]
 80099e0:	4433      	add	r3, r6
 80099e2:	6023      	str	r3, [r4, #0]
 80099e4:	2000      	movs	r0, #0
 80099e6:	e7db      	b.n	80099a0 <__ssputs_r+0x58>
 80099e8:	462a      	mov	r2, r5
 80099ea:	f000 f977 	bl	8009cdc <_realloc_r>
 80099ee:	4606      	mov	r6, r0
 80099f0:	2800      	cmp	r0, #0
 80099f2:	d1e1      	bne.n	80099b8 <__ssputs_r+0x70>
 80099f4:	6921      	ldr	r1, [r4, #16]
 80099f6:	4650      	mov	r0, sl
 80099f8:	f7ff ff5a 	bl	80098b0 <_free_r>
 80099fc:	e7c7      	b.n	800998e <__ssputs_r+0x46>
	...

08009a00 <_svfiprintf_r>:
 8009a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a04:	4698      	mov	r8, r3
 8009a06:	898b      	ldrh	r3, [r1, #12]
 8009a08:	061b      	lsls	r3, r3, #24
 8009a0a:	b09d      	sub	sp, #116	; 0x74
 8009a0c:	4607      	mov	r7, r0
 8009a0e:	460d      	mov	r5, r1
 8009a10:	4614      	mov	r4, r2
 8009a12:	d50e      	bpl.n	8009a32 <_svfiprintf_r+0x32>
 8009a14:	690b      	ldr	r3, [r1, #16]
 8009a16:	b963      	cbnz	r3, 8009a32 <_svfiprintf_r+0x32>
 8009a18:	2140      	movs	r1, #64	; 0x40
 8009a1a:	f7fd fe69 	bl	80076f0 <_malloc_r>
 8009a1e:	6028      	str	r0, [r5, #0]
 8009a20:	6128      	str	r0, [r5, #16]
 8009a22:	b920      	cbnz	r0, 8009a2e <_svfiprintf_r+0x2e>
 8009a24:	230c      	movs	r3, #12
 8009a26:	603b      	str	r3, [r7, #0]
 8009a28:	f04f 30ff 	mov.w	r0, #4294967295
 8009a2c:	e0d1      	b.n	8009bd2 <_svfiprintf_r+0x1d2>
 8009a2e:	2340      	movs	r3, #64	; 0x40
 8009a30:	616b      	str	r3, [r5, #20]
 8009a32:	2300      	movs	r3, #0
 8009a34:	9309      	str	r3, [sp, #36]	; 0x24
 8009a36:	2320      	movs	r3, #32
 8009a38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a40:	2330      	movs	r3, #48	; 0x30
 8009a42:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009bec <_svfiprintf_r+0x1ec>
 8009a46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a4a:	f04f 0901 	mov.w	r9, #1
 8009a4e:	4623      	mov	r3, r4
 8009a50:	469a      	mov	sl, r3
 8009a52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a56:	b10a      	cbz	r2, 8009a5c <_svfiprintf_r+0x5c>
 8009a58:	2a25      	cmp	r2, #37	; 0x25
 8009a5a:	d1f9      	bne.n	8009a50 <_svfiprintf_r+0x50>
 8009a5c:	ebba 0b04 	subs.w	fp, sl, r4
 8009a60:	d00b      	beq.n	8009a7a <_svfiprintf_r+0x7a>
 8009a62:	465b      	mov	r3, fp
 8009a64:	4622      	mov	r2, r4
 8009a66:	4629      	mov	r1, r5
 8009a68:	4638      	mov	r0, r7
 8009a6a:	f7ff ff6d 	bl	8009948 <__ssputs_r>
 8009a6e:	3001      	adds	r0, #1
 8009a70:	f000 80aa 	beq.w	8009bc8 <_svfiprintf_r+0x1c8>
 8009a74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a76:	445a      	add	r2, fp
 8009a78:	9209      	str	r2, [sp, #36]	; 0x24
 8009a7a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	f000 80a2 	beq.w	8009bc8 <_svfiprintf_r+0x1c8>
 8009a84:	2300      	movs	r3, #0
 8009a86:	f04f 32ff 	mov.w	r2, #4294967295
 8009a8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a8e:	f10a 0a01 	add.w	sl, sl, #1
 8009a92:	9304      	str	r3, [sp, #16]
 8009a94:	9307      	str	r3, [sp, #28]
 8009a96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a9a:	931a      	str	r3, [sp, #104]	; 0x68
 8009a9c:	4654      	mov	r4, sl
 8009a9e:	2205      	movs	r2, #5
 8009aa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aa4:	4851      	ldr	r0, [pc, #324]	; (8009bec <_svfiprintf_r+0x1ec>)
 8009aa6:	f7f6 fba3 	bl	80001f0 <memchr>
 8009aaa:	9a04      	ldr	r2, [sp, #16]
 8009aac:	b9d8      	cbnz	r0, 8009ae6 <_svfiprintf_r+0xe6>
 8009aae:	06d0      	lsls	r0, r2, #27
 8009ab0:	bf44      	itt	mi
 8009ab2:	2320      	movmi	r3, #32
 8009ab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ab8:	0711      	lsls	r1, r2, #28
 8009aba:	bf44      	itt	mi
 8009abc:	232b      	movmi	r3, #43	; 0x2b
 8009abe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ac2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ac6:	2b2a      	cmp	r3, #42	; 0x2a
 8009ac8:	d015      	beq.n	8009af6 <_svfiprintf_r+0xf6>
 8009aca:	9a07      	ldr	r2, [sp, #28]
 8009acc:	4654      	mov	r4, sl
 8009ace:	2000      	movs	r0, #0
 8009ad0:	f04f 0c0a 	mov.w	ip, #10
 8009ad4:	4621      	mov	r1, r4
 8009ad6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ada:	3b30      	subs	r3, #48	; 0x30
 8009adc:	2b09      	cmp	r3, #9
 8009ade:	d94e      	bls.n	8009b7e <_svfiprintf_r+0x17e>
 8009ae0:	b1b0      	cbz	r0, 8009b10 <_svfiprintf_r+0x110>
 8009ae2:	9207      	str	r2, [sp, #28]
 8009ae4:	e014      	b.n	8009b10 <_svfiprintf_r+0x110>
 8009ae6:	eba0 0308 	sub.w	r3, r0, r8
 8009aea:	fa09 f303 	lsl.w	r3, r9, r3
 8009aee:	4313      	orrs	r3, r2
 8009af0:	9304      	str	r3, [sp, #16]
 8009af2:	46a2      	mov	sl, r4
 8009af4:	e7d2      	b.n	8009a9c <_svfiprintf_r+0x9c>
 8009af6:	9b03      	ldr	r3, [sp, #12]
 8009af8:	1d19      	adds	r1, r3, #4
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	9103      	str	r1, [sp, #12]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	bfbb      	ittet	lt
 8009b02:	425b      	neglt	r3, r3
 8009b04:	f042 0202 	orrlt.w	r2, r2, #2
 8009b08:	9307      	strge	r3, [sp, #28]
 8009b0a:	9307      	strlt	r3, [sp, #28]
 8009b0c:	bfb8      	it	lt
 8009b0e:	9204      	strlt	r2, [sp, #16]
 8009b10:	7823      	ldrb	r3, [r4, #0]
 8009b12:	2b2e      	cmp	r3, #46	; 0x2e
 8009b14:	d10c      	bne.n	8009b30 <_svfiprintf_r+0x130>
 8009b16:	7863      	ldrb	r3, [r4, #1]
 8009b18:	2b2a      	cmp	r3, #42	; 0x2a
 8009b1a:	d135      	bne.n	8009b88 <_svfiprintf_r+0x188>
 8009b1c:	9b03      	ldr	r3, [sp, #12]
 8009b1e:	1d1a      	adds	r2, r3, #4
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	9203      	str	r2, [sp, #12]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	bfb8      	it	lt
 8009b28:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b2c:	3402      	adds	r4, #2
 8009b2e:	9305      	str	r3, [sp, #20]
 8009b30:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009bfc <_svfiprintf_r+0x1fc>
 8009b34:	7821      	ldrb	r1, [r4, #0]
 8009b36:	2203      	movs	r2, #3
 8009b38:	4650      	mov	r0, sl
 8009b3a:	f7f6 fb59 	bl	80001f0 <memchr>
 8009b3e:	b140      	cbz	r0, 8009b52 <_svfiprintf_r+0x152>
 8009b40:	2340      	movs	r3, #64	; 0x40
 8009b42:	eba0 000a 	sub.w	r0, r0, sl
 8009b46:	fa03 f000 	lsl.w	r0, r3, r0
 8009b4a:	9b04      	ldr	r3, [sp, #16]
 8009b4c:	4303      	orrs	r3, r0
 8009b4e:	3401      	adds	r4, #1
 8009b50:	9304      	str	r3, [sp, #16]
 8009b52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b56:	4826      	ldr	r0, [pc, #152]	; (8009bf0 <_svfiprintf_r+0x1f0>)
 8009b58:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b5c:	2206      	movs	r2, #6
 8009b5e:	f7f6 fb47 	bl	80001f0 <memchr>
 8009b62:	2800      	cmp	r0, #0
 8009b64:	d038      	beq.n	8009bd8 <_svfiprintf_r+0x1d8>
 8009b66:	4b23      	ldr	r3, [pc, #140]	; (8009bf4 <_svfiprintf_r+0x1f4>)
 8009b68:	bb1b      	cbnz	r3, 8009bb2 <_svfiprintf_r+0x1b2>
 8009b6a:	9b03      	ldr	r3, [sp, #12]
 8009b6c:	3307      	adds	r3, #7
 8009b6e:	f023 0307 	bic.w	r3, r3, #7
 8009b72:	3308      	adds	r3, #8
 8009b74:	9303      	str	r3, [sp, #12]
 8009b76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b78:	4433      	add	r3, r6
 8009b7a:	9309      	str	r3, [sp, #36]	; 0x24
 8009b7c:	e767      	b.n	8009a4e <_svfiprintf_r+0x4e>
 8009b7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b82:	460c      	mov	r4, r1
 8009b84:	2001      	movs	r0, #1
 8009b86:	e7a5      	b.n	8009ad4 <_svfiprintf_r+0xd4>
 8009b88:	2300      	movs	r3, #0
 8009b8a:	3401      	adds	r4, #1
 8009b8c:	9305      	str	r3, [sp, #20]
 8009b8e:	4619      	mov	r1, r3
 8009b90:	f04f 0c0a 	mov.w	ip, #10
 8009b94:	4620      	mov	r0, r4
 8009b96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b9a:	3a30      	subs	r2, #48	; 0x30
 8009b9c:	2a09      	cmp	r2, #9
 8009b9e:	d903      	bls.n	8009ba8 <_svfiprintf_r+0x1a8>
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d0c5      	beq.n	8009b30 <_svfiprintf_r+0x130>
 8009ba4:	9105      	str	r1, [sp, #20]
 8009ba6:	e7c3      	b.n	8009b30 <_svfiprintf_r+0x130>
 8009ba8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bac:	4604      	mov	r4, r0
 8009bae:	2301      	movs	r3, #1
 8009bb0:	e7f0      	b.n	8009b94 <_svfiprintf_r+0x194>
 8009bb2:	ab03      	add	r3, sp, #12
 8009bb4:	9300      	str	r3, [sp, #0]
 8009bb6:	462a      	mov	r2, r5
 8009bb8:	4b0f      	ldr	r3, [pc, #60]	; (8009bf8 <_svfiprintf_r+0x1f8>)
 8009bba:	a904      	add	r1, sp, #16
 8009bbc:	4638      	mov	r0, r7
 8009bbe:	f7fd feab 	bl	8007918 <_printf_float>
 8009bc2:	1c42      	adds	r2, r0, #1
 8009bc4:	4606      	mov	r6, r0
 8009bc6:	d1d6      	bne.n	8009b76 <_svfiprintf_r+0x176>
 8009bc8:	89ab      	ldrh	r3, [r5, #12]
 8009bca:	065b      	lsls	r3, r3, #25
 8009bcc:	f53f af2c 	bmi.w	8009a28 <_svfiprintf_r+0x28>
 8009bd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009bd2:	b01d      	add	sp, #116	; 0x74
 8009bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bd8:	ab03      	add	r3, sp, #12
 8009bda:	9300      	str	r3, [sp, #0]
 8009bdc:	462a      	mov	r2, r5
 8009bde:	4b06      	ldr	r3, [pc, #24]	; (8009bf8 <_svfiprintf_r+0x1f8>)
 8009be0:	a904      	add	r1, sp, #16
 8009be2:	4638      	mov	r0, r7
 8009be4:	f7fe f93c 	bl	8007e60 <_printf_i>
 8009be8:	e7eb      	b.n	8009bc2 <_svfiprintf_r+0x1c2>
 8009bea:	bf00      	nop
 8009bec:	0800a694 	.word	0x0800a694
 8009bf0:	0800a69e 	.word	0x0800a69e
 8009bf4:	08007919 	.word	0x08007919
 8009bf8:	08009949 	.word	0x08009949
 8009bfc:	0800a69a 	.word	0x0800a69a

08009c00 <_read_r>:
 8009c00:	b538      	push	{r3, r4, r5, lr}
 8009c02:	4d07      	ldr	r5, [pc, #28]	; (8009c20 <_read_r+0x20>)
 8009c04:	4604      	mov	r4, r0
 8009c06:	4608      	mov	r0, r1
 8009c08:	4611      	mov	r1, r2
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	602a      	str	r2, [r5, #0]
 8009c0e:	461a      	mov	r2, r3
 8009c10:	f7f7 fdb8 	bl	8001784 <_read>
 8009c14:	1c43      	adds	r3, r0, #1
 8009c16:	d102      	bne.n	8009c1e <_read_r+0x1e>
 8009c18:	682b      	ldr	r3, [r5, #0]
 8009c1a:	b103      	cbz	r3, 8009c1e <_read_r+0x1e>
 8009c1c:	6023      	str	r3, [r4, #0]
 8009c1e:	bd38      	pop	{r3, r4, r5, pc}
 8009c20:	20004d5c 	.word	0x20004d5c

08009c24 <__assert_func>:
 8009c24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c26:	4614      	mov	r4, r2
 8009c28:	461a      	mov	r2, r3
 8009c2a:	4b09      	ldr	r3, [pc, #36]	; (8009c50 <__assert_func+0x2c>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	4605      	mov	r5, r0
 8009c30:	68d8      	ldr	r0, [r3, #12]
 8009c32:	b14c      	cbz	r4, 8009c48 <__assert_func+0x24>
 8009c34:	4b07      	ldr	r3, [pc, #28]	; (8009c54 <__assert_func+0x30>)
 8009c36:	9100      	str	r1, [sp, #0]
 8009c38:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c3c:	4906      	ldr	r1, [pc, #24]	; (8009c58 <__assert_func+0x34>)
 8009c3e:	462b      	mov	r3, r5
 8009c40:	f000 f80e 	bl	8009c60 <fiprintf>
 8009c44:	f000 faa0 	bl	800a188 <abort>
 8009c48:	4b04      	ldr	r3, [pc, #16]	; (8009c5c <__assert_func+0x38>)
 8009c4a:	461c      	mov	r4, r3
 8009c4c:	e7f3      	b.n	8009c36 <__assert_func+0x12>
 8009c4e:	bf00      	nop
 8009c50:	20000010 	.word	0x20000010
 8009c54:	0800a6a5 	.word	0x0800a6a5
 8009c58:	0800a6b2 	.word	0x0800a6b2
 8009c5c:	0800a6e0 	.word	0x0800a6e0

08009c60 <fiprintf>:
 8009c60:	b40e      	push	{r1, r2, r3}
 8009c62:	b503      	push	{r0, r1, lr}
 8009c64:	4601      	mov	r1, r0
 8009c66:	ab03      	add	r3, sp, #12
 8009c68:	4805      	ldr	r0, [pc, #20]	; (8009c80 <fiprintf+0x20>)
 8009c6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c6e:	6800      	ldr	r0, [r0, #0]
 8009c70:	9301      	str	r3, [sp, #4]
 8009c72:	f000 f88b 	bl	8009d8c <_vfiprintf_r>
 8009c76:	b002      	add	sp, #8
 8009c78:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c7c:	b003      	add	sp, #12
 8009c7e:	4770      	bx	lr
 8009c80:	20000010 	.word	0x20000010

08009c84 <__ascii_mbtowc>:
 8009c84:	b082      	sub	sp, #8
 8009c86:	b901      	cbnz	r1, 8009c8a <__ascii_mbtowc+0x6>
 8009c88:	a901      	add	r1, sp, #4
 8009c8a:	b142      	cbz	r2, 8009c9e <__ascii_mbtowc+0x1a>
 8009c8c:	b14b      	cbz	r3, 8009ca2 <__ascii_mbtowc+0x1e>
 8009c8e:	7813      	ldrb	r3, [r2, #0]
 8009c90:	600b      	str	r3, [r1, #0]
 8009c92:	7812      	ldrb	r2, [r2, #0]
 8009c94:	1e10      	subs	r0, r2, #0
 8009c96:	bf18      	it	ne
 8009c98:	2001      	movne	r0, #1
 8009c9a:	b002      	add	sp, #8
 8009c9c:	4770      	bx	lr
 8009c9e:	4610      	mov	r0, r2
 8009ca0:	e7fb      	b.n	8009c9a <__ascii_mbtowc+0x16>
 8009ca2:	f06f 0001 	mvn.w	r0, #1
 8009ca6:	e7f8      	b.n	8009c9a <__ascii_mbtowc+0x16>

08009ca8 <memmove>:
 8009ca8:	4288      	cmp	r0, r1
 8009caa:	b510      	push	{r4, lr}
 8009cac:	eb01 0402 	add.w	r4, r1, r2
 8009cb0:	d902      	bls.n	8009cb8 <memmove+0x10>
 8009cb2:	4284      	cmp	r4, r0
 8009cb4:	4623      	mov	r3, r4
 8009cb6:	d807      	bhi.n	8009cc8 <memmove+0x20>
 8009cb8:	1e43      	subs	r3, r0, #1
 8009cba:	42a1      	cmp	r1, r4
 8009cbc:	d008      	beq.n	8009cd0 <memmove+0x28>
 8009cbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009cc2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009cc6:	e7f8      	b.n	8009cba <memmove+0x12>
 8009cc8:	4402      	add	r2, r0
 8009cca:	4601      	mov	r1, r0
 8009ccc:	428a      	cmp	r2, r1
 8009cce:	d100      	bne.n	8009cd2 <memmove+0x2a>
 8009cd0:	bd10      	pop	{r4, pc}
 8009cd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009cd6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009cda:	e7f7      	b.n	8009ccc <memmove+0x24>

08009cdc <_realloc_r>:
 8009cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ce0:	4680      	mov	r8, r0
 8009ce2:	4614      	mov	r4, r2
 8009ce4:	460e      	mov	r6, r1
 8009ce6:	b921      	cbnz	r1, 8009cf2 <_realloc_r+0x16>
 8009ce8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cec:	4611      	mov	r1, r2
 8009cee:	f7fd bcff 	b.w	80076f0 <_malloc_r>
 8009cf2:	b92a      	cbnz	r2, 8009d00 <_realloc_r+0x24>
 8009cf4:	f7ff fddc 	bl	80098b0 <_free_r>
 8009cf8:	4625      	mov	r5, r4
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d00:	f000 faae 	bl	800a260 <_malloc_usable_size_r>
 8009d04:	4284      	cmp	r4, r0
 8009d06:	4607      	mov	r7, r0
 8009d08:	d802      	bhi.n	8009d10 <_realloc_r+0x34>
 8009d0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009d0e:	d812      	bhi.n	8009d36 <_realloc_r+0x5a>
 8009d10:	4621      	mov	r1, r4
 8009d12:	4640      	mov	r0, r8
 8009d14:	f7fd fcec 	bl	80076f0 <_malloc_r>
 8009d18:	4605      	mov	r5, r0
 8009d1a:	2800      	cmp	r0, #0
 8009d1c:	d0ed      	beq.n	8009cfa <_realloc_r+0x1e>
 8009d1e:	42bc      	cmp	r4, r7
 8009d20:	4622      	mov	r2, r4
 8009d22:	4631      	mov	r1, r6
 8009d24:	bf28      	it	cs
 8009d26:	463a      	movcs	r2, r7
 8009d28:	f7fd fcab 	bl	8007682 <memcpy>
 8009d2c:	4631      	mov	r1, r6
 8009d2e:	4640      	mov	r0, r8
 8009d30:	f7ff fdbe 	bl	80098b0 <_free_r>
 8009d34:	e7e1      	b.n	8009cfa <_realloc_r+0x1e>
 8009d36:	4635      	mov	r5, r6
 8009d38:	e7df      	b.n	8009cfa <_realloc_r+0x1e>

08009d3a <__sfputc_r>:
 8009d3a:	6893      	ldr	r3, [r2, #8]
 8009d3c:	3b01      	subs	r3, #1
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	b410      	push	{r4}
 8009d42:	6093      	str	r3, [r2, #8]
 8009d44:	da08      	bge.n	8009d58 <__sfputc_r+0x1e>
 8009d46:	6994      	ldr	r4, [r2, #24]
 8009d48:	42a3      	cmp	r3, r4
 8009d4a:	db01      	blt.n	8009d50 <__sfputc_r+0x16>
 8009d4c:	290a      	cmp	r1, #10
 8009d4e:	d103      	bne.n	8009d58 <__sfputc_r+0x1e>
 8009d50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d54:	f000 b94a 	b.w	8009fec <__swbuf_r>
 8009d58:	6813      	ldr	r3, [r2, #0]
 8009d5a:	1c58      	adds	r0, r3, #1
 8009d5c:	6010      	str	r0, [r2, #0]
 8009d5e:	7019      	strb	r1, [r3, #0]
 8009d60:	4608      	mov	r0, r1
 8009d62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d66:	4770      	bx	lr

08009d68 <__sfputs_r>:
 8009d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d6a:	4606      	mov	r6, r0
 8009d6c:	460f      	mov	r7, r1
 8009d6e:	4614      	mov	r4, r2
 8009d70:	18d5      	adds	r5, r2, r3
 8009d72:	42ac      	cmp	r4, r5
 8009d74:	d101      	bne.n	8009d7a <__sfputs_r+0x12>
 8009d76:	2000      	movs	r0, #0
 8009d78:	e007      	b.n	8009d8a <__sfputs_r+0x22>
 8009d7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d7e:	463a      	mov	r2, r7
 8009d80:	4630      	mov	r0, r6
 8009d82:	f7ff ffda 	bl	8009d3a <__sfputc_r>
 8009d86:	1c43      	adds	r3, r0, #1
 8009d88:	d1f3      	bne.n	8009d72 <__sfputs_r+0xa>
 8009d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009d8c <_vfiprintf_r>:
 8009d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d90:	460d      	mov	r5, r1
 8009d92:	b09d      	sub	sp, #116	; 0x74
 8009d94:	4614      	mov	r4, r2
 8009d96:	4698      	mov	r8, r3
 8009d98:	4606      	mov	r6, r0
 8009d9a:	b118      	cbz	r0, 8009da4 <_vfiprintf_r+0x18>
 8009d9c:	6983      	ldr	r3, [r0, #24]
 8009d9e:	b90b      	cbnz	r3, 8009da4 <_vfiprintf_r+0x18>
 8009da0:	f7fd fbaa 	bl	80074f8 <__sinit>
 8009da4:	4b89      	ldr	r3, [pc, #548]	; (8009fcc <_vfiprintf_r+0x240>)
 8009da6:	429d      	cmp	r5, r3
 8009da8:	d11b      	bne.n	8009de2 <_vfiprintf_r+0x56>
 8009daa:	6875      	ldr	r5, [r6, #4]
 8009dac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009dae:	07d9      	lsls	r1, r3, #31
 8009db0:	d405      	bmi.n	8009dbe <_vfiprintf_r+0x32>
 8009db2:	89ab      	ldrh	r3, [r5, #12]
 8009db4:	059a      	lsls	r2, r3, #22
 8009db6:	d402      	bmi.n	8009dbe <_vfiprintf_r+0x32>
 8009db8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009dba:	f7fd fc60 	bl	800767e <__retarget_lock_acquire_recursive>
 8009dbe:	89ab      	ldrh	r3, [r5, #12]
 8009dc0:	071b      	lsls	r3, r3, #28
 8009dc2:	d501      	bpl.n	8009dc8 <_vfiprintf_r+0x3c>
 8009dc4:	692b      	ldr	r3, [r5, #16]
 8009dc6:	b9eb      	cbnz	r3, 8009e04 <_vfiprintf_r+0x78>
 8009dc8:	4629      	mov	r1, r5
 8009dca:	4630      	mov	r0, r6
 8009dcc:	f000 f96e 	bl	800a0ac <__swsetup_r>
 8009dd0:	b1c0      	cbz	r0, 8009e04 <_vfiprintf_r+0x78>
 8009dd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009dd4:	07dc      	lsls	r4, r3, #31
 8009dd6:	d50e      	bpl.n	8009df6 <_vfiprintf_r+0x6a>
 8009dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8009ddc:	b01d      	add	sp, #116	; 0x74
 8009dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de2:	4b7b      	ldr	r3, [pc, #492]	; (8009fd0 <_vfiprintf_r+0x244>)
 8009de4:	429d      	cmp	r5, r3
 8009de6:	d101      	bne.n	8009dec <_vfiprintf_r+0x60>
 8009de8:	68b5      	ldr	r5, [r6, #8]
 8009dea:	e7df      	b.n	8009dac <_vfiprintf_r+0x20>
 8009dec:	4b79      	ldr	r3, [pc, #484]	; (8009fd4 <_vfiprintf_r+0x248>)
 8009dee:	429d      	cmp	r5, r3
 8009df0:	bf08      	it	eq
 8009df2:	68f5      	ldreq	r5, [r6, #12]
 8009df4:	e7da      	b.n	8009dac <_vfiprintf_r+0x20>
 8009df6:	89ab      	ldrh	r3, [r5, #12]
 8009df8:	0598      	lsls	r0, r3, #22
 8009dfa:	d4ed      	bmi.n	8009dd8 <_vfiprintf_r+0x4c>
 8009dfc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009dfe:	f7fd fc3f 	bl	8007680 <__retarget_lock_release_recursive>
 8009e02:	e7e9      	b.n	8009dd8 <_vfiprintf_r+0x4c>
 8009e04:	2300      	movs	r3, #0
 8009e06:	9309      	str	r3, [sp, #36]	; 0x24
 8009e08:	2320      	movs	r3, #32
 8009e0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e12:	2330      	movs	r3, #48	; 0x30
 8009e14:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009fd8 <_vfiprintf_r+0x24c>
 8009e18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e1c:	f04f 0901 	mov.w	r9, #1
 8009e20:	4623      	mov	r3, r4
 8009e22:	469a      	mov	sl, r3
 8009e24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e28:	b10a      	cbz	r2, 8009e2e <_vfiprintf_r+0xa2>
 8009e2a:	2a25      	cmp	r2, #37	; 0x25
 8009e2c:	d1f9      	bne.n	8009e22 <_vfiprintf_r+0x96>
 8009e2e:	ebba 0b04 	subs.w	fp, sl, r4
 8009e32:	d00b      	beq.n	8009e4c <_vfiprintf_r+0xc0>
 8009e34:	465b      	mov	r3, fp
 8009e36:	4622      	mov	r2, r4
 8009e38:	4629      	mov	r1, r5
 8009e3a:	4630      	mov	r0, r6
 8009e3c:	f7ff ff94 	bl	8009d68 <__sfputs_r>
 8009e40:	3001      	adds	r0, #1
 8009e42:	f000 80aa 	beq.w	8009f9a <_vfiprintf_r+0x20e>
 8009e46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e48:	445a      	add	r2, fp
 8009e4a:	9209      	str	r2, [sp, #36]	; 0x24
 8009e4c:	f89a 3000 	ldrb.w	r3, [sl]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	f000 80a2 	beq.w	8009f9a <_vfiprintf_r+0x20e>
 8009e56:	2300      	movs	r3, #0
 8009e58:	f04f 32ff 	mov.w	r2, #4294967295
 8009e5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e60:	f10a 0a01 	add.w	sl, sl, #1
 8009e64:	9304      	str	r3, [sp, #16]
 8009e66:	9307      	str	r3, [sp, #28]
 8009e68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e6c:	931a      	str	r3, [sp, #104]	; 0x68
 8009e6e:	4654      	mov	r4, sl
 8009e70:	2205      	movs	r2, #5
 8009e72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e76:	4858      	ldr	r0, [pc, #352]	; (8009fd8 <_vfiprintf_r+0x24c>)
 8009e78:	f7f6 f9ba 	bl	80001f0 <memchr>
 8009e7c:	9a04      	ldr	r2, [sp, #16]
 8009e7e:	b9d8      	cbnz	r0, 8009eb8 <_vfiprintf_r+0x12c>
 8009e80:	06d1      	lsls	r1, r2, #27
 8009e82:	bf44      	itt	mi
 8009e84:	2320      	movmi	r3, #32
 8009e86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e8a:	0713      	lsls	r3, r2, #28
 8009e8c:	bf44      	itt	mi
 8009e8e:	232b      	movmi	r3, #43	; 0x2b
 8009e90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e94:	f89a 3000 	ldrb.w	r3, [sl]
 8009e98:	2b2a      	cmp	r3, #42	; 0x2a
 8009e9a:	d015      	beq.n	8009ec8 <_vfiprintf_r+0x13c>
 8009e9c:	9a07      	ldr	r2, [sp, #28]
 8009e9e:	4654      	mov	r4, sl
 8009ea0:	2000      	movs	r0, #0
 8009ea2:	f04f 0c0a 	mov.w	ip, #10
 8009ea6:	4621      	mov	r1, r4
 8009ea8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009eac:	3b30      	subs	r3, #48	; 0x30
 8009eae:	2b09      	cmp	r3, #9
 8009eb0:	d94e      	bls.n	8009f50 <_vfiprintf_r+0x1c4>
 8009eb2:	b1b0      	cbz	r0, 8009ee2 <_vfiprintf_r+0x156>
 8009eb4:	9207      	str	r2, [sp, #28]
 8009eb6:	e014      	b.n	8009ee2 <_vfiprintf_r+0x156>
 8009eb8:	eba0 0308 	sub.w	r3, r0, r8
 8009ebc:	fa09 f303 	lsl.w	r3, r9, r3
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	9304      	str	r3, [sp, #16]
 8009ec4:	46a2      	mov	sl, r4
 8009ec6:	e7d2      	b.n	8009e6e <_vfiprintf_r+0xe2>
 8009ec8:	9b03      	ldr	r3, [sp, #12]
 8009eca:	1d19      	adds	r1, r3, #4
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	9103      	str	r1, [sp, #12]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	bfbb      	ittet	lt
 8009ed4:	425b      	neglt	r3, r3
 8009ed6:	f042 0202 	orrlt.w	r2, r2, #2
 8009eda:	9307      	strge	r3, [sp, #28]
 8009edc:	9307      	strlt	r3, [sp, #28]
 8009ede:	bfb8      	it	lt
 8009ee0:	9204      	strlt	r2, [sp, #16]
 8009ee2:	7823      	ldrb	r3, [r4, #0]
 8009ee4:	2b2e      	cmp	r3, #46	; 0x2e
 8009ee6:	d10c      	bne.n	8009f02 <_vfiprintf_r+0x176>
 8009ee8:	7863      	ldrb	r3, [r4, #1]
 8009eea:	2b2a      	cmp	r3, #42	; 0x2a
 8009eec:	d135      	bne.n	8009f5a <_vfiprintf_r+0x1ce>
 8009eee:	9b03      	ldr	r3, [sp, #12]
 8009ef0:	1d1a      	adds	r2, r3, #4
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	9203      	str	r2, [sp, #12]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	bfb8      	it	lt
 8009efa:	f04f 33ff 	movlt.w	r3, #4294967295
 8009efe:	3402      	adds	r4, #2
 8009f00:	9305      	str	r3, [sp, #20]
 8009f02:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009fe8 <_vfiprintf_r+0x25c>
 8009f06:	7821      	ldrb	r1, [r4, #0]
 8009f08:	2203      	movs	r2, #3
 8009f0a:	4650      	mov	r0, sl
 8009f0c:	f7f6 f970 	bl	80001f0 <memchr>
 8009f10:	b140      	cbz	r0, 8009f24 <_vfiprintf_r+0x198>
 8009f12:	2340      	movs	r3, #64	; 0x40
 8009f14:	eba0 000a 	sub.w	r0, r0, sl
 8009f18:	fa03 f000 	lsl.w	r0, r3, r0
 8009f1c:	9b04      	ldr	r3, [sp, #16]
 8009f1e:	4303      	orrs	r3, r0
 8009f20:	3401      	adds	r4, #1
 8009f22:	9304      	str	r3, [sp, #16]
 8009f24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f28:	482c      	ldr	r0, [pc, #176]	; (8009fdc <_vfiprintf_r+0x250>)
 8009f2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f2e:	2206      	movs	r2, #6
 8009f30:	f7f6 f95e 	bl	80001f0 <memchr>
 8009f34:	2800      	cmp	r0, #0
 8009f36:	d03f      	beq.n	8009fb8 <_vfiprintf_r+0x22c>
 8009f38:	4b29      	ldr	r3, [pc, #164]	; (8009fe0 <_vfiprintf_r+0x254>)
 8009f3a:	bb1b      	cbnz	r3, 8009f84 <_vfiprintf_r+0x1f8>
 8009f3c:	9b03      	ldr	r3, [sp, #12]
 8009f3e:	3307      	adds	r3, #7
 8009f40:	f023 0307 	bic.w	r3, r3, #7
 8009f44:	3308      	adds	r3, #8
 8009f46:	9303      	str	r3, [sp, #12]
 8009f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f4a:	443b      	add	r3, r7
 8009f4c:	9309      	str	r3, [sp, #36]	; 0x24
 8009f4e:	e767      	b.n	8009e20 <_vfiprintf_r+0x94>
 8009f50:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f54:	460c      	mov	r4, r1
 8009f56:	2001      	movs	r0, #1
 8009f58:	e7a5      	b.n	8009ea6 <_vfiprintf_r+0x11a>
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	3401      	adds	r4, #1
 8009f5e:	9305      	str	r3, [sp, #20]
 8009f60:	4619      	mov	r1, r3
 8009f62:	f04f 0c0a 	mov.w	ip, #10
 8009f66:	4620      	mov	r0, r4
 8009f68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f6c:	3a30      	subs	r2, #48	; 0x30
 8009f6e:	2a09      	cmp	r2, #9
 8009f70:	d903      	bls.n	8009f7a <_vfiprintf_r+0x1ee>
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d0c5      	beq.n	8009f02 <_vfiprintf_r+0x176>
 8009f76:	9105      	str	r1, [sp, #20]
 8009f78:	e7c3      	b.n	8009f02 <_vfiprintf_r+0x176>
 8009f7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f7e:	4604      	mov	r4, r0
 8009f80:	2301      	movs	r3, #1
 8009f82:	e7f0      	b.n	8009f66 <_vfiprintf_r+0x1da>
 8009f84:	ab03      	add	r3, sp, #12
 8009f86:	9300      	str	r3, [sp, #0]
 8009f88:	462a      	mov	r2, r5
 8009f8a:	4b16      	ldr	r3, [pc, #88]	; (8009fe4 <_vfiprintf_r+0x258>)
 8009f8c:	a904      	add	r1, sp, #16
 8009f8e:	4630      	mov	r0, r6
 8009f90:	f7fd fcc2 	bl	8007918 <_printf_float>
 8009f94:	4607      	mov	r7, r0
 8009f96:	1c78      	adds	r0, r7, #1
 8009f98:	d1d6      	bne.n	8009f48 <_vfiprintf_r+0x1bc>
 8009f9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f9c:	07d9      	lsls	r1, r3, #31
 8009f9e:	d405      	bmi.n	8009fac <_vfiprintf_r+0x220>
 8009fa0:	89ab      	ldrh	r3, [r5, #12]
 8009fa2:	059a      	lsls	r2, r3, #22
 8009fa4:	d402      	bmi.n	8009fac <_vfiprintf_r+0x220>
 8009fa6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009fa8:	f7fd fb6a 	bl	8007680 <__retarget_lock_release_recursive>
 8009fac:	89ab      	ldrh	r3, [r5, #12]
 8009fae:	065b      	lsls	r3, r3, #25
 8009fb0:	f53f af12 	bmi.w	8009dd8 <_vfiprintf_r+0x4c>
 8009fb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009fb6:	e711      	b.n	8009ddc <_vfiprintf_r+0x50>
 8009fb8:	ab03      	add	r3, sp, #12
 8009fba:	9300      	str	r3, [sp, #0]
 8009fbc:	462a      	mov	r2, r5
 8009fbe:	4b09      	ldr	r3, [pc, #36]	; (8009fe4 <_vfiprintf_r+0x258>)
 8009fc0:	a904      	add	r1, sp, #16
 8009fc2:	4630      	mov	r0, r6
 8009fc4:	f7fd ff4c 	bl	8007e60 <_printf_i>
 8009fc8:	e7e4      	b.n	8009f94 <_vfiprintf_r+0x208>
 8009fca:	bf00      	nop
 8009fcc:	0800a430 	.word	0x0800a430
 8009fd0:	0800a450 	.word	0x0800a450
 8009fd4:	0800a410 	.word	0x0800a410
 8009fd8:	0800a694 	.word	0x0800a694
 8009fdc:	0800a69e 	.word	0x0800a69e
 8009fe0:	08007919 	.word	0x08007919
 8009fe4:	08009d69 	.word	0x08009d69
 8009fe8:	0800a69a 	.word	0x0800a69a

08009fec <__swbuf_r>:
 8009fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fee:	460e      	mov	r6, r1
 8009ff0:	4614      	mov	r4, r2
 8009ff2:	4605      	mov	r5, r0
 8009ff4:	b118      	cbz	r0, 8009ffe <__swbuf_r+0x12>
 8009ff6:	6983      	ldr	r3, [r0, #24]
 8009ff8:	b90b      	cbnz	r3, 8009ffe <__swbuf_r+0x12>
 8009ffa:	f7fd fa7d 	bl	80074f8 <__sinit>
 8009ffe:	4b21      	ldr	r3, [pc, #132]	; (800a084 <__swbuf_r+0x98>)
 800a000:	429c      	cmp	r4, r3
 800a002:	d12b      	bne.n	800a05c <__swbuf_r+0x70>
 800a004:	686c      	ldr	r4, [r5, #4]
 800a006:	69a3      	ldr	r3, [r4, #24]
 800a008:	60a3      	str	r3, [r4, #8]
 800a00a:	89a3      	ldrh	r3, [r4, #12]
 800a00c:	071a      	lsls	r2, r3, #28
 800a00e:	d52f      	bpl.n	800a070 <__swbuf_r+0x84>
 800a010:	6923      	ldr	r3, [r4, #16]
 800a012:	b36b      	cbz	r3, 800a070 <__swbuf_r+0x84>
 800a014:	6923      	ldr	r3, [r4, #16]
 800a016:	6820      	ldr	r0, [r4, #0]
 800a018:	1ac0      	subs	r0, r0, r3
 800a01a:	6963      	ldr	r3, [r4, #20]
 800a01c:	b2f6      	uxtb	r6, r6
 800a01e:	4283      	cmp	r3, r0
 800a020:	4637      	mov	r7, r6
 800a022:	dc04      	bgt.n	800a02e <__swbuf_r+0x42>
 800a024:	4621      	mov	r1, r4
 800a026:	4628      	mov	r0, r5
 800a028:	f7ff f842 	bl	80090b0 <_fflush_r>
 800a02c:	bb30      	cbnz	r0, 800a07c <__swbuf_r+0x90>
 800a02e:	68a3      	ldr	r3, [r4, #8]
 800a030:	3b01      	subs	r3, #1
 800a032:	60a3      	str	r3, [r4, #8]
 800a034:	6823      	ldr	r3, [r4, #0]
 800a036:	1c5a      	adds	r2, r3, #1
 800a038:	6022      	str	r2, [r4, #0]
 800a03a:	701e      	strb	r6, [r3, #0]
 800a03c:	6963      	ldr	r3, [r4, #20]
 800a03e:	3001      	adds	r0, #1
 800a040:	4283      	cmp	r3, r0
 800a042:	d004      	beq.n	800a04e <__swbuf_r+0x62>
 800a044:	89a3      	ldrh	r3, [r4, #12]
 800a046:	07db      	lsls	r3, r3, #31
 800a048:	d506      	bpl.n	800a058 <__swbuf_r+0x6c>
 800a04a:	2e0a      	cmp	r6, #10
 800a04c:	d104      	bne.n	800a058 <__swbuf_r+0x6c>
 800a04e:	4621      	mov	r1, r4
 800a050:	4628      	mov	r0, r5
 800a052:	f7ff f82d 	bl	80090b0 <_fflush_r>
 800a056:	b988      	cbnz	r0, 800a07c <__swbuf_r+0x90>
 800a058:	4638      	mov	r0, r7
 800a05a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a05c:	4b0a      	ldr	r3, [pc, #40]	; (800a088 <__swbuf_r+0x9c>)
 800a05e:	429c      	cmp	r4, r3
 800a060:	d101      	bne.n	800a066 <__swbuf_r+0x7a>
 800a062:	68ac      	ldr	r4, [r5, #8]
 800a064:	e7cf      	b.n	800a006 <__swbuf_r+0x1a>
 800a066:	4b09      	ldr	r3, [pc, #36]	; (800a08c <__swbuf_r+0xa0>)
 800a068:	429c      	cmp	r4, r3
 800a06a:	bf08      	it	eq
 800a06c:	68ec      	ldreq	r4, [r5, #12]
 800a06e:	e7ca      	b.n	800a006 <__swbuf_r+0x1a>
 800a070:	4621      	mov	r1, r4
 800a072:	4628      	mov	r0, r5
 800a074:	f000 f81a 	bl	800a0ac <__swsetup_r>
 800a078:	2800      	cmp	r0, #0
 800a07a:	d0cb      	beq.n	800a014 <__swbuf_r+0x28>
 800a07c:	f04f 37ff 	mov.w	r7, #4294967295
 800a080:	e7ea      	b.n	800a058 <__swbuf_r+0x6c>
 800a082:	bf00      	nop
 800a084:	0800a430 	.word	0x0800a430
 800a088:	0800a450 	.word	0x0800a450
 800a08c:	0800a410 	.word	0x0800a410

0800a090 <__ascii_wctomb>:
 800a090:	b149      	cbz	r1, 800a0a6 <__ascii_wctomb+0x16>
 800a092:	2aff      	cmp	r2, #255	; 0xff
 800a094:	bf85      	ittet	hi
 800a096:	238a      	movhi	r3, #138	; 0x8a
 800a098:	6003      	strhi	r3, [r0, #0]
 800a09a:	700a      	strbls	r2, [r1, #0]
 800a09c:	f04f 30ff 	movhi.w	r0, #4294967295
 800a0a0:	bf98      	it	ls
 800a0a2:	2001      	movls	r0, #1
 800a0a4:	4770      	bx	lr
 800a0a6:	4608      	mov	r0, r1
 800a0a8:	4770      	bx	lr
	...

0800a0ac <__swsetup_r>:
 800a0ac:	4b32      	ldr	r3, [pc, #200]	; (800a178 <__swsetup_r+0xcc>)
 800a0ae:	b570      	push	{r4, r5, r6, lr}
 800a0b0:	681d      	ldr	r5, [r3, #0]
 800a0b2:	4606      	mov	r6, r0
 800a0b4:	460c      	mov	r4, r1
 800a0b6:	b125      	cbz	r5, 800a0c2 <__swsetup_r+0x16>
 800a0b8:	69ab      	ldr	r3, [r5, #24]
 800a0ba:	b913      	cbnz	r3, 800a0c2 <__swsetup_r+0x16>
 800a0bc:	4628      	mov	r0, r5
 800a0be:	f7fd fa1b 	bl	80074f8 <__sinit>
 800a0c2:	4b2e      	ldr	r3, [pc, #184]	; (800a17c <__swsetup_r+0xd0>)
 800a0c4:	429c      	cmp	r4, r3
 800a0c6:	d10f      	bne.n	800a0e8 <__swsetup_r+0x3c>
 800a0c8:	686c      	ldr	r4, [r5, #4]
 800a0ca:	89a3      	ldrh	r3, [r4, #12]
 800a0cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a0d0:	0719      	lsls	r1, r3, #28
 800a0d2:	d42c      	bmi.n	800a12e <__swsetup_r+0x82>
 800a0d4:	06dd      	lsls	r5, r3, #27
 800a0d6:	d411      	bmi.n	800a0fc <__swsetup_r+0x50>
 800a0d8:	2309      	movs	r3, #9
 800a0da:	6033      	str	r3, [r6, #0]
 800a0dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a0e0:	81a3      	strh	r3, [r4, #12]
 800a0e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a0e6:	e03e      	b.n	800a166 <__swsetup_r+0xba>
 800a0e8:	4b25      	ldr	r3, [pc, #148]	; (800a180 <__swsetup_r+0xd4>)
 800a0ea:	429c      	cmp	r4, r3
 800a0ec:	d101      	bne.n	800a0f2 <__swsetup_r+0x46>
 800a0ee:	68ac      	ldr	r4, [r5, #8]
 800a0f0:	e7eb      	b.n	800a0ca <__swsetup_r+0x1e>
 800a0f2:	4b24      	ldr	r3, [pc, #144]	; (800a184 <__swsetup_r+0xd8>)
 800a0f4:	429c      	cmp	r4, r3
 800a0f6:	bf08      	it	eq
 800a0f8:	68ec      	ldreq	r4, [r5, #12]
 800a0fa:	e7e6      	b.n	800a0ca <__swsetup_r+0x1e>
 800a0fc:	0758      	lsls	r0, r3, #29
 800a0fe:	d512      	bpl.n	800a126 <__swsetup_r+0x7a>
 800a100:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a102:	b141      	cbz	r1, 800a116 <__swsetup_r+0x6a>
 800a104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a108:	4299      	cmp	r1, r3
 800a10a:	d002      	beq.n	800a112 <__swsetup_r+0x66>
 800a10c:	4630      	mov	r0, r6
 800a10e:	f7ff fbcf 	bl	80098b0 <_free_r>
 800a112:	2300      	movs	r3, #0
 800a114:	6363      	str	r3, [r4, #52]	; 0x34
 800a116:	89a3      	ldrh	r3, [r4, #12]
 800a118:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a11c:	81a3      	strh	r3, [r4, #12]
 800a11e:	2300      	movs	r3, #0
 800a120:	6063      	str	r3, [r4, #4]
 800a122:	6923      	ldr	r3, [r4, #16]
 800a124:	6023      	str	r3, [r4, #0]
 800a126:	89a3      	ldrh	r3, [r4, #12]
 800a128:	f043 0308 	orr.w	r3, r3, #8
 800a12c:	81a3      	strh	r3, [r4, #12]
 800a12e:	6923      	ldr	r3, [r4, #16]
 800a130:	b94b      	cbnz	r3, 800a146 <__swsetup_r+0x9a>
 800a132:	89a3      	ldrh	r3, [r4, #12]
 800a134:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a13c:	d003      	beq.n	800a146 <__swsetup_r+0x9a>
 800a13e:	4621      	mov	r1, r4
 800a140:	4630      	mov	r0, r6
 800a142:	f000 f84d 	bl	800a1e0 <__smakebuf_r>
 800a146:	89a0      	ldrh	r0, [r4, #12]
 800a148:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a14c:	f010 0301 	ands.w	r3, r0, #1
 800a150:	d00a      	beq.n	800a168 <__swsetup_r+0xbc>
 800a152:	2300      	movs	r3, #0
 800a154:	60a3      	str	r3, [r4, #8]
 800a156:	6963      	ldr	r3, [r4, #20]
 800a158:	425b      	negs	r3, r3
 800a15a:	61a3      	str	r3, [r4, #24]
 800a15c:	6923      	ldr	r3, [r4, #16]
 800a15e:	b943      	cbnz	r3, 800a172 <__swsetup_r+0xc6>
 800a160:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a164:	d1ba      	bne.n	800a0dc <__swsetup_r+0x30>
 800a166:	bd70      	pop	{r4, r5, r6, pc}
 800a168:	0781      	lsls	r1, r0, #30
 800a16a:	bf58      	it	pl
 800a16c:	6963      	ldrpl	r3, [r4, #20]
 800a16e:	60a3      	str	r3, [r4, #8]
 800a170:	e7f4      	b.n	800a15c <__swsetup_r+0xb0>
 800a172:	2000      	movs	r0, #0
 800a174:	e7f7      	b.n	800a166 <__swsetup_r+0xba>
 800a176:	bf00      	nop
 800a178:	20000010 	.word	0x20000010
 800a17c:	0800a430 	.word	0x0800a430
 800a180:	0800a450 	.word	0x0800a450
 800a184:	0800a410 	.word	0x0800a410

0800a188 <abort>:
 800a188:	b508      	push	{r3, lr}
 800a18a:	2006      	movs	r0, #6
 800a18c:	f000 f898 	bl	800a2c0 <raise>
 800a190:	2001      	movs	r0, #1
 800a192:	f7f7 faed 	bl	8001770 <_exit>

0800a196 <__swhatbuf_r>:
 800a196:	b570      	push	{r4, r5, r6, lr}
 800a198:	460e      	mov	r6, r1
 800a19a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a19e:	2900      	cmp	r1, #0
 800a1a0:	b096      	sub	sp, #88	; 0x58
 800a1a2:	4614      	mov	r4, r2
 800a1a4:	461d      	mov	r5, r3
 800a1a6:	da08      	bge.n	800a1ba <__swhatbuf_r+0x24>
 800a1a8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	602a      	str	r2, [r5, #0]
 800a1b0:	061a      	lsls	r2, r3, #24
 800a1b2:	d410      	bmi.n	800a1d6 <__swhatbuf_r+0x40>
 800a1b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a1b8:	e00e      	b.n	800a1d8 <__swhatbuf_r+0x42>
 800a1ba:	466a      	mov	r2, sp
 800a1bc:	f000 f89c 	bl	800a2f8 <_fstat_r>
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	dbf1      	blt.n	800a1a8 <__swhatbuf_r+0x12>
 800a1c4:	9a01      	ldr	r2, [sp, #4]
 800a1c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a1ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a1ce:	425a      	negs	r2, r3
 800a1d0:	415a      	adcs	r2, r3
 800a1d2:	602a      	str	r2, [r5, #0]
 800a1d4:	e7ee      	b.n	800a1b4 <__swhatbuf_r+0x1e>
 800a1d6:	2340      	movs	r3, #64	; 0x40
 800a1d8:	2000      	movs	r0, #0
 800a1da:	6023      	str	r3, [r4, #0]
 800a1dc:	b016      	add	sp, #88	; 0x58
 800a1de:	bd70      	pop	{r4, r5, r6, pc}

0800a1e0 <__smakebuf_r>:
 800a1e0:	898b      	ldrh	r3, [r1, #12]
 800a1e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a1e4:	079d      	lsls	r5, r3, #30
 800a1e6:	4606      	mov	r6, r0
 800a1e8:	460c      	mov	r4, r1
 800a1ea:	d507      	bpl.n	800a1fc <__smakebuf_r+0x1c>
 800a1ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a1f0:	6023      	str	r3, [r4, #0]
 800a1f2:	6123      	str	r3, [r4, #16]
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	6163      	str	r3, [r4, #20]
 800a1f8:	b002      	add	sp, #8
 800a1fa:	bd70      	pop	{r4, r5, r6, pc}
 800a1fc:	ab01      	add	r3, sp, #4
 800a1fe:	466a      	mov	r2, sp
 800a200:	f7ff ffc9 	bl	800a196 <__swhatbuf_r>
 800a204:	9900      	ldr	r1, [sp, #0]
 800a206:	4605      	mov	r5, r0
 800a208:	4630      	mov	r0, r6
 800a20a:	f7fd fa71 	bl	80076f0 <_malloc_r>
 800a20e:	b948      	cbnz	r0, 800a224 <__smakebuf_r+0x44>
 800a210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a214:	059a      	lsls	r2, r3, #22
 800a216:	d4ef      	bmi.n	800a1f8 <__smakebuf_r+0x18>
 800a218:	f023 0303 	bic.w	r3, r3, #3
 800a21c:	f043 0302 	orr.w	r3, r3, #2
 800a220:	81a3      	strh	r3, [r4, #12]
 800a222:	e7e3      	b.n	800a1ec <__smakebuf_r+0xc>
 800a224:	4b0d      	ldr	r3, [pc, #52]	; (800a25c <__smakebuf_r+0x7c>)
 800a226:	62b3      	str	r3, [r6, #40]	; 0x28
 800a228:	89a3      	ldrh	r3, [r4, #12]
 800a22a:	6020      	str	r0, [r4, #0]
 800a22c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a230:	81a3      	strh	r3, [r4, #12]
 800a232:	9b00      	ldr	r3, [sp, #0]
 800a234:	6163      	str	r3, [r4, #20]
 800a236:	9b01      	ldr	r3, [sp, #4]
 800a238:	6120      	str	r0, [r4, #16]
 800a23a:	b15b      	cbz	r3, 800a254 <__smakebuf_r+0x74>
 800a23c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a240:	4630      	mov	r0, r6
 800a242:	f000 f86b 	bl	800a31c <_isatty_r>
 800a246:	b128      	cbz	r0, 800a254 <__smakebuf_r+0x74>
 800a248:	89a3      	ldrh	r3, [r4, #12]
 800a24a:	f023 0303 	bic.w	r3, r3, #3
 800a24e:	f043 0301 	orr.w	r3, r3, #1
 800a252:	81a3      	strh	r3, [r4, #12]
 800a254:	89a0      	ldrh	r0, [r4, #12]
 800a256:	4305      	orrs	r5, r0
 800a258:	81a5      	strh	r5, [r4, #12]
 800a25a:	e7cd      	b.n	800a1f8 <__smakebuf_r+0x18>
 800a25c:	08007491 	.word	0x08007491

0800a260 <_malloc_usable_size_r>:
 800a260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a264:	1f18      	subs	r0, r3, #4
 800a266:	2b00      	cmp	r3, #0
 800a268:	bfbc      	itt	lt
 800a26a:	580b      	ldrlt	r3, [r1, r0]
 800a26c:	18c0      	addlt	r0, r0, r3
 800a26e:	4770      	bx	lr

0800a270 <_raise_r>:
 800a270:	291f      	cmp	r1, #31
 800a272:	b538      	push	{r3, r4, r5, lr}
 800a274:	4604      	mov	r4, r0
 800a276:	460d      	mov	r5, r1
 800a278:	d904      	bls.n	800a284 <_raise_r+0x14>
 800a27a:	2316      	movs	r3, #22
 800a27c:	6003      	str	r3, [r0, #0]
 800a27e:	f04f 30ff 	mov.w	r0, #4294967295
 800a282:	bd38      	pop	{r3, r4, r5, pc}
 800a284:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a286:	b112      	cbz	r2, 800a28e <_raise_r+0x1e>
 800a288:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a28c:	b94b      	cbnz	r3, 800a2a2 <_raise_r+0x32>
 800a28e:	4620      	mov	r0, r4
 800a290:	f000 f830 	bl	800a2f4 <_getpid_r>
 800a294:	462a      	mov	r2, r5
 800a296:	4601      	mov	r1, r0
 800a298:	4620      	mov	r0, r4
 800a29a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a29e:	f000 b817 	b.w	800a2d0 <_kill_r>
 800a2a2:	2b01      	cmp	r3, #1
 800a2a4:	d00a      	beq.n	800a2bc <_raise_r+0x4c>
 800a2a6:	1c59      	adds	r1, r3, #1
 800a2a8:	d103      	bne.n	800a2b2 <_raise_r+0x42>
 800a2aa:	2316      	movs	r3, #22
 800a2ac:	6003      	str	r3, [r0, #0]
 800a2ae:	2001      	movs	r0, #1
 800a2b0:	e7e7      	b.n	800a282 <_raise_r+0x12>
 800a2b2:	2400      	movs	r4, #0
 800a2b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a2b8:	4628      	mov	r0, r5
 800a2ba:	4798      	blx	r3
 800a2bc:	2000      	movs	r0, #0
 800a2be:	e7e0      	b.n	800a282 <_raise_r+0x12>

0800a2c0 <raise>:
 800a2c0:	4b02      	ldr	r3, [pc, #8]	; (800a2cc <raise+0xc>)
 800a2c2:	4601      	mov	r1, r0
 800a2c4:	6818      	ldr	r0, [r3, #0]
 800a2c6:	f7ff bfd3 	b.w	800a270 <_raise_r>
 800a2ca:	bf00      	nop
 800a2cc:	20000010 	.word	0x20000010

0800a2d0 <_kill_r>:
 800a2d0:	b538      	push	{r3, r4, r5, lr}
 800a2d2:	4d07      	ldr	r5, [pc, #28]	; (800a2f0 <_kill_r+0x20>)
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	4604      	mov	r4, r0
 800a2d8:	4608      	mov	r0, r1
 800a2da:	4611      	mov	r1, r2
 800a2dc:	602b      	str	r3, [r5, #0]
 800a2de:	f7f7 fa37 	bl	8001750 <_kill>
 800a2e2:	1c43      	adds	r3, r0, #1
 800a2e4:	d102      	bne.n	800a2ec <_kill_r+0x1c>
 800a2e6:	682b      	ldr	r3, [r5, #0]
 800a2e8:	b103      	cbz	r3, 800a2ec <_kill_r+0x1c>
 800a2ea:	6023      	str	r3, [r4, #0]
 800a2ec:	bd38      	pop	{r3, r4, r5, pc}
 800a2ee:	bf00      	nop
 800a2f0:	20004d5c 	.word	0x20004d5c

0800a2f4 <_getpid_r>:
 800a2f4:	f7f7 ba24 	b.w	8001740 <_getpid>

0800a2f8 <_fstat_r>:
 800a2f8:	b538      	push	{r3, r4, r5, lr}
 800a2fa:	4d07      	ldr	r5, [pc, #28]	; (800a318 <_fstat_r+0x20>)
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	4604      	mov	r4, r0
 800a300:	4608      	mov	r0, r1
 800a302:	4611      	mov	r1, r2
 800a304:	602b      	str	r3, [r5, #0]
 800a306:	f7f7 fa82 	bl	800180e <_fstat>
 800a30a:	1c43      	adds	r3, r0, #1
 800a30c:	d102      	bne.n	800a314 <_fstat_r+0x1c>
 800a30e:	682b      	ldr	r3, [r5, #0]
 800a310:	b103      	cbz	r3, 800a314 <_fstat_r+0x1c>
 800a312:	6023      	str	r3, [r4, #0]
 800a314:	bd38      	pop	{r3, r4, r5, pc}
 800a316:	bf00      	nop
 800a318:	20004d5c 	.word	0x20004d5c

0800a31c <_isatty_r>:
 800a31c:	b538      	push	{r3, r4, r5, lr}
 800a31e:	4d06      	ldr	r5, [pc, #24]	; (800a338 <_isatty_r+0x1c>)
 800a320:	2300      	movs	r3, #0
 800a322:	4604      	mov	r4, r0
 800a324:	4608      	mov	r0, r1
 800a326:	602b      	str	r3, [r5, #0]
 800a328:	f7f7 fa81 	bl	800182e <_isatty>
 800a32c:	1c43      	adds	r3, r0, #1
 800a32e:	d102      	bne.n	800a336 <_isatty_r+0x1a>
 800a330:	682b      	ldr	r3, [r5, #0]
 800a332:	b103      	cbz	r3, 800a336 <_isatty_r+0x1a>
 800a334:	6023      	str	r3, [r4, #0]
 800a336:	bd38      	pop	{r3, r4, r5, pc}
 800a338:	20004d5c 	.word	0x20004d5c

0800a33c <_init>:
 800a33c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a33e:	bf00      	nop
 800a340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a342:	bc08      	pop	{r3}
 800a344:	469e      	mov	lr, r3
 800a346:	4770      	bx	lr

0800a348 <_fini>:
 800a348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a34a:	bf00      	nop
 800a34c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a34e:	bc08      	pop	{r3}
 800a350:	469e      	mov	lr, r3
 800a352:	4770      	bx	lr
