INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/AdderModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/MuxALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MuxALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol extend, assumed default net type wire [C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/testbench.v:70]
INFO: [VRFC 10-2458] undeclared symbol mwReg, assumed default net type wire [C:/Users/Ryan/PSU/CMPEN331/Lab03/Lab03.srcs/sources_1/new/testbench.v:77]
