INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.gen/sources_1/bd/Channel/ip/Channel_Pipe_0_0/Channel_Pipe_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_bram_fifo_rstlogic'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_dmem'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_rd_fwft'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_updn_cntr'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_dc_ss_fwft'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_memory'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_fifo_generator_v13_2_9_synth'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_fifo_generator_v13_2_9'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_fifo_generator_0'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0_Pipe'
INFO: [VRFC 10-3107] analyzing entity 'Channel_Pipe_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_channel'
