`timescale 1ns/1ps
module tb_half_adder;

    reg a;
    reg b;
    wire sum;
    wire carry;

    half_adder dut (
        .a(a),
        .b(b),
        .sum(sum),
        .carry(carry)
    );

    initial begin
        $dumpfile("half_adder.vcd");
        $dumpvars(0,tb_half_adder);
    end
    initial begin
        $monitor("a = %b | b = %b | sum = %b | carry = %b",a,b,sum,carry);
    end
    initial begin
        
        a=0; b=0; #10;
        a=0; b=1;#10;
        a=1; b=0; #10;
        a=1; b=1; #10;

        $finish;
    end

endmodule

