{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 21:22:29 2016 " "Info: Processing started: Fri Jun 03 21:22:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/counter.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_clock:div\|clk " "Info: Detected ripple clock \"div_clock:div\|clk\" as buffer" {  } { { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clock:div\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register div_clock:div\|count\[0\] div_clock:div\|clk 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"div_clock:div\|count\[0\]\" and destination register \"div_clock:div\|clk\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.676 ns + Longest register register " "Info: + Longest register to register delay is 0.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_clock:div\|count\[0\] 1 REG LCFF_X11_Y10_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y10_N23; Fanout = 4; REG Node = 'div_clock:div\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_clock:div|count[0] } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.272 ns) 0.521 ns div_clock:div\|clk~0 2 COMB LCCOMB_X11_Y10_N6 1 " "Info: 2: + IC(0.249 ns) + CELL(0.272 ns) = 0.521 ns; Loc. = LCCOMB_X11_Y10_N6; Fanout = 1; COMB Node = 'div_clock:div\|clk~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { div_clock:div|count[0] div_clock:div|clk~0 } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.676 ns div_clock:div\|clk 3 REG LCFF_X11_Y10_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.676 ns; Loc. = LCFF_X11_Y10_N7; Fanout = 2; REG Node = 'div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { div_clock:div|clk~0 div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 63.17 % ) " "Info: Total cell delay = 0.427 ns ( 63.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.249 ns ( 36.83 % ) " "Info: Total interconnect delay = 0.249 ns ( 36.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { div_clock:div|count[0] div_clock:div|clk~0 div_clock:div|clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.676 ns" { div_clock:div|count[0] {} div_clock:div|clk~0 {} div_clock:div|clk {} } { 0.000ns 0.249ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.018 ns - Smallest " "Info: - Smallest clock skew is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.618 ns) 2.471 ns div_clock:div\|clk 2 REG LCFF_X11_Y10_N7 2 " "Info: 2: + IC(0.999 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X11_Y10_N7; Fanout = 2; REG Node = 'div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { clk div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk div_clock:div|clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} div_clock:div|clk {} } { 0.000ns 0.000ns 0.999ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.489 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns div_clock:div\|count\[0\] 3 REG LCFF_X11_Y10_N23 4 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X11_Y10_N23; Fanout = 4; REG Node = 'div_clock:div\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { clk~clkctrl div_clock:div|count[0] } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl div_clock:div|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} div_clock:div|count[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk div_clock:div|clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} div_clock:div|clk {} } { 0.000ns 0.000ns 0.999ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl div_clock:div|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} div_clock:div|count[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { div_clock:div|count[0] div_clock:div|clk~0 div_clock:div|clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.676 ns" { div_clock:div|count[0] {} div_clock:div|clk~0 {} div_clock:div|clk {} } { 0.000ns 0.249ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk div_clock:div|clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} div_clock:div|clk {} } { 0.000ns 0.000ns 0.999ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl div_clock:div|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} div_clock:div|count[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_clock:div|clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { div_clock:div|clk {} } {  } {  } "" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "flip_flop_d:ff1\|q clc clk -0.448 ns register " "Info: tsu for register \"flip_flop_d:ff1\|q\" (data pin = \"clc\", clock pin = \"clk\") is -0.448 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.162 ns + Longest pin register " "Info: + Longest pin to register delay is 5.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns clc 1 PIN PIN_V12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 4; PIN Node = 'clc'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clc } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/counter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.802 ns) + CELL(0.378 ns) 5.007 ns d1~0 2 COMB LCCOMB_X17_Y1_N22 1 " "Info: 2: + IC(3.802 ns) + CELL(0.378 ns) = 5.007 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 1; COMB Node = 'd1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.180 ns" { clc d1~0 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/counter.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.162 ns flip_flop_d:ff1\|q 3 REG LCFF_X17_Y1_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.162 ns; Loc. = LCFF_X17_Y1_N23; Fanout = 2; REG Node = 'flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { d1~0 flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.360 ns ( 26.35 % ) " "Info: Total cell delay = 1.360 ns ( 26.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.802 ns ( 73.65 % ) " "Info: Total interconnect delay = 3.802 ns ( 73.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { clc d1~0 flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.162 ns" { clc {} clc~combout {} d1~0 {} flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 3.802ns 0.000ns } { 0.000ns 0.827ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.700 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.712 ns) 2.565 ns div_clock:div\|clk 2 REG LCFF_X11_Y10_N7 2 " "Info: 2: + IC(0.999 ns) + CELL(0.712 ns) = 2.565 ns; Loc. = LCFF_X11_Y10_N7; Fanout = 2; REG Node = 'div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clk div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 4.438 ns div_clock:div\|clk~clkctrl 3 COMB CLKCTRL_G6 4 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 4.438 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'div_clock:div\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { div_clock:div|clk div_clock:div|clk~clkctrl } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 5.700 ns flip_flop_d:ff1\|q 4 REG LCFF_X17_Y1_N23 2 " "Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 5.700 ns; Loc. = LCFF_X17_Y1_N23; Fanout = 2; REG Node = 'flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { div_clock:div|clk~clkctrl flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 38.32 % ) " "Info: Total cell delay = 2.184 ns ( 38.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.516 ns ( 61.68 % ) " "Info: Total interconnect delay = 3.516 ns ( 61.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 0.999ns 1.873ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { clc d1~0 flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.162 ns" { clc {} clc~combout {} d1~0 {} flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 3.802ns 0.000ns } { 0.000ns 0.827ns 0.378ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 0.999ns 1.873ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q1 flip_flop_d:ff1\|q~DUPLICATE 10.264 ns register " "Info: tco from clock \"clk\" to destination pin \"q1\" through register \"flip_flop_d:ff1\|q~DUPLICATE\" is 10.264 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.712 ns) 2.565 ns div_clock:div\|clk 2 REG LCFF_X11_Y10_N7 2 " "Info: 2: + IC(0.999 ns) + CELL(0.712 ns) = 2.565 ns; Loc. = LCFF_X11_Y10_N7; Fanout = 2; REG Node = 'div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clk div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 4.438 ns div_clock:div\|clk~clkctrl 3 COMB CLKCTRL_G6 4 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 4.438 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'div_clock:div\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { div_clock:div|clk div_clock:div|clk~clkctrl } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 5.700 ns flip_flop_d:ff1\|q~DUPLICATE 4 REG LCFF_X17_Y1_N21 2 " "Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 5.700 ns; Loc. = LCFF_X17_Y1_N21; Fanout = 2; REG Node = 'flip_flop_d:ff1\|q~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { div_clock:div|clk~clkctrl flip_flop_d:ff1|q~DUPLICATE } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 38.32 % ) " "Info: Total cell delay = 2.184 ns ( 38.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.516 ns ( 61.68 % ) " "Info: Total interconnect delay = 3.516 ns ( 61.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl flip_flop_d:ff1|q~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} flip_flop_d:ff1|q~DUPLICATE {} } { 0.000ns 0.000ns 0.999ns 1.873ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.470 ns + Longest register pin " "Info: + Longest register to pin delay is 4.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flip_flop_d:ff1\|q~DUPLICATE 1 REG LCFF_X17_Y1_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y1_N21; Fanout = 2; REG Node = 'flip_flop_d:ff1\|q~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flip_flop_d:ff1|q~DUPLICATE } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(1.932 ns) 4.470 ns q1 2 PIN PIN_H12 0 " "Info: 2: + IC(2.538 ns) + CELL(1.932 ns) = 4.470 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'q1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { flip_flop_d:ff1|q~DUPLICATE q1 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 43.22 % ) " "Info: Total cell delay = 1.932 ns ( 43.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.538 ns ( 56.78 % ) " "Info: Total interconnect delay = 2.538 ns ( 56.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { flip_flop_d:ff1|q~DUPLICATE q1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { flip_flop_d:ff1|q~DUPLICATE {} q1 {} } { 0.000ns 2.538ns } { 0.000ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl flip_flop_d:ff1|q~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} flip_flop_d:ff1|q~DUPLICATE {} } { 0.000ns 0.000ns 0.999ns 1.873ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { flip_flop_d:ff1|q~DUPLICATE q1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { flip_flop_d:ff1|q~DUPLICATE {} q1 {} } { 0.000ns 2.538ns } { 0.000ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "flip_flop_d:ff0\|q clc clk 0.820 ns register " "Info: th for register \"flip_flop_d:ff0\|q\" (data pin = \"clc\", clock pin = \"clk\") is 0.820 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.712 ns) 2.565 ns div_clock:div\|clk 2 REG LCFF_X11_Y10_N7 2 " "Info: 2: + IC(0.999 ns) + CELL(0.712 ns) = 2.565 ns; Loc. = LCFF_X11_Y10_N7; Fanout = 2; REG Node = 'div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clk div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 4.438 ns div_clock:div\|clk~clkctrl 3 COMB CLKCTRL_G6 4 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 4.438 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'div_clock:div\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { div_clock:div|clk div_clock:div|clk~clkctrl } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 5.700 ns flip_flop_d:ff0\|q 4 REG LCFF_X17_Y1_N1 5 " "Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 5.700 ns; Loc. = LCFF_X17_Y1_N1; Fanout = 5; REG Node = 'flip_flop_d:ff0\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { div_clock:div|clk~clkctrl flip_flop_d:ff0|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 38.32 % ) " "Info: Total cell delay = 2.184 ns ( 38.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.516 ns ( 61.68 % ) " "Info: Total interconnect delay = 3.516 ns ( 61.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 0.999ns 1.873ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.029 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns clc 1 PIN PIN_V12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 4; PIN Node = 'clc'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clc } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/counter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.775 ns) + CELL(0.272 ns) 4.874 ns d0 2 COMB LCCOMB_X17_Y1_N0 1 " "Info: 2: + IC(3.775 ns) + CELL(0.272 ns) = 4.874 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 1; COMB Node = 'd0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { clc d0 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/counter.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.029 ns flip_flop_d:ff0\|q 3 REG LCFF_X17_Y1_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.029 ns; Loc. = LCFF_X17_Y1_N1; Fanout = 5; REG Node = 'flip_flop_d:ff0\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { d0 flip_flop_d:ff0|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/counter/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 24.94 % ) " "Info: Total cell delay = 1.254 ns ( 24.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.775 ns ( 75.06 % ) " "Info: Total interconnect delay = 3.775 ns ( 75.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { clc d0 flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { clc {} clc~combout {} d0 {} flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 3.775ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 0.999ns 1.873ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { clc d0 flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { clc {} clc~combout {} d0 {} flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 3.775ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 21:22:29 2016 " "Info: Processing ended: Fri Jun 03 21:22:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
