#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1833120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1809f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1834420 .functor NOT 1, L_0x1860280, C4<0>, C4<0>, C4<0>;
L_0x1860010 .functor XOR 1, L_0x185fed0, L_0x185ff70, C4<0>, C4<0>;
L_0x1860170 .functor XOR 1, L_0x1860010, L_0x18600d0, C4<0>, C4<0>;
v0x185b030_0 .net *"_ivl_10", 0 0, L_0x18600d0;  1 drivers
v0x185b130_0 .net *"_ivl_12", 0 0, L_0x1860170;  1 drivers
v0x185b210_0 .net *"_ivl_2", 0 0, L_0x185dbd0;  1 drivers
v0x185b2d0_0 .net *"_ivl_4", 0 0, L_0x185fed0;  1 drivers
v0x185b3b0_0 .net *"_ivl_6", 0 0, L_0x185ff70;  1 drivers
v0x185b4e0_0 .net *"_ivl_8", 0 0, L_0x1860010;  1 drivers
v0x185b5c0_0 .net "a", 0 0, v0x1857890_0;  1 drivers
v0x185b660_0 .net "b", 0 0, v0x1857930_0;  1 drivers
v0x185b700_0 .net "c", 0 0, v0x18579d0_0;  1 drivers
v0x185b7a0_0 .var "clk", 0 0;
v0x185b840_0 .net "d", 0 0, v0x1857b40_0;  1 drivers
v0x185b8e0_0 .net "out_dut", 0 0, L_0x185fc00;  1 drivers
v0x185b980_0 .net "out_ref", 0 0, L_0x185c840;  1 drivers
v0x185ba20_0 .var/2u "stats1", 159 0;
v0x185bac0_0 .var/2u "strobe", 0 0;
v0x185bb60_0 .net "tb_match", 0 0, L_0x1860280;  1 drivers
v0x185bc20_0 .net "tb_mismatch", 0 0, L_0x1834420;  1 drivers
v0x185bce0_0 .net "wavedrom_enable", 0 0, v0x1857c30_0;  1 drivers
v0x185bd80_0 .net "wavedrom_title", 511 0, v0x1857cd0_0;  1 drivers
L_0x185dbd0 .concat [ 1 0 0 0], L_0x185c840;
L_0x185fed0 .concat [ 1 0 0 0], L_0x185c840;
L_0x185ff70 .concat [ 1 0 0 0], L_0x185fc00;
L_0x18600d0 .concat [ 1 0 0 0], L_0x185c840;
L_0x1860280 .cmp/eeq 1, L_0x185dbd0, L_0x1860170;
S_0x180de50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1809f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x18246c0 .functor NOT 1, v0x18579d0_0, C4<0>, C4<0>, C4<0>;
L_0x1834ce0 .functor NOT 1, v0x1857930_0, C4<0>, C4<0>, C4<0>;
L_0x185bf90 .functor AND 1, L_0x18246c0, L_0x1834ce0, C4<1>, C4<1>;
L_0x185c030 .functor NOT 1, v0x1857b40_0, C4<0>, C4<0>, C4<0>;
L_0x185c160 .functor NOT 1, v0x1857890_0, C4<0>, C4<0>, C4<0>;
L_0x185c260 .functor AND 1, L_0x185c030, L_0x185c160, C4<1>, C4<1>;
L_0x185c340 .functor OR 1, L_0x185bf90, L_0x185c260, C4<0>, C4<0>;
L_0x185c400 .functor AND 1, v0x1857890_0, v0x18579d0_0, C4<1>, C4<1>;
L_0x185c4c0 .functor AND 1, L_0x185c400, v0x1857b40_0, C4<1>, C4<1>;
L_0x185c580 .functor OR 1, L_0x185c340, L_0x185c4c0, C4<0>, C4<0>;
L_0x185c6f0 .functor AND 1, v0x1857930_0, v0x18579d0_0, C4<1>, C4<1>;
L_0x185c760 .functor AND 1, L_0x185c6f0, v0x1857b40_0, C4<1>, C4<1>;
L_0x185c840 .functor OR 1, L_0x185c580, L_0x185c760, C4<0>, C4<0>;
v0x1834690_0 .net *"_ivl_0", 0 0, L_0x18246c0;  1 drivers
v0x1834730_0 .net *"_ivl_10", 0 0, L_0x185c260;  1 drivers
v0x1856080_0 .net *"_ivl_12", 0 0, L_0x185c340;  1 drivers
v0x1856140_0 .net *"_ivl_14", 0 0, L_0x185c400;  1 drivers
v0x1856220_0 .net *"_ivl_16", 0 0, L_0x185c4c0;  1 drivers
v0x1856350_0 .net *"_ivl_18", 0 0, L_0x185c580;  1 drivers
v0x1856430_0 .net *"_ivl_2", 0 0, L_0x1834ce0;  1 drivers
v0x1856510_0 .net *"_ivl_20", 0 0, L_0x185c6f0;  1 drivers
v0x18565f0_0 .net *"_ivl_22", 0 0, L_0x185c760;  1 drivers
v0x18566d0_0 .net *"_ivl_4", 0 0, L_0x185bf90;  1 drivers
v0x18567b0_0 .net *"_ivl_6", 0 0, L_0x185c030;  1 drivers
v0x1856890_0 .net *"_ivl_8", 0 0, L_0x185c160;  1 drivers
v0x1856970_0 .net "a", 0 0, v0x1857890_0;  alias, 1 drivers
v0x1856a30_0 .net "b", 0 0, v0x1857930_0;  alias, 1 drivers
v0x1856af0_0 .net "c", 0 0, v0x18579d0_0;  alias, 1 drivers
v0x1856bb0_0 .net "d", 0 0, v0x1857b40_0;  alias, 1 drivers
v0x1856c70_0 .net "out", 0 0, L_0x185c840;  alias, 1 drivers
S_0x1856dd0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1809f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1857890_0 .var "a", 0 0;
v0x1857930_0 .var "b", 0 0;
v0x18579d0_0 .var "c", 0 0;
v0x1857aa0_0 .net "clk", 0 0, v0x185b7a0_0;  1 drivers
v0x1857b40_0 .var "d", 0 0;
v0x1857c30_0 .var "wavedrom_enable", 0 0;
v0x1857cd0_0 .var "wavedrom_title", 511 0;
S_0x1857070 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1856dd0;
 .timescale -12 -12;
v0x18572d0_0 .var/2s "count", 31 0;
E_0x181ea50/0 .event negedge, v0x1857aa0_0;
E_0x181ea50/1 .event posedge, v0x1857aa0_0;
E_0x181ea50 .event/or E_0x181ea50/0, E_0x181ea50/1;
E_0x181eca0 .event negedge, v0x1857aa0_0;
E_0x18069f0 .event posedge, v0x1857aa0_0;
S_0x18573d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1856dd0;
 .timescale -12 -12;
v0x18575d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18576b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1856dd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1857e30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1809f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x185c9a0 .functor NOT 1, v0x1857930_0, C4<0>, C4<0>, C4<0>;
L_0x185ca10 .functor AND 1, v0x1857890_0, L_0x185c9a0, C4<1>, C4<1>;
L_0x185caf0 .functor NOT 1, v0x18579d0_0, C4<0>, C4<0>, C4<0>;
L_0x185cb60 .functor AND 1, L_0x185ca10, L_0x185caf0, C4<1>, C4<1>;
L_0x185cca0 .functor AND 1, L_0x185cb60, v0x1857b40_0, C4<1>, C4<1>;
L_0x185cd60 .functor NOT 1, v0x1857930_0, C4<0>, C4<0>, C4<0>;
L_0x185ce10 .functor AND 1, v0x1857890_0, L_0x185cd60, C4<1>, C4<1>;
L_0x185ced0 .functor AND 1, L_0x185ce10, v0x18579d0_0, C4<1>, C4<1>;
L_0x185d0f0 .functor AND 1, L_0x185ced0, v0x1857b40_0, C4<1>, C4<1>;
L_0x185d2c0 .functor AND 1, v0x1857890_0, v0x1857930_0, C4<1>, C4<1>;
L_0x185d5b0 .functor AND 1, L_0x185d2c0, v0x18579d0_0, C4<1>, C4<1>;
L_0x185d620 .functor NOT 1, v0x1857b40_0, C4<0>, C4<0>, C4<0>;
L_0x185d700 .functor AND 1, L_0x185d5b0, L_0x185d620, C4<1>, C4<1>;
L_0x185d810 .functor NOT 1, v0x1857890_0, C4<0>, C4<0>, C4<0>;
L_0x185d690 .functor AND 1, L_0x185d810, v0x1857930_0, C4<1>, C4<1>;
L_0x185d950 .functor AND 1, L_0x185d690, v0x18579d0_0, C4<1>, C4<1>;
L_0x185daa0 .functor AND 1, L_0x185d950, v0x1857b40_0, C4<1>, C4<1>;
L_0x185db60 .functor NOT 1, v0x1857890_0, C4<0>, C4<0>, C4<0>;
L_0x185dc70 .functor NOT 1, v0x1857930_0, C4<0>, C4<0>, C4<0>;
L_0x185dce0 .functor AND 1, L_0x185db60, L_0x185dc70, C4<1>, C4<1>;
L_0x185dea0 .functor AND 1, L_0x185dce0, v0x18579d0_0, C4<1>, C4<1>;
L_0x185df60 .functor AND 1, L_0x185dea0, v0x1857b40_0, C4<1>, C4<1>;
L_0x185e0e0 .functor NOT 1, v0x1857930_0, C4<0>, C4<0>, C4<0>;
L_0x185e150 .functor AND 1, v0x1857890_0, L_0x185e0e0, C4<1>, C4<1>;
L_0x185e2e0 .functor AND 1, L_0x185e150, v0x18579d0_0, C4<1>, C4<1>;
L_0x185e3a0 .functor NOT 1, v0x1857b40_0, C4<0>, C4<0>, C4<0>;
L_0x185e4f0 .functor AND 1, L_0x185e2e0, L_0x185e3a0, C4<1>, C4<1>;
L_0x185e630 .functor NOT 1, v0x1857890_0, C4<0>, C4<0>, C4<0>;
L_0x185e790 .functor AND 1, L_0x185e630, v0x1857930_0, C4<1>, C4<1>;
L_0x185e850 .functor NOT 1, v0x18579d0_0, C4<0>, C4<0>, C4<0>;
L_0x185e9c0 .functor AND 1, L_0x185e790, L_0x185e850, C4<1>, C4<1>;
L_0x185eb00 .functor AND 1, L_0x185e9c0, v0x1857b40_0, C4<1>, C4<1>;
L_0x185ecd0 .functor AND 1, v0x1857890_0, v0x1857930_0, C4<1>, C4<1>;
L_0x185ed40 .functor NOT 1, v0x18579d0_0, C4<0>, C4<0>, C4<0>;
L_0x185eed0 .functor AND 1, L_0x185ecd0, L_0x185ed40, C4<1>, C4<1>;
L_0x185f010 .functor NOT 1, v0x1857b40_0, C4<0>, C4<0>, C4<0>;
L_0x185f1b0 .functor AND 1, L_0x185eed0, L_0x185f010, C4<1>, C4<1>;
L_0x185f2c0 .functor OR 1, L_0x185cca0, L_0x185d0f0, C4<0>, C4<0>;
L_0x185f080 .functor OR 1, L_0x185f2c0, L_0x185d700, C4<0>, C4<0>;
L_0x185f510 .functor OR 1, L_0x185f080, L_0x185daa0, C4<0>, C4<0>;
L_0x185f770 .functor OR 1, L_0x185f510, L_0x185df60, C4<0>, C4<0>;
L_0x185f880 .functor OR 1, L_0x185f770, L_0x185e4f0, C4<0>, C4<0>;
L_0x185faf0 .functor OR 1, L_0x185f880, L_0x185eb00, C4<0>, C4<0>;
L_0x185fc00 .functor OR 1, L_0x185faf0, L_0x185f1b0, C4<0>, C4<0>;
v0x1858120_0 .net *"_ivl_0", 0 0, L_0x185c9a0;  1 drivers
v0x1858200_0 .net *"_ivl_10", 0 0, L_0x185cd60;  1 drivers
v0x18582e0_0 .net *"_ivl_12", 0 0, L_0x185ce10;  1 drivers
v0x18583d0_0 .net *"_ivl_14", 0 0, L_0x185ced0;  1 drivers
v0x18584b0_0 .net *"_ivl_18", 0 0, L_0x185d2c0;  1 drivers
v0x18585e0_0 .net *"_ivl_2", 0 0, L_0x185ca10;  1 drivers
v0x18586c0_0 .net *"_ivl_20", 0 0, L_0x185d5b0;  1 drivers
v0x18587a0_0 .net *"_ivl_22", 0 0, L_0x185d620;  1 drivers
v0x1858880_0 .net *"_ivl_26", 0 0, L_0x185d810;  1 drivers
v0x1858960_0 .net *"_ivl_28", 0 0, L_0x185d690;  1 drivers
v0x1858a40_0 .net *"_ivl_30", 0 0, L_0x185d950;  1 drivers
v0x1858b20_0 .net *"_ivl_34", 0 0, L_0x185db60;  1 drivers
v0x1858c00_0 .net *"_ivl_36", 0 0, L_0x185dc70;  1 drivers
v0x1858ce0_0 .net *"_ivl_38", 0 0, L_0x185dce0;  1 drivers
v0x1858dc0_0 .net *"_ivl_4", 0 0, L_0x185caf0;  1 drivers
v0x1858ea0_0 .net *"_ivl_40", 0 0, L_0x185dea0;  1 drivers
v0x1858f80_0 .net *"_ivl_44", 0 0, L_0x185e0e0;  1 drivers
v0x1859170_0 .net *"_ivl_46", 0 0, L_0x185e150;  1 drivers
v0x1859250_0 .net *"_ivl_48", 0 0, L_0x185e2e0;  1 drivers
v0x1859330_0 .net *"_ivl_50", 0 0, L_0x185e3a0;  1 drivers
v0x1859410_0 .net *"_ivl_54", 0 0, L_0x185e630;  1 drivers
v0x18594f0_0 .net *"_ivl_56", 0 0, L_0x185e790;  1 drivers
v0x18595d0_0 .net *"_ivl_58", 0 0, L_0x185e850;  1 drivers
v0x18596b0_0 .net *"_ivl_6", 0 0, L_0x185cb60;  1 drivers
v0x1859790_0 .net *"_ivl_60", 0 0, L_0x185e9c0;  1 drivers
v0x1859870_0 .net *"_ivl_64", 0 0, L_0x185ecd0;  1 drivers
v0x1859950_0 .net *"_ivl_66", 0 0, L_0x185ed40;  1 drivers
v0x1859a30_0 .net *"_ivl_68", 0 0, L_0x185eed0;  1 drivers
v0x1859b10_0 .net *"_ivl_70", 0 0, L_0x185f010;  1 drivers
v0x1859bf0_0 .net *"_ivl_74", 0 0, L_0x185f2c0;  1 drivers
v0x1859cd0_0 .net *"_ivl_76", 0 0, L_0x185f080;  1 drivers
v0x1859db0_0 .net *"_ivl_78", 0 0, L_0x185f510;  1 drivers
v0x1859e90_0 .net *"_ivl_80", 0 0, L_0x185f770;  1 drivers
v0x185a180_0 .net *"_ivl_82", 0 0, L_0x185f880;  1 drivers
v0x185a260_0 .net *"_ivl_84", 0 0, L_0x185faf0;  1 drivers
v0x185a340_0 .net "a", 0 0, v0x1857890_0;  alias, 1 drivers
v0x185a3e0_0 .net "b", 0 0, v0x1857930_0;  alias, 1 drivers
v0x185a4d0_0 .net "c", 0 0, v0x18579d0_0;  alias, 1 drivers
v0x185a5c0_0 .net "d", 0 0, v0x1857b40_0;  alias, 1 drivers
v0x185a6b0_0 .net "out", 0 0, L_0x185fc00;  alias, 1 drivers
v0x185a770_0 .net "w1", 0 0, L_0x185cca0;  1 drivers
v0x185a830_0 .net "w2", 0 0, L_0x185d0f0;  1 drivers
v0x185a8f0_0 .net "w3", 0 0, L_0x185d700;  1 drivers
v0x185a9b0_0 .net "w4", 0 0, L_0x185daa0;  1 drivers
v0x185aa70_0 .net "w5", 0 0, L_0x185df60;  1 drivers
v0x185ab30_0 .net "w6", 0 0, L_0x185e4f0;  1 drivers
v0x185abf0_0 .net "w7", 0 0, L_0x185eb00;  1 drivers
v0x185acb0_0 .net "w8", 0 0, L_0x185f1b0;  1 drivers
S_0x185ae10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1809f20;
 .timescale -12 -12;
E_0x181e7f0 .event anyedge, v0x185bac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x185bac0_0;
    %nor/r;
    %assign/vec4 v0x185bac0_0, 0;
    %wait E_0x181e7f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1856dd0;
T_3 ;
    %fork t_1, S_0x1857070;
    %jmp t_0;
    .scope S_0x1857070;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18572d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1857b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18579d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1857930_0, 0;
    %assign/vec4 v0x1857890_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18069f0;
    %load/vec4 v0x18572d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x18572d0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1857b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18579d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1857930_0, 0;
    %assign/vec4 v0x1857890_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x181eca0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18576b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x181ea50;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1857890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1857930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18579d0_0, 0;
    %assign/vec4 v0x1857b40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1856dd0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1809f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x185b7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x185bac0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1809f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x185b7a0_0;
    %inv;
    %store/vec4 v0x185b7a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1809f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1857aa0_0, v0x185bc20_0, v0x185b5c0_0, v0x185b660_0, v0x185b700_0, v0x185b840_0, v0x185b980_0, v0x185b8e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1809f20;
T_7 ;
    %load/vec4 v0x185ba20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x185ba20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x185ba20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x185ba20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x185ba20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x185ba20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x185ba20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1809f20;
T_8 ;
    %wait E_0x181ea50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x185ba20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185ba20_0, 4, 32;
    %load/vec4 v0x185bb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x185ba20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185ba20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x185ba20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185ba20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x185b980_0;
    %load/vec4 v0x185b980_0;
    %load/vec4 v0x185b8e0_0;
    %xor;
    %load/vec4 v0x185b980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x185ba20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185ba20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x185ba20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185ba20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/kmap2/iter1/response4/top_module.sv";
