From 0f0d0c964fa23ef6b96045278f00a6f116be6621 Mon Sep 17 00:00:00 2001
From: Stefan Lange <s.lange@gateware.de>
Date: Fri, 2 Dec 2016 08:44:03 +0100
Subject: [PATCH] TQMT1042_SERDES8E dts: set EC2 RGMII phy to output 125MHz on
 CLK_OUT pin

Program RGMII phy DP83867 (address 0x05) at MAC EC2 to output 125MHz
on CLK_OUT pin.
This pin is wired to provide the GTX clock to MAC EC2.

Signed-off-by: Stefan Lange <s.lange@gateware.de>
---
 arch/powerpc/boot/dts/fsl/tqmt1042_serdes8e.dts | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/arch/powerpc/boot/dts/fsl/tqmt1042_serdes8e.dts b/arch/powerpc/boot/dts/fsl/tqmt1042_serdes8e.dts
index 155a5bd..829fa94 100644
--- a/arch/powerpc/boot/dts/fsl/tqmt1042_serdes8e.dts
+++ b/arch/powerpc/boot/dts/fsl/tqmt1042_serdes8e.dts
@@ -283,12 +283,14 @@
 					ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
 					ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
 					ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
+					ti,dp83867-clk-out-sel = <DP83867_IOMUXCFG_CLK_O_SEL_REF_CLK>;
 				};
 				phy_rgmii_1: ethernet-phy@05 {
 					reg = <0x05>;
 					ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
 					ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
 					ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
+					ti,dp83867-clk-out-sel = <DP83867_IOMUXCFG_CLK_O_SEL_CHA_RX>;
 				};
 				phy_sgmii_0: ethernet-phy@1D {
 					reg = <0x1D>;
-- 
1.9.1

