# YAML configuration file for atmega48-88-168-328 variants
#
# Copyright 2021-2025 Clement Savergne <csavergne@yahoo.com>
#
# This file is part of yasim-avr.
#
# yasim-avr is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# yasim-avr is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with yasim-avr.  If not, see <http://www.gnu.org/licenses/>.

---
#========================================================================================
SLPCTRL:
    registers:
        - name: SMCR
          address: 0x33
          fields:
            SE: { kind: BIT, pos: 0, one: on, zero: off }
            SM:
                kind: ENUM
                LSB: 1
                MSB: 3
                values: [ IDLE, ADC, PDOWN, PSAVE, "", "", STBY, EXTSTBY ]

        - name: MCUCR
          address: 0x35
          fields:
            BODSE: { kind: BIT, pos: 5 }
            BODS: { kind: BIT, pos: 6 }

        - name: PRR
          address: 0x64
          fields:
            PRADC: { kind: BIT, pos: 0 }
            PRUSART0: { kind: BIT, pos: 1 }
            PRSPI: { kind: BIT, pos: 2 }
            PRTIM1: { kind: BIT, pos: 3 }
            PRTIM0: { kind: BIT, pos: 5 }
            PRTIM2: { kind: BIT, pos: 6 }
            PRTWI: { kind: BIT, pos: 7 }

    config:
        modes:
            0b000: Idle
            0b001: ADC
            0b010: PowerDown
            0b011: PowerSave
            0b110: Standby
            0b111: ExtStandby
        rb_mode: SMCR/SM
        rb_enable: SMCR/SE

#========================================================================================
CPUINT:
    registers:
        - name: MCUCR
          address: 0x35
          fields:
            IVCE: { kind: BIT, pos: 0 }
            IVSEL: { kind: BIT, pos: 1 }

#========================================================================================
FUSES_48:
    config:
        boot_sizes: []

#========================================================================================
FUSES_88_168:
    config:
        #0:Fuse Low Byte , 1:Fuse High Byte , 2:Fuse Ext Byte
        rb_bootsz: 0x02/1-2
        rb_bootrst: 0x02/0
        bm_bootlockbit: 4-5
        bm_applockbit: 2-3

#========================================================================================
FUSES_328:
    config:
        #0:Fuse Low Byte , 1:Fuse High Byte , 2:Fuse Ext Byte
        rb_bootsz: 0x01/1-2
        rb_bootrst: 0x01/0
        bm_bootlockbit: 4-5
        bm_applockbit: 2-3

#========================================================================================
NVMCTRL:
    registers:
        - name: SPMCSR
          address: 0x37
          fields:
            SPMEN: { kind: BIT, pos: 0 }
            PGERS: { kind: BIT, pos: 1 }
            PGWRT: { kind: BIT, pos: 2 }
            BLBSET: { kind: BIT, pos: 3 }
            RWWSRE: { kind: BIT, pos: 4 }
            SIGRD: { kind: BIT, pos: 5 }
            RWWSB: { kind: BIT, pos: 6, readonly: yes }
            SPMIE: { kind: BIT, pos: 7 }

        - name: EECR
          address: 0x1F
          fields:
            EERE: { kind: BIT, pos: 0 }
            EEPE: { kind: BIT, pos: 1 }
            EEMPE: { kind: BIT, pos: 2 }
            EERIE: { kind: BIT, pos: 3 }
            EEPM:
                kind: ENUM
                LSB: 4
                MSB: 5
                values: [ EraseWrite, Erase, Write ]

        - name: EEAR
          address: 0x21
          size: 2
          alias: [ EEARL, EEARH ]
          fields:
            EEAR: { kind: INT, LSB: 0, MSB: 9 }

        - name: EEDR
          address: 0x20

    config:
        reg_spm_ctrl: SPMCSR
        bm_spm_cmd: SPMCSR/PGERS|PGWRT|BLBSET|RWWSRE|SIGRD
        bm_spm_enable: SPMCSR/SPMEN
        bm_spm_inten: SPMCSR/SPMIE
        bm_spm_rww_busy: SPMCSR/RWWSB
        rbc_ee_addr: [ EEAR/EEAR ]
        reg_ee_data: EEDR
        rb_ee_read: EECR/EERE
        rb_ee_write: EECR/EEPE
        rb_ee_wren: EECR/EEMPE
        rb_ee_inten: EECR/EERIE
        rb_ee_mode: EECR/EEPM
        spm_write_delay: 4500
        spm_erase_delay: 4500
        ee_write_delay: 1800
        ee_erase_delay: 1800
        ee_erase_write_delay: 3400
        dev_id:
