

================================================================
== Vivado HLS Report for 'hls_xfft2real_Loop_realfft_be_descramble_pro'
================================================================
* Date:           Thu Jul  7 15:03:34 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        be_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.81|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  524|  524|  524|  524|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- realfft_be_descramble  |  522|  522|        12|          1|          1|   512|    yes   |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    443|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|     821|     77|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      4|     821|    607|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------------------------+-------------------------------------------+--------------+
    |                    Instance                   |                   Module                  |  Expression  |
    +-----------------------------------------------+-------------------------------------------+--------------+
    |hls_xfft2real_mac_muladd_16s_16s_31s_31_3_U8   |hls_xfft2real_mac_muladd_16s_16s_31s_31_3  | i0 + i1 * i2 |
    |hls_xfft2real_mac_mulsub_16s_16s_31s_31_3_U10  |hls_xfft2real_mac_mulsub_16s_16s_31s_31_3  | i0 - i1 * i2 |
    |hls_xfft2real_mul_mul_16s_16s_31_3_U7          |hls_xfft2real_mul_mul_16s_16s_31_3         |    i0 * i1   |
    |hls_xfft2real_mul_mul_16s_16s_31_3_U9          |hls_xfft2real_mul_mul_16s_16s_31_3         |    i0 * i1   |
    +-----------------------------------------------+-------------------------------------------+--------------+

    * Memory: 
    +--------------+---------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |                          Module                         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |twid_rom_0_U  |hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_0  |        1|  0|   0|   512|   16|     1|         8192|
    |twid_rom_1_U  |hls_xfft2real_Loop_realfft_be_descramble_pro_twid_rom_1  |        1|  0|   0|   512|   16|     1|         8192|
    +--------------+---------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                                                         |        2|  0|   0|  1024|   32|     2|        16384|
    +--------------+---------------------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |cdata_M_real_V_fu_584_p2            |     +    |      0|  0|  16|          16|          16|
    |i_fu_241_p2                         |     +    |      0|  0|  10|          10|           1|
    |p_r_M_imag_V_fu_615_p2              |     +    |      0|  0|  16|          16|          16|
    |p_r_M_real_V_1_fu_610_p2            |     +    |      0|  0|  16|          16|          16|
    |r_V_1_fu_380_p2                     |     +    |      0|  0|  17|          17|          17|
    |r_V_fu_346_p2                       |     +    |      0|  0|  17|          17|          17|
    |p_Val2_1_fu_588_p2                  |     -    |      0|  0|  16|          16|          16|
    |p_Val2_5_fu_386_p2                  |     -    |      0|  0|  17|          17|          17|
    |p_Val2_6_fu_320_p2                  |     -    |      0|  0|  16|           1|          16|
    |p_neg1_fu_450_p2                    |     -    |      0|  0|  18|           1|          18|
    |p_neg2_fu_469_p2                    |     -    |      0|  0|  18|           1|          18|
    |p_neg_fu_521_p2                     |     -    |      0|  0|  18|           1|          18|
    |p_neg_t_fu_498_p2                   |     -    |      0|  0|  16|           1|          16|
    |r_V_2_fu_352_p2                     |     -    |      0|  0|  17|          17|          17|
    |t_V_2_fu_485_p2                     |     -    |      0|  0|  17|           1|          17|
    |tmp_10_fu_537_p2                    |     -    |      0|  0|  16|           1|          16|
    |tmp_15_fu_548_p2                    |     -    |      0|  0|  16|           1|          16|
    |tmp_21_fu_559_p2                    |     -    |      0|  0|  16|           1|          16|
    |tmp_4_fu_257_p2                     |     -    |      0|  0|   9|           1|           9|
    |f_M_imag_V_fu_553_p3                |  Select  |      0|  0|  16|           1|          16|
    |f_M_real_V_fu_542_p3                |  Select  |      0|  0|  16|           1|          16|
    |p_Val2_2_fu_331_p3                  |  Select  |      0|  0|  16|           1|          16|
    |p_Val2_3_fu_315_p3                  |  Select  |      0|  0|  16|           1|          16|
    |p_Val2_4_fu_310_p3                  |  Select  |      0|  0|  16|           1|          16|
    |p_Val2_s_fu_326_p3                  |  Select  |      0|  0|  16|           1|          16|
    |p_y_M_imag_V_read_assign_fu_564_p3  |  Select  |      0|  0|  16|           1|          16|
    |p_y_M_real_V_read_assign_fu_513_p3  |  Select  |      0|  0|  16|           1|          16|
    |ap_sig_bdd_401                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_404                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_422                      |    and   |      0|  0|   1|           1|           1|
    |exitcond_i_fu_235_p2                |   icmp   |      0|  0|   4|          10|          11|
    |icmp_fu_304_p2                      |   icmp   |      0|  0|   1|           2|           1|
    |tmp_s_fu_251_p2                     |   icmp   |      0|  0|   4|          10|           1|
    |ap_sig_bdd_386                      |    or    |      0|  0|   1|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 443|         186|         438|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |   1|          4|    1|          4|
    |ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it11  |  16|          2|   16|         32|
    |ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it11    |  16|          2|   16|         32|
    |ap_reg_ppiten_pp0_it11                           |   1|          2|    1|          2|
    |ap_sig_ioackin_dout_V_TREADY                     |   1|          2|    1|          2|
    |cdata_M_imag_V_phi_fu_229_p4                     |  16|          2|   16|         32|
    |i1_0_i_phi_fu_209_p4                             |  10|          2|   10|         20|
    |i1_0_i_reg_205                                   |  10|          2|   10|         20|
    |tmp_M_real_V_phi_fu_220_p4                       |  16|          2|   16|         32|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  87|         20|   87|        176|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   3|   0|    3|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_reg_ioackin_dout_V_TREADY                     |   1|   0|    1|          0|
    |ap_reg_phiprechg_cdata_M_imag_V_reg_226pp0_it11  |  16|   0|   16|          0|
    |ap_reg_phiprechg_tmp_M_real_V_reg_217pp0_it11    |  16|   0|   16|          0|
    |ap_reg_ppiten_pp0_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                            |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_14_reg_820_pp0_it5              |  16|   0|   16|          0|
    |ap_reg_ppstg_tmp_20_reg_835_pp0_it5              |  16|   0|   16|          0|
    |ap_reg_ppstg_tmp_24_reg_795_pp0_it5              |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_25_reg_815_pp0_it5              |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_27_reg_830_pp0_it5              |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_3_reg_800_pp0_it5               |  16|   0|   16|          0|
    |cdata_M_real_V_reg_929                           |  16|   0|   16|          0|
    |descramble_buf_0_M_imag_V_lo_1_reg_727           |  16|   0|   16|          0|
    |descramble_buf_0_M_imag_V_lo_reg_753             |  16|   0|   16|          0|
    |descramble_buf_0_M_real_V_lo_1_reg_717           |  16|   0|   16|          0|
    |descramble_buf_0_M_real_V_lo_reg_743             |  16|   0|   16|          0|
    |descramble_buf_1_M_imag_V_lo_1_reg_732           |  16|   0|   16|          0|
    |descramble_buf_1_M_imag_V_lo_reg_758             |  16|   0|   16|          0|
    |descramble_buf_1_M_real_V_lo_1_reg_722           |  16|   0|   16|          0|
    |descramble_buf_1_M_real_V_lo_reg_748             |  16|   0|   16|          0|
    |exitcond_i_reg_653                               |   1|   0|    1|          0|
    |f_M_imag_V_reg_875                               |  16|   0|   16|          0|
    |f_M_real_V_reg_870                               |  16|   0|   16|          0|
    |i1_0_i_reg_205                                   |  10|   0|   10|          0|
    |i_reg_657                                        |  10|   0|   10|          0|
    |icmp_reg_737                                     |   1|   0|    1|          0|
    |p_Val2_10_reg_924                                |  31|   0|   31|          0|
    |p_Val2_1_reg_934                                 |  16|   0|   16|          0|
    |p_Val2_2_reg_779                                 |  16|   0|   16|          0|
    |p_Val2_4_reg_763                                 |  16|   0|   16|          0|
    |p_Val2_5_reg_810                                 |  17|   0|   17|          0|
    |p_Val2_6_reg_768                                 |  16|   0|   16|          0|
    |p_Val2_9_reg_919                                 |  31|   0|   31|          0|
    |p_Val2_s_reg_773                                 |  16|   0|   16|          0|
    |p_r_M_imag_V_reg_944                             |  16|   0|   16|          0|
    |p_r_M_real_V_1_reg_939                           |  16|   0|   16|          0|
    |p_y_M_imag_V_read_assign_reg_880                 |  16|   0|   16|          0|
    |p_y_M_real_V_read_assign_reg_850                 |  16|   0|   16|          0|
    |r_V_1_reg_805                                    |  17|   0|   17|          0|
    |r_V_2_reg_790                                    |  17|   0|   17|          0|
    |r_V_reg_785                                      |  17|   0|   17|          0|
    |tmp1_cast_i_reg_909                              |  31|   0|   31|          0|
    |tmp_13_reg_845                                   |  16|   0|   16|          0|
    |tmp_14_reg_820                                   |  16|   0|   16|          0|
    |tmp_16_reg_825                                   |  16|   0|   16|          0|
    |tmp_18_reg_666                                   |   8|   0|    8|          0|
    |tmp_19_reg_855                                   |  16|   0|   16|          0|
    |tmp_20_reg_835                                   |  16|   0|   16|          0|
    |tmp_23_reg_671                                   |   1|   0|    1|          0|
    |tmp_24_reg_795                                   |   1|   0|    1|          0|
    |tmp_25_reg_815                                   |   1|   0|    1|          0|
    |tmp_27_reg_830                                   |   1|   0|    1|          0|
    |tmp_2_i_reg_897                                  |  31|   0|   31|          0|
    |tmp_3_cast_i_reg_914                             |  31|   0|   31|          0|
    |tmp_3_reg_800                                    |  16|   0|   16|          0|
    |tmp_8_reg_840                                    |  16|   0|   16|          0|
    |tmp_i_reg_885                                    |  31|   0|   31|          0|
    |tmp_s_reg_662                                    |   1|   0|    1|          0|
    |exitcond_i_reg_653                               |   0|   1|    1|          0|
    |f_M_imag_V_reg_875                               |   0|  16|   16|          0|
    |f_M_real_V_reg_870                               |   0|  16|   16|          0|
    |i1_0_i_reg_205                                   |   0|  10|   10|          0|
    |p_Val2_2_reg_779                                 |   0|  16|   16|          0|
    |p_Val2_s_reg_773                                 |   0|  16|   16|          0|
    |tmp_23_reg_671                                   |   0|   1|    1|          0|
    |tmp_s_reg_662                                    |   0|   1|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 821|  77|  898|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_descramble_pro | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_descramble_pro | return value |
|ap_start                            |  in |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_descramble_pro | return value |
|ap_done                             | out |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_descramble_pro | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_descramble_pro | return value |
|ap_idle                             | out |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_descramble_pro | return value |
|ap_ready                            | out |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_descramble_pro | return value |
|dout_V_TDATA                        | out |   32|    axis    |                    dout_V                    |    pointer   |
|dout_V_TVALID                       | out |    1|    axis    |                    dout_V                    |    pointer   |
|dout_V_TREADY                       |  in |    1|    axis    |                    dout_V                    |    pointer   |
|descramble_buf_0_M_imag_V_address0  | out |    8|  ap_memory |           descramble_buf_0_M_imag_V          |     array    |
|descramble_buf_0_M_imag_V_ce0       | out |    1|  ap_memory |           descramble_buf_0_M_imag_V          |     array    |
|descramble_buf_0_M_imag_V_q0        |  in |   16|  ap_memory |           descramble_buf_0_M_imag_V          |     array    |
|descramble_buf_0_M_imag_V_address1  | out |    8|  ap_memory |           descramble_buf_0_M_imag_V          |     array    |
|descramble_buf_0_M_imag_V_ce1       | out |    1|  ap_memory |           descramble_buf_0_M_imag_V          |     array    |
|descramble_buf_0_M_imag_V_q1        |  in |   16|  ap_memory |           descramble_buf_0_M_imag_V          |     array    |
|descramble_buf_1_M_imag_V_address0  | out |    8|  ap_memory |           descramble_buf_1_M_imag_V          |     array    |
|descramble_buf_1_M_imag_V_ce0       | out |    1|  ap_memory |           descramble_buf_1_M_imag_V          |     array    |
|descramble_buf_1_M_imag_V_q0        |  in |   16|  ap_memory |           descramble_buf_1_M_imag_V          |     array    |
|descramble_buf_1_M_imag_V_address1  | out |    8|  ap_memory |           descramble_buf_1_M_imag_V          |     array    |
|descramble_buf_1_M_imag_V_ce1       | out |    1|  ap_memory |           descramble_buf_1_M_imag_V          |     array    |
|descramble_buf_1_M_imag_V_q1        |  in |   16|  ap_memory |           descramble_buf_1_M_imag_V          |     array    |
|descramble_buf_0_M_real_V_address0  | out |    8|  ap_memory |           descramble_buf_0_M_real_V          |     array    |
|descramble_buf_0_M_real_V_ce0       | out |    1|  ap_memory |           descramble_buf_0_M_real_V          |     array    |
|descramble_buf_0_M_real_V_q0        |  in |   16|  ap_memory |           descramble_buf_0_M_real_V          |     array    |
|descramble_buf_0_M_real_V_address1  | out |    8|  ap_memory |           descramble_buf_0_M_real_V          |     array    |
|descramble_buf_0_M_real_V_ce1       | out |    1|  ap_memory |           descramble_buf_0_M_real_V          |     array    |
|descramble_buf_0_M_real_V_q1        |  in |   16|  ap_memory |           descramble_buf_0_M_real_V          |     array    |
|descramble_buf_1_M_real_V_address0  | out |    8|  ap_memory |           descramble_buf_1_M_real_V          |     array    |
|descramble_buf_1_M_real_V_ce0       | out |    1|  ap_memory |           descramble_buf_1_M_real_V          |     array    |
|descramble_buf_1_M_real_V_q0        |  in |   16|  ap_memory |           descramble_buf_1_M_real_V          |     array    |
|descramble_buf_1_M_real_V_address1  | out |    8|  ap_memory |           descramble_buf_1_M_real_V          |     array    |
|descramble_buf_1_M_real_V_ce1       | out |    1|  ap_memory |           descramble_buf_1_M_real_V          |     array    |
|descramble_buf_1_M_real_V_q1        |  in |   16|  ap_memory |           descramble_buf_1_M_real_V          |     array    |
+------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond_i)
	3  / (!exitcond_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_15 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %dout_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_16 [1/1] 1.57ns
newFuncRoot:1  br label %.preheader.i


 <State 2>: 4.81ns
ST_2: i1_0_i [1/1] 0.00ns
.preheader.i:0  %i1_0_i = phi i10 [ %i, %0 ], [ 0, %newFuncRoot ]

ST_2: exitcond_i [1/1] 2.07ns
.preheader.i:1  %exitcond_i = icmp eq i10 %i1_0_i, -512

ST_2: i [1/1] 1.84ns
.preheader.i:2  %i = add i10 %i1_0_i, 1

ST_2: stg_20 [1/1] 0.00ns
.preheader.i:3  br i1 %exitcond_i, label %"xfft2real<complex<ap_fixed<16, 1, 5, 3, 0> >, complex<ap_fixed<16, 1, 5, 3, 0> >, 10, true>.exit.exitStub", label %_ifconv

ST_2: tmp [1/1] 0.00ns
_ifconv:0  %tmp = trunc i10 %i1_0_i to i9

ST_2: tmp_s [1/1] 2.07ns
_ifconv:20  %tmp_s = icmp eq i10 %i1_0_i, 0

ST_2: stg_23 [1/1] 0.00ns
_ifconv:21  br i1 %tmp_s, label %1, label %_ifconv1

ST_2: tmp_4 [1/1] 1.84ns
_ifconv1:0  %tmp_4 = sub i9 0, %tmp

ST_2: tmp_18 [1/1] 0.00ns
_ifconv1:1  %tmp_18 = trunc i9 %tmp_4 to i8

ST_2: tmp_23 [1/1] 0.00ns
_ifconv1:7  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_4, i32 8)


 <State 3>: 2.71ns
ST_3: newIndex5 [1/1] 0.00ns
_ifconv1:2  %newIndex5 = zext i8 %tmp_18 to i64

ST_3: descramble_buf_0_M_real_V_ad_1 [1/1] 0.00ns
_ifconv1:3  %descramble_buf_0_M_real_V_ad_1 = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %newIndex5

ST_3: descramble_buf_1_M_real_V_ad_1 [1/1] 0.00ns
_ifconv1:4  %descramble_buf_1_M_real_V_ad_1 = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %newIndex5

ST_3: descramble_buf_0_M_imag_V_ad_1 [1/1] 0.00ns
_ifconv1:5  %descramble_buf_0_M_imag_V_ad_1 = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %newIndex5

ST_3: descramble_buf_1_M_imag_V_ad_1 [1/1] 0.00ns
_ifconv1:6  %descramble_buf_1_M_imag_V_ad_1 = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %newIndex5

ST_3: descramble_buf_0_M_real_V_lo_1 [2/2] 2.71ns
_ifconv1:8  %descramble_buf_0_M_real_V_lo_1 = load i16* %descramble_buf_0_M_real_V_ad_1, align 2

ST_3: descramble_buf_1_M_real_V_lo_1 [2/2] 2.71ns
_ifconv1:9  %descramble_buf_1_M_real_V_lo_1 = load i16* %descramble_buf_1_M_real_V_ad_1, align 2

ST_3: descramble_buf_0_M_imag_V_lo_1 [2/2] 2.71ns
_ifconv1:11  %descramble_buf_0_M_imag_V_lo_1 = load i16* %descramble_buf_0_M_imag_V_ad_1, align 2

ST_3: descramble_buf_1_M_imag_V_lo_1 [2/2] 2.71ns
_ifconv1:12  %descramble_buf_1_M_imag_V_lo_1 = load i16* %descramble_buf_1_M_imag_V_ad_1, align 2


 <State 4>: 2.71ns
ST_4: tmp_7 [1/1] 0.00ns
_ifconv:6  %tmp_7 = trunc i10 %i1_0_i to i8

ST_4: newIndex3 [1/1] 0.00ns
_ifconv:7  %newIndex3 = zext i8 %tmp_7 to i64

ST_4: descramble_buf_0_M_real_V_ad [1/1] 0.00ns
_ifconv:8  %descramble_buf_0_M_real_V_ad = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %newIndex3

ST_4: descramble_buf_1_M_real_V_ad [1/1] 0.00ns
_ifconv:9  %descramble_buf_1_M_real_V_ad = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %newIndex3

ST_4: descramble_buf_0_M_real_V_lo [2/2] 2.71ns
_ifconv:12  %descramble_buf_0_M_real_V_lo = load i16* %descramble_buf_0_M_real_V_ad, align 4

ST_4: descramble_buf_1_M_real_V_lo [2/2] 2.71ns
_ifconv:13  %descramble_buf_1_M_real_V_lo = load i16* %descramble_buf_1_M_real_V_ad, align 4

ST_4: descramble_buf_0_M_imag_V_ad [1/1] 0.00ns
_ifconv:15  %descramble_buf_0_M_imag_V_ad = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %newIndex3

ST_4: descramble_buf_1_M_imag_V_ad [1/1] 0.00ns
_ifconv:16  %descramble_buf_1_M_imag_V_ad = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %newIndex3

ST_4: descramble_buf_0_M_imag_V_lo [2/2] 2.71ns
_ifconv:17  %descramble_buf_0_M_imag_V_lo = load i16* %descramble_buf_0_M_imag_V_ad, align 2

ST_4: descramble_buf_1_M_imag_V_lo [2/2] 2.71ns
_ifconv:18  %descramble_buf_1_M_imag_V_lo = load i16* %descramble_buf_1_M_imag_V_ad, align 2

ST_4: descramble_buf_0_M_real_V_lo_1 [1/2] 2.71ns
_ifconv1:8  %descramble_buf_0_M_real_V_lo_1 = load i16* %descramble_buf_0_M_real_V_ad_1, align 2

ST_4: descramble_buf_1_M_real_V_lo_1 [1/2] 2.71ns
_ifconv1:9  %descramble_buf_1_M_real_V_lo_1 = load i16* %descramble_buf_1_M_real_V_ad_1, align 2

ST_4: descramble_buf_0_M_imag_V_lo_1 [1/2] 2.71ns
_ifconv1:11  %descramble_buf_0_M_imag_V_lo_1 = load i16* %descramble_buf_0_M_imag_V_ad_1, align 2

ST_4: descramble_buf_1_M_imag_V_lo_1 [1/2] 2.71ns
_ifconv1:12  %descramble_buf_1_M_imag_V_lo_1 = load i16* %descramble_buf_1_M_imag_V_ad_1, align 2


 <State 5>: 3.33ns
ST_5: tmp_12 [1/1] 0.00ns
_ifconv:10  %tmp_12 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %i1_0_i, i32 8, i32 9)

ST_5: icmp [1/1] 1.36ns
_ifconv:11  %icmp = icmp eq i2 %tmp_12, 0

ST_5: descramble_buf_0_M_real_V_lo [1/2] 2.71ns
_ifconv:12  %descramble_buf_0_M_real_V_lo = load i16* %descramble_buf_0_M_real_V_ad, align 4

ST_5: descramble_buf_1_M_real_V_lo [1/2] 2.71ns
_ifconv:13  %descramble_buf_1_M_real_V_lo = load i16* %descramble_buf_1_M_real_V_ad, align 4

ST_5: descramble_buf_0_M_imag_V_lo [1/2] 2.71ns
_ifconv:17  %descramble_buf_0_M_imag_V_lo = load i16* %descramble_buf_0_M_imag_V_ad, align 2

ST_5: descramble_buf_1_M_imag_V_lo [1/2] 2.71ns
_ifconv:18  %descramble_buf_1_M_imag_V_lo = load i16* %descramble_buf_1_M_imag_V_ad, align 2

ST_5: p_Val2_4 [1/1] 1.37ns
_ifconv1:10  %p_Val2_4 = select i1 %tmp_23, i16 %descramble_buf_1_M_real_V_lo_1, i16 %descramble_buf_0_M_real_V_lo_1

ST_5: p_Val2_3 [1/1] 1.37ns
_ifconv1:13  %p_Val2_3 = select i1 %tmp_23, i16 %descramble_buf_1_M_imag_V_lo_1, i16 %descramble_buf_0_M_imag_V_lo_1

ST_5: p_Val2_6 [1/1] 1.96ns
_ifconv1:14  %p_Val2_6 = sub i16 0, %p_Val2_3


 <State 6>: 3.33ns
ST_6: p_Val2_s [1/1] 1.37ns
_ifconv:14  %p_Val2_s = select i1 %icmp, i16 %descramble_buf_0_M_real_V_lo, i16 %descramble_buf_1_M_real_V_lo

ST_6: p_Val2_2 [1/1] 1.37ns
_ifconv:19  %p_Val2_2 = select i1 %icmp, i16 %descramble_buf_0_M_imag_V_lo, i16 %descramble_buf_1_M_imag_V_lo

ST_6: tmp_6 [1/1] 0.00ns
_ifconv1:15  %tmp_6 = sext i16 %p_Val2_4 to i17

ST_6: tmp_1 [1/1] 0.00ns
_ifconv1:16  %tmp_1 = sext i16 %p_Val2_6 to i17

ST_6: tmp_5 [1/1] 0.00ns
_ifconv1:17  %tmp_5 = sext i16 %p_Val2_s to i17

ST_6: r_V [1/1] 1.96ns
_ifconv1:18  %r_V = add i17 %tmp_5, %tmp_6

ST_6: r_V_2 [1/1] 1.96ns
_ifconv1:20  %r_V_2 = sub i17 %tmp_6, %tmp_5

ST_6: tmp_24 [1/1] 0.00ns
_ifconv1:22  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V, i32 16)

ST_6: tmp_3 [1/1] 0.00ns
_ifconv1:25  %tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %r_V, i32 1, i32 16)

ST_6: tmp_11 [1/1] 0.00ns
_ifconv1:28  %tmp_11 = sext i16 %p_Val2_2 to i17

ST_6: r_V_1 [1/1] 1.96ns
_ifconv1:29  %r_V_1 = add i17 %tmp_11, %tmp_1

ST_6: p_Val2_5 [1/1] 1.96ns
_ifconv1:31  %p_Val2_5 = sub i17 %tmp_1, %tmp_11

ST_6: tmp_25 [1/1] 0.00ns
_ifconv1:32  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V_1, i32 16)

ST_6: tmp_14 [1/1] 0.00ns
_ifconv1:35  %tmp_14 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %r_V_1, i32 1, i32 16)

ST_6: tmp_16 [1/1] 0.00ns
_ifconv1:40  %tmp_16 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %p_Val2_5, i32 1, i32 16)

ST_6: tmp_27 [1/1] 0.00ns
_ifconv1:44  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V_2, i32 16)

ST_6: tmp_20 [1/1] 0.00ns
_ifconv1:47  %tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %r_V_2, i32 1, i32 16)


 <State 7>: 3.45ns
ST_7: tmp_9 [1/1] 0.00ns
_ifconv:5  %tmp_9 = zext i10 %i1_0_i to i64

ST_7: tmp_19_tr [1/1] 0.00ns
_ifconv1:19  %tmp_19_tr = zext i17 %r_V to i18

ST_7: tmp_31_tr [1/1] 0.00ns
_ifconv1:21  %tmp_31_tr = zext i17 %r_V_2 to i18

ST_7: p_neg1 [1/1] 2.08ns
_ifconv1:23  %p_neg1 = sub i18 0, %tmp_19_tr

ST_7: tmp_8 [1/1] 0.00ns
_ifconv1:24  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %p_neg1, i32 1, i32 16)

ST_7: tmp_24_tr [1/1] 0.00ns
_ifconv1:30  %tmp_24_tr = zext i17 %r_V_1 to i18

ST_7: p_neg2 [1/1] 2.08ns
_ifconv1:33  %p_neg2 = sub i18 0, %tmp_24_tr

ST_7: tmp_13 [1/1] 0.00ns
_ifconv1:34  %tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %p_neg2, i32 1, i32 16)

ST_7: t_V_2 [1/1] 2.08ns
_ifconv1:38  %t_V_2 = sub i17 0, %p_Val2_5

ST_7: tmp_26 [1/1] 0.00ns
_ifconv1:39  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %t_V_2, i32 16)

ST_7: p_neg_t [1/1] 1.96ns
_ifconv1:41  %p_neg_t = sub i16 0, %tmp_16

ST_7: tmp_17 [1/1] 0.00ns
_ifconv1:42  %tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %t_V_2, i32 1, i32 16)

ST_7: p_y_M_real_V_read_assign [1/1] 1.37ns
_ifconv1:43  %p_y_M_real_V_read_assign = select i1 %tmp_26, i16 %p_neg_t, i16 %tmp_17

ST_7: p_neg [1/1] 2.08ns
_ifconv1:45  %p_neg = sub i18 0, %tmp_31_tr

ST_7: tmp_19 [1/1] 0.00ns
_ifconv1:46  %tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %p_neg, i32 1, i32 16)

ST_7: twid_rom_0_addr [1/1] 0.00ns
_ifconv1:50  %twid_rom_0_addr = getelementptr [512 x i16]* @twid_rom_0, i64 0, i64 %tmp_9

ST_7: p_Val2_7 [2/2] 2.39ns
_ifconv1:51  %p_Val2_7 = load i16* %twid_rom_0_addr, align 4

ST_7: twid_rom_1_addr [1/1] 0.00ns
_ifconv1:52  %twid_rom_1_addr = getelementptr [512 x i16]* @twid_rom_1, i64 0, i64 %tmp_9

ST_7: p_Val2_8 [2/2] 2.39ns
_ifconv1:53  %p_Val2_8 = load i16* %twid_rom_1_addr, align 2


 <State 8>: 3.44ns
ST_8: tmp_10 [1/1] 1.96ns
_ifconv1:26  %tmp_10 = sub i16 0, %tmp_8

ST_8: f_M_real_V [1/1] 1.37ns
_ifconv1:27  %f_M_real_V = select i1 %tmp_24, i16 %tmp_10, i16 %tmp_3

ST_8: tmp_15 [1/1] 1.96ns
_ifconv1:36  %tmp_15 = sub i16 0, %tmp_13

ST_8: f_M_imag_V [1/1] 1.37ns
_ifconv1:37  %f_M_imag_V = select i1 %tmp_25, i16 %tmp_15, i16 %tmp_14

ST_8: tmp_21 [1/1] 1.96ns
_ifconv1:48  %tmp_21 = sub i16 0, %tmp_19

ST_8: p_y_M_imag_V_read_assign [1/1] 1.37ns
_ifconv1:49  %p_y_M_imag_V_read_assign = select i1 %tmp_27, i16 %tmp_21, i16 %tmp_20

ST_8: p_Val2_7 [1/2] 2.39ns
_ifconv1:51  %p_Val2_7 = load i16* %twid_rom_0_addr, align 4

ST_8: p_Val2_8 [1/2] 2.39ns
_ifconv1:53  %p_Val2_8 = load i16* %twid_rom_1_addr, align 2

ST_8: tmp_i [1/1] 0.00ns
_ifconv1:54  %tmp_i = sext i16 %p_Val2_7 to i31

ST_8: tmp_1_i [1/1] 0.00ns
_ifconv1:55  %tmp_1_i = sext i16 %p_y_M_real_V_read_assign to i31

ST_8: tmp_2_i [1/1] 0.00ns
_ifconv1:56  %tmp_2_i = sext i16 %p_Val2_8 to i31

ST_8: tmp1_cast_i [3/3] 1.05ns
_ifconv1:58  %tmp1_cast_i = mul i31 %tmp_i, %tmp_1_i

ST_8: tmp_3_cast_i [3/3] 1.05ns
_ifconv1:63  %tmp_3_cast_i = mul i31 %tmp_2_i, %tmp_1_i


 <State 9>: 1.05ns
ST_9: tmp_3_i [1/1] 0.00ns
_ifconv1:57  %tmp_3_i = sext i16 %p_y_M_imag_V_read_assign to i31

ST_9: tmp1_cast_i [2/3] 1.05ns
_ifconv1:58  %tmp1_cast_i = mul i31 %tmp_i, %tmp_1_i

ST_9: tmp_1_cast_i [3/3] 1.05ns
_ifconv1:59  %tmp_1_cast_i = mul i31 %tmp_2_i, %tmp_3_i

ST_9: tmp_2_cast_i [3/3] 1.05ns
_ifconv1:62  %tmp_2_cast_i = mul i31 %tmp_i, %tmp_3_i

ST_9: tmp_3_cast_i [2/3] 1.05ns
_ifconv1:63  %tmp_3_cast_i = mul i31 %tmp_2_i, %tmp_1_i


 <State 10>: 1.05ns
ST_10: tmp1_cast_i [1/3] 0.00ns
_ifconv1:58  %tmp1_cast_i = mul i31 %tmp_i, %tmp_1_i

ST_10: tmp_1_cast_i [2/3] 1.05ns
_ifconv1:59  %tmp_1_cast_i = mul i31 %tmp_2_i, %tmp_3_i

ST_10: tmp_2_cast_i [2/3] 1.05ns
_ifconv1:62  %tmp_2_cast_i = mul i31 %tmp_i, %tmp_3_i

ST_10: tmp_3_cast_i [1/3] 0.00ns
_ifconv1:63  %tmp_3_cast_i = mul i31 %tmp_2_i, %tmp_1_i


 <State 11>: 3.02ns
ST_11: tmp_1_cast_i [1/3] 0.00ns
_ifconv1:59  %tmp_1_cast_i = mul i31 %tmp_2_i, %tmp_3_i

ST_11: p_Val2_9 [1/1] 3.02ns
_ifconv1:60  %p_Val2_9 = sub i31 %tmp1_cast_i, %tmp_1_cast_i

ST_11: tmp_2_cast_i [1/3] 0.00ns
_ifconv1:62  %tmp_2_cast_i = mul i31 %tmp_i, %tmp_3_i

ST_11: p_Val2_10 [1/1] 3.02ns
_ifconv1:64  %p_Val2_10 = add i31 %tmp_3_cast_i, %tmp_2_cast_i

ST_11: cdata_M_real_V [1/1] 1.96ns
:0  %cdata_M_real_V = add i16 %p_Val2_2, %p_Val2_s

ST_11: p_Val2_1 [1/1] 1.96ns
:1  %p_Val2_1 = sub i16 %p_Val2_s, %p_Val2_2


 <State 12>: 1.96ns
ST_12: p_r_M_real_V [1/1] 0.00ns
_ifconv1:61  %p_r_M_real_V = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %p_Val2_9, i32 15, i32 30)

ST_12: p_r_M_imag_V_3 [1/1] 0.00ns
_ifconv1:65  %p_r_M_imag_V_3 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %p_Val2_10, i32 15, i32 30)

ST_12: p_r_M_real_V_1 [1/1] 1.96ns
_ifconv1:66  %p_r_M_real_V_1 = add i16 %f_M_real_V, %p_r_M_real_V

ST_12: p_r_M_imag_V [1/1] 1.96ns
_ifconv1:67  %p_r_M_imag_V = add i16 %f_M_imag_V, %p_r_M_imag_V_3

ST_12: stg_127 [1/1] 1.57ns
:2  br label %0


 <State 13>: 1.57ns
ST_13: empty_31 [1/1] 0.00ns
_ifconv:1  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_13: stg_129 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str4) nounwind

ST_13: tmp_2 [1/1] 0.00ns
_ifconv:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str4)

ST_13: stg_131 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_13: stg_132 [1/1] 1.57ns
_ifconv1:68  br label %0

ST_13: tmp_M_real_V [1/1] 0.00ns
:0  %tmp_M_real_V = phi i16 [ %cdata_M_real_V, %1 ], [ %p_r_M_real_V_1, %_ifconv1 ]

ST_13: cdata_M_imag_V [1/1] 0.00ns
:1  %cdata_M_imag_V = phi i16 [ %p_Val2_1, %1 ], [ %p_r_M_imag_V, %_ifconv1 ]

ST_13: tmp_22 [1/1] 0.00ns
:2  %tmp_22 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %cdata_M_imag_V, i16 %tmp_M_real_V)

ST_13: stg_136 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dout_V, i32 %tmp_22)

ST_13: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str4, i32 %tmp_2)

ST_13: stg_138 [1/1] 0.00ns
:5  br label %.preheader.i


 <State 14>: 0.00ns
ST_14: stg_139 [1/1] 0.00ns
xfft2real<complex<ap_fixed<16, 1, 5, 3, 0> >, complex<ap_fixed<16, 1, 5, 3, 0> >, 10, true>.exit.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dout_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7ff43d1a7e90; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ descramble_buf_0_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7ff43e802cf0; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7ff43e0e3430; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ descramble_buf_0_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7ff44bca4950; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7ff44bc12a20; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ twid_rom_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x7ff44bce9ff0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ twid_rom_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x7ff44bd82da0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_15                         (specinterface    ) [ 000000000000000]
stg_16                         (br               ) [ 011111111111110]
i1_0_i                         (phi              ) [ 001111110000000]
exitcond_i                     (icmp             ) [ 001111111111110]
i                              (add              ) [ 011111111111110]
stg_20                         (br               ) [ 000000000000000]
tmp                            (trunc            ) [ 000000000000000]
tmp_s                          (icmp             ) [ 001111111111110]
stg_23                         (br               ) [ 000000000000000]
tmp_4                          (sub              ) [ 000000000000000]
tmp_18                         (trunc            ) [ 001100000000000]
tmp_23                         (bitselect        ) [ 001111000000000]
newIndex5                      (zext             ) [ 000000000000000]
descramble_buf_0_M_real_V_ad_1 (getelementptr    ) [ 001010000000000]
descramble_buf_1_M_real_V_ad_1 (getelementptr    ) [ 001010000000000]
descramble_buf_0_M_imag_V_ad_1 (getelementptr    ) [ 001010000000000]
descramble_buf_1_M_imag_V_ad_1 (getelementptr    ) [ 001010000000000]
tmp_7                          (trunc            ) [ 000000000000000]
newIndex3                      (zext             ) [ 000000000000000]
descramble_buf_0_M_real_V_ad   (getelementptr    ) [ 001001000000000]
descramble_buf_1_M_real_V_ad   (getelementptr    ) [ 001001000000000]
descramble_buf_0_M_imag_V_ad   (getelementptr    ) [ 001001000000000]
descramble_buf_1_M_imag_V_ad   (getelementptr    ) [ 001001000000000]
descramble_buf_0_M_real_V_lo_1 (load             ) [ 001001000000000]
descramble_buf_1_M_real_V_lo_1 (load             ) [ 001001000000000]
descramble_buf_0_M_imag_V_lo_1 (load             ) [ 001001000000000]
descramble_buf_1_M_imag_V_lo_1 (load             ) [ 001001000000000]
tmp_12                         (partselect       ) [ 000000000000000]
icmp                           (icmp             ) [ 001000100000000]
descramble_buf_0_M_real_V_lo   (load             ) [ 001000100000000]
descramble_buf_1_M_real_V_lo   (load             ) [ 001000100000000]
descramble_buf_0_M_imag_V_lo   (load             ) [ 001000100000000]
descramble_buf_1_M_imag_V_lo   (load             ) [ 001000100000000]
p_Val2_4                       (select           ) [ 001000100000000]
p_Val2_3                       (select           ) [ 000000000000000]
p_Val2_6                       (sub              ) [ 001000100000000]
p_Val2_s                       (select           ) [ 001000011111000]
p_Val2_2                       (select           ) [ 001000011111000]
tmp_6                          (sext             ) [ 000000000000000]
tmp_1                          (sext             ) [ 000000000000000]
tmp_5                          (sext             ) [ 000000000000000]
r_V                            (add              ) [ 001000010000000]
r_V_2                          (sub              ) [ 001000010000000]
tmp_24                         (bitselect        ) [ 001000011000000]
tmp_3                          (partselect       ) [ 001000011000000]
tmp_11                         (sext             ) [ 000000000000000]
r_V_1                          (add              ) [ 001000010000000]
p_Val2_5                       (sub              ) [ 001000010000000]
tmp_25                         (bitselect        ) [ 001000011000000]
tmp_14                         (partselect       ) [ 001000011000000]
tmp_16                         (partselect       ) [ 001000010000000]
tmp_27                         (bitselect        ) [ 001000011000000]
tmp_20                         (partselect       ) [ 001000011000000]
tmp_9                          (zext             ) [ 000000000000000]
tmp_19_tr                      (zext             ) [ 000000000000000]
tmp_31_tr                      (zext             ) [ 000000000000000]
p_neg1                         (sub              ) [ 000000000000000]
tmp_8                          (partselect       ) [ 001000001000000]
tmp_24_tr                      (zext             ) [ 000000000000000]
p_neg2                         (sub              ) [ 000000000000000]
tmp_13                         (partselect       ) [ 001000001000000]
t_V_2                          (sub              ) [ 000000000000000]
tmp_26                         (bitselect        ) [ 000000000000000]
p_neg_t                        (sub              ) [ 000000000000000]
tmp_17                         (partselect       ) [ 000000000000000]
p_y_M_real_V_read_assign       (select           ) [ 001000001000000]
p_neg                          (sub              ) [ 000000000000000]
tmp_19                         (partselect       ) [ 001000001000000]
twid_rom_0_addr                (getelementptr    ) [ 001000001000000]
twid_rom_1_addr                (getelementptr    ) [ 001000001000000]
tmp_10                         (sub              ) [ 000000000000000]
f_M_real_V                     (select           ) [ 001000000111100]
tmp_15                         (sub              ) [ 000000000000000]
f_M_imag_V                     (select           ) [ 001000000111100]
tmp_21                         (sub              ) [ 000000000000000]
p_y_M_imag_V_read_assign       (select           ) [ 001000000100000]
p_Val2_7                       (load             ) [ 000000000000000]
p_Val2_8                       (load             ) [ 000000000000000]
tmp_i                          (sext             ) [ 001000000111000]
tmp_1_i                        (sext             ) [ 001000000110000]
tmp_2_i                        (sext             ) [ 001000000111000]
tmp_3_i                        (sext             ) [ 001000000011000]
tmp1_cast_i                    (mul              ) [ 001000000001000]
tmp_3_cast_i                   (mul              ) [ 001000000001000]
tmp_1_cast_i                   (mul              ) [ 000000000000000]
p_Val2_9                       (sub              ) [ 001000000000100]
tmp_2_cast_i                   (mul              ) [ 000000000000000]
p_Val2_10                      (add              ) [ 001000000000100]
cdata_M_real_V                 (add              ) [ 001000000000110]
p_Val2_1                       (sub              ) [ 001000000000110]
p_r_M_real_V                   (partselect       ) [ 000000000000000]
p_r_M_imag_V_3                 (partselect       ) [ 000000000000000]
p_r_M_real_V_1                 (add              ) [ 001111111111110]
p_r_M_imag_V                   (add              ) [ 001111111111110]
stg_127                        (br               ) [ 001111111111110]
empty_31                       (speclooptripcount) [ 000000000000000]
stg_129                        (specloopname     ) [ 000000000000000]
tmp_2                          (specregionbegin  ) [ 000000000000000]
stg_131                        (specpipeline     ) [ 000000000000000]
stg_132                        (br               ) [ 000000000000000]
tmp_M_real_V                   (phi              ) [ 001000000000010]
cdata_M_imag_V                 (phi              ) [ 001000000000010]
tmp_22                         (bitconcatenate   ) [ 000000000000000]
stg_136                        (write            ) [ 000000000000000]
empty                          (specregionend    ) [ 000000000000000]
stg_138                        (br               ) [ 011111111111110]
stg_139                        (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dout_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="descramble_buf_0_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_imag_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="descramble_buf_1_M_imag_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_imag_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="descramble_buf_0_M_real_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_real_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="descramble_buf_1_M_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_real_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="twid_rom_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="twid_rom_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="stg_136_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_136/13 "/>
</bind>
</comp>

<comp id="89" class="1004" name="descramble_buf_0_M_real_V_ad_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="8" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_real_V_ad_1/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="descramble_buf_1_M_real_V_ad_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_real_V_ad_1/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="descramble_buf_0_M_imag_V_ad_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_imag_V_ad_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="descramble_buf_1_M_imag_V_ad_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_imag_V_ad_1/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="3" bw="8" slack="0"/>
<pin id="152" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="120" dir="1" index="2" bw="16" slack="1"/>
<pin id="153" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_0_M_real_V_lo_1/3 descramble_buf_0_M_real_V_lo/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="3" bw="8" slack="0"/>
<pin id="156" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="125" dir="1" index="2" bw="16" slack="1"/>
<pin id="157" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_1_M_real_V_lo_1/3 descramble_buf_1_M_real_V_lo/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="173" dir="0" index="3" bw="8" slack="0"/>
<pin id="174" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="130" dir="1" index="2" bw="16" slack="1"/>
<pin id="175" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_0_M_imag_V_lo_1/3 descramble_buf_0_M_imag_V_lo/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="177" dir="0" index="3" bw="8" slack="0"/>
<pin id="178" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="135" dir="1" index="2" bw="16" slack="1"/>
<pin id="179" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_1_M_imag_V_lo_1/3 descramble_buf_1_M_imag_V_lo/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="descramble_buf_0_M_real_V_ad_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_real_V_ad/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="descramble_buf_1_M_real_V_ad_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_real_V_ad/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="descramble_buf_0_M_imag_V_ad_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="8" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_imag_V_ad/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="descramble_buf_1_M_imag_V_ad_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_imag_V_ad/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="twid_rom_0_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="10" slack="0"/>
<pin id="185" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twid_rom_0_addr/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="191" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_7/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="twid_rom_1_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="10" slack="0"/>
<pin id="197" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twid_rom_1_addr/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="203" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_8/7 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i1_0_i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="1"/>
<pin id="207" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="i1_0_i_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_M_real_V_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="219" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_M_real_V (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_M_real_V_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="2"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="16" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_real_V/13 "/>
</bind>
</comp>

<comp id="226" class="1005" name="cdata_M_imag_V_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="228" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="cdata_M_imag_V (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="cdata_M_imag_V_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="2"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="16" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cdata_M_imag_V/13 "/>
</bind>
</comp>

<comp id="235" class="1004" name="exitcond_i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="10" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="0"/>
<pin id="260" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_18_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_23_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="9" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="newIndex5_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex5/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_7_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="2"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="newIndex3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex3/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_12_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="10" slack="3"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="0" index="3" bw="5" slack="0"/>
<pin id="299" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="2" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Val2_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="3"/>
<pin id="312" dir="0" index="1" bw="16" slack="1"/>
<pin id="313" dir="0" index="2" bw="16" slack="1"/>
<pin id="314" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_Val2_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="3"/>
<pin id="317" dir="0" index="1" bw="16" slack="1"/>
<pin id="318" dir="0" index="2" bw="16" slack="1"/>
<pin id="319" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_Val2_6_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_6/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_Val2_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="16" slack="1"/>
<pin id="329" dir="0" index="2" bw="16" slack="1"/>
<pin id="330" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_Val2_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="16" slack="1"/>
<pin id="334" dir="0" index="2" bw="16" slack="1"/>
<pin id="335" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_6_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="1"/>
<pin id="338" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_5_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="r_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="r_V_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_2/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_24_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="17" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="17" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_11_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_V_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Val2_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_5/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_25_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="17" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_14_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="17" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="0" index="3" bw="6" slack="0"/>
<pin id="405" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_16_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="17" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="0" index="3" bw="6" slack="0"/>
<pin id="415" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_27_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="17" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_20_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="0"/>
<pin id="430" dir="0" index="1" bw="17" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_9_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="5"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_19_tr_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="17" slack="1"/>
<pin id="446" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_tr/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_31_tr_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="17" slack="1"/>
<pin id="449" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_tr/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_neg1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="17" slack="0"/>
<pin id="453" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg1/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_8_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="18" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="0" index="3" bw="6" slack="0"/>
<pin id="461" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_24_tr_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="17" slack="1"/>
<pin id="468" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_tr/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_neg2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="17" slack="0"/>
<pin id="472" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg2/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_13_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="0" index="1" bw="18" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="0" index="3" bw="6" slack="0"/>
<pin id="480" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="t_V_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="17" slack="1"/>
<pin id="488" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_V_2/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_26_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="17" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_neg_t_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="1"/>
<pin id="501" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_17_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="0"/>
<pin id="505" dir="0" index="1" bw="17" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="0" index="3" bw="6" slack="0"/>
<pin id="508" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_y_M_real_V_read_assign_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="16" slack="0"/>
<pin id="516" dir="0" index="2" bw="16" slack="0"/>
<pin id="517" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_y_M_real_V_read_assign/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_neg_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="17" slack="0"/>
<pin id="524" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_19_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="18" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_10_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="1"/>
<pin id="540" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="f_M_real_V_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="2"/>
<pin id="544" dir="0" index="1" bw="16" slack="0"/>
<pin id="545" dir="0" index="2" bw="16" slack="2"/>
<pin id="546" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f_M_real_V/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_15_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="16" slack="1"/>
<pin id="551" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="f_M_imag_V_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="2"/>
<pin id="555" dir="0" index="1" bw="16" slack="0"/>
<pin id="556" dir="0" index="2" bw="16" slack="2"/>
<pin id="557" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f_M_imag_V/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_21_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="16" slack="1"/>
<pin id="562" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_y_M_imag_V_read_assign_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="2"/>
<pin id="566" dir="0" index="1" bw="16" slack="0"/>
<pin id="567" dir="0" index="2" bw="16" slack="2"/>
<pin id="568" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_y_M_imag_V_read_assign/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_i_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_1_i_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="1"/>
<pin id="576" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_i/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_2_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_i/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_3_i_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="1"/>
<pin id="583" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_i/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="cdata_M_real_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="5"/>
<pin id="586" dir="0" index="1" bw="16" slack="5"/>
<pin id="587" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cdata_M_real_V/11 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_Val2_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="5"/>
<pin id="590" dir="0" index="1" bw="16" slack="5"/>
<pin id="591" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_1/11 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_r_M_real_V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="0" index="1" bw="31" slack="1"/>
<pin id="595" dir="0" index="2" bw="5" slack="0"/>
<pin id="596" dir="0" index="3" bw="6" slack="0"/>
<pin id="597" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_M_real_V/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_r_M_imag_V_3_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="0" index="1" bw="31" slack="1"/>
<pin id="604" dir="0" index="2" bw="5" slack="0"/>
<pin id="605" dir="0" index="3" bw="6" slack="0"/>
<pin id="606" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_M_imag_V_3/12 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_r_M_real_V_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="4"/>
<pin id="612" dir="0" index="1" bw="16" slack="0"/>
<pin id="613" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_r_M_real_V_1/12 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_r_M_imag_V_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="4"/>
<pin id="617" dir="0" index="1" bw="16" slack="0"/>
<pin id="618" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_r_M_imag_V/12 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_22_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="16" slack="0"/>
<pin id="623" dir="0" index="2" bw="16" slack="0"/>
<pin id="624" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/13 "/>
</bind>
</comp>

<comp id="629" class="1007" name="grp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="0"/>
<pin id="631" dir="0" index="1" bw="16" slack="0"/>
<pin id="632" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1_cast_i/8 "/>
</bind>
</comp>

<comp id="635" class="1007" name="grp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="1"/>
<pin id="637" dir="0" index="1" bw="16" slack="0"/>
<pin id="638" dir="0" index="2" bw="31" slack="2147483647"/>
<pin id="639" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_2_cast_i/9 p_Val2_10/11 "/>
</bind>
</comp>

<comp id="641" class="1007" name="grp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="0"/>
<pin id="643" dir="0" index="1" bw="16" slack="0"/>
<pin id="644" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_cast_i/8 "/>
</bind>
</comp>

<comp id="647" class="1007" name="grp_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="1"/>
<pin id="649" dir="0" index="1" bw="16" slack="0"/>
<pin id="650" dir="0" index="2" bw="31" slack="2147483647"/>
<pin id="651" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="tmp_1_cast_i/9 p_Val2_9/11 "/>
</bind>
</comp>

<comp id="653" class="1005" name="exitcond_i_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="657" class="1005" name="i_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="0"/>
<pin id="659" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_s_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_18_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="1"/>
<pin id="668" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_23_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="677" class="1005" name="descramble_buf_0_M_real_V_ad_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="1"/>
<pin id="679" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_real_V_ad_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="descramble_buf_1_M_real_V_ad_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="1"/>
<pin id="684" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_real_V_ad_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="descramble_buf_0_M_imag_V_ad_1_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="1"/>
<pin id="689" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_imag_V_ad_1 "/>
</bind>
</comp>

<comp id="692" class="1005" name="descramble_buf_1_M_imag_V_ad_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="1"/>
<pin id="694" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_imag_V_ad_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="descramble_buf_0_M_real_V_ad_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="1"/>
<pin id="699" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_real_V_ad "/>
</bind>
</comp>

<comp id="702" class="1005" name="descramble_buf_1_M_real_V_ad_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="1"/>
<pin id="704" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_real_V_ad "/>
</bind>
</comp>

<comp id="707" class="1005" name="descramble_buf_0_M_imag_V_ad_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="1"/>
<pin id="709" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_imag_V_ad "/>
</bind>
</comp>

<comp id="712" class="1005" name="descramble_buf_1_M_imag_V_ad_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="1"/>
<pin id="714" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_imag_V_ad "/>
</bind>
</comp>

<comp id="717" class="1005" name="descramble_buf_0_M_real_V_lo_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="1"/>
<pin id="719" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_real_V_lo_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="descramble_buf_1_M_real_V_lo_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="1"/>
<pin id="724" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_real_V_lo_1 "/>
</bind>
</comp>

<comp id="727" class="1005" name="descramble_buf_0_M_imag_V_lo_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="1"/>
<pin id="729" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_imag_V_lo_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="descramble_buf_1_M_imag_V_lo_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="1"/>
<pin id="734" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_imag_V_lo_1 "/>
</bind>
</comp>

<comp id="737" class="1005" name="icmp_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="1"/>
<pin id="739" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="743" class="1005" name="descramble_buf_0_M_real_V_lo_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="1"/>
<pin id="745" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_real_V_lo "/>
</bind>
</comp>

<comp id="748" class="1005" name="descramble_buf_1_M_real_V_lo_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="1"/>
<pin id="750" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_real_V_lo "/>
</bind>
</comp>

<comp id="753" class="1005" name="descramble_buf_0_M_imag_V_lo_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="1"/>
<pin id="755" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_imag_V_lo "/>
</bind>
</comp>

<comp id="758" class="1005" name="descramble_buf_1_M_imag_V_lo_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="1"/>
<pin id="760" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_imag_V_lo "/>
</bind>
</comp>

<comp id="763" class="1005" name="p_Val2_4_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="1"/>
<pin id="765" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="768" class="1005" name="p_Val2_6_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="1"/>
<pin id="770" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="773" class="1005" name="p_Val2_s_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="5"/>
<pin id="775" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="779" class="1005" name="p_Val2_2_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="5"/>
<pin id="781" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="785" class="1005" name="r_V_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="17" slack="1"/>
<pin id="787" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="790" class="1005" name="r_V_2_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="17" slack="1"/>
<pin id="792" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="795" class="1005" name="tmp_24_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="800" class="1005" name="tmp_3_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="2"/>
<pin id="802" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="805" class="1005" name="r_V_1_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="17" slack="1"/>
<pin id="807" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="810" class="1005" name="p_Val2_5_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="17" slack="1"/>
<pin id="812" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="815" class="1005" name="tmp_25_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="1"/>
<pin id="817" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_14_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="2"/>
<pin id="822" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_16_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="1"/>
<pin id="827" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp_27_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_20_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="2"/>
<pin id="837" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_8_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="1"/>
<pin id="842" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_13_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="1"/>
<pin id="847" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="850" class="1005" name="p_y_M_real_V_read_assign_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="1"/>
<pin id="852" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_real_V_read_assign "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_19_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="1"/>
<pin id="857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="860" class="1005" name="twid_rom_0_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="9" slack="1"/>
<pin id="862" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="twid_rom_0_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="twid_rom_1_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="9" slack="1"/>
<pin id="867" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="twid_rom_1_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="f_M_real_V_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="4"/>
<pin id="872" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="f_M_real_V "/>
</bind>
</comp>

<comp id="875" class="1005" name="f_M_imag_V_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="4"/>
<pin id="877" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="f_M_imag_V "/>
</bind>
</comp>

<comp id="880" class="1005" name="p_y_M_imag_V_read_assign_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="1"/>
<pin id="882" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_imag_V_read_assign "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_i_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="31" slack="1"/>
<pin id="887" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="891" class="1005" name="tmp_1_i_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="31" slack="1"/>
<pin id="893" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="897" class="1005" name="tmp_2_i_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="31" slack="1"/>
<pin id="899" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_3_i_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="31" slack="1"/>
<pin id="905" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="909" class="1005" name="tmp1_cast_i_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="31" slack="1"/>
<pin id="911" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_cast_i "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp_3_cast_i_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="31" slack="1"/>
<pin id="916" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast_i "/>
</bind>
</comp>

<comp id="919" class="1005" name="p_Val2_9_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="31" slack="1"/>
<pin id="921" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="924" class="1005" name="p_Val2_10_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="31" slack="1"/>
<pin id="926" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="929" class="1005" name="cdata_M_real_V_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="16" slack="2"/>
<pin id="931" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="cdata_M_real_V "/>
</bind>
</comp>

<comp id="934" class="1005" name="p_Val2_1_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="2"/>
<pin id="936" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="939" class="1005" name="p_r_M_real_V_1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="1"/>
<pin id="941" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_V_1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="p_r_M_imag_V_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="1"/>
<pin id="946" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="78" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="89" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="96" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="103" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="110" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="137" pin="3"/><net_sink comp="117" pin=3"/></net>

<net id="158"><net_src comp="144" pin="3"/><net_sink comp="122" pin=3"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="159" pin="3"/><net_sink comp="127" pin=3"/></net>

<net id="180"><net_src comp="166" pin="3"/><net_sink comp="132" pin=3"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="239"><net_src comp="209" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="209" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="209" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="209" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="247" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="257" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="285"><net_src comp="205" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="205" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="308"><net_src comp="294" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="315" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="345"><net_src comp="326" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="336" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="336" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="342" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="346" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="46" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="372"><net_src comp="48" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="346" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="50" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="46" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="379"><net_src comp="331" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="339" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="339" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="376" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="380" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="46" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="406"><net_src comp="48" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="380" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="50" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="46" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="416"><net_src comp="48" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="386" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="50" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="46" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="352" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="434"><net_src comp="48" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="352" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="46" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="205" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="454"><net_src comp="52" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="54" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="50" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="473"><net_src comp="52" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="469" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="46" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="44" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="46" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="42" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="48" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="485" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="50" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="46" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="518"><net_src comp="490" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="498" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="503" pin="4"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="52" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="447" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="54" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="50" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="46" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="541"><net_src comp="42" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="42" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="42" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="188" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="200" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="598"><net_src comp="58" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="60" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="600"><net_src comp="62" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="607"><net_src comp="58" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="60" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="609"><net_src comp="62" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="614"><net_src comp="592" pin="4"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="601" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="76" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="229" pin="4"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="220" pin="4"/><net_sink comp="620" pin=2"/></net>

<net id="628"><net_src comp="620" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="633"><net_src comp="570" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="574" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="581" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="577" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="574" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="581" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="235" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="241" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="665"><net_src comp="251" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="263" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="674"><net_src comp="267" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="680"><net_src comp="89" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="685"><net_src comp="96" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="690"><net_src comp="103" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="695"><net_src comp="110" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="700"><net_src comp="137" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="705"><net_src comp="144" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="710"><net_src comp="159" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="127" pin=3"/></net>

<net id="715"><net_src comp="166" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="720"><net_src comp="117" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="725"><net_src comp="122" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="730"><net_src comp="127" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="735"><net_src comp="132" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="740"><net_src comp="304" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="746"><net_src comp="117" pin="5"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="751"><net_src comp="122" pin="5"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="756"><net_src comp="127" pin="5"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="761"><net_src comp="132" pin="5"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="766"><net_src comp="310" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="771"><net_src comp="320" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="776"><net_src comp="326" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="782"><net_src comp="331" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="788"><net_src comp="346" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="793"><net_src comp="352" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="798"><net_src comp="358" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="803"><net_src comp="366" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="808"><net_src comp="380" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="813"><net_src comp="386" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="818"><net_src comp="392" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="823"><net_src comp="400" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="828"><net_src comp="410" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="833"><net_src comp="420" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="838"><net_src comp="428" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="843"><net_src comp="456" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="848"><net_src comp="475" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="853"><net_src comp="513" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="858"><net_src comp="527" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="863"><net_src comp="181" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="868"><net_src comp="193" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="873"><net_src comp="542" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="878"><net_src comp="553" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="883"><net_src comp="564" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="888"><net_src comp="570" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="894"><net_src comp="574" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="900"><net_src comp="577" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="906"><net_src comp="581" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="912"><net_src comp="629" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="917"><net_src comp="641" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="922"><net_src comp="647" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="927"><net_src comp="635" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="932"><net_src comp="584" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="937"><net_src comp="588" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="942"><net_src comp="610" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="947"><net_src comp="615" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="229" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_V | {13 }
	Port: twid_rom_0 | {}
	Port: twid_rom_1 | {}
  - Chain level:
	State 1
	State 2
		exitcond_i : 1
		i : 1
		stg_20 : 2
		tmp : 1
		tmp_s : 1
		stg_23 : 2
		tmp_4 : 2
		tmp_18 : 3
		tmp_23 : 3
	State 3
		descramble_buf_0_M_real_V_ad_1 : 1
		descramble_buf_1_M_real_V_ad_1 : 1
		descramble_buf_0_M_imag_V_ad_1 : 1
		descramble_buf_1_M_imag_V_ad_1 : 1
		descramble_buf_0_M_real_V_lo_1 : 2
		descramble_buf_1_M_real_V_lo_1 : 2
		descramble_buf_0_M_imag_V_lo_1 : 2
		descramble_buf_1_M_imag_V_lo_1 : 2
	State 4
		newIndex3 : 1
		descramble_buf_0_M_real_V_ad : 2
		descramble_buf_1_M_real_V_ad : 2
		descramble_buf_0_M_real_V_lo : 3
		descramble_buf_1_M_real_V_lo : 3
		descramble_buf_0_M_imag_V_ad : 2
		descramble_buf_1_M_imag_V_ad : 2
		descramble_buf_0_M_imag_V_lo : 3
		descramble_buf_1_M_imag_V_lo : 3
	State 5
		icmp : 1
		p_Val2_6 : 1
	State 6
		tmp_5 : 1
		r_V : 2
		r_V_2 : 2
		tmp_24 : 3
		tmp_3 : 3
		tmp_11 : 1
		r_V_1 : 2
		p_Val2_5 : 2
		tmp_25 : 3
		tmp_14 : 3
		tmp_16 : 3
		tmp_27 : 3
		tmp_20 : 3
	State 7
		p_neg1 : 1
		tmp_8 : 2
		p_neg2 : 1
		tmp_13 : 2
		tmp_26 : 1
		tmp_17 : 1
		p_y_M_real_V_read_assign : 2
		p_neg : 1
		tmp_19 : 2
		twid_rom_0_addr : 1
		p_Val2_7 : 2
		twid_rom_1_addr : 1
		p_Val2_8 : 2
	State 8
		f_M_real_V : 1
		f_M_imag_V : 1
		p_y_M_imag_V_read_assign : 1
		tmp_i : 1
		tmp_2_i : 1
		tmp1_cast_i : 2
		tmp_3_cast_i : 2
	State 9
		tmp_1_cast_i : 1
		tmp_2_cast_i : 1
	State 10
	State 11
		p_Val2_9 : 1
		p_Val2_10 : 1
	State 12
		p_r_M_real_V_1 : 1
		p_r_M_imag_V : 1
	State 13
		tmp_M_real_V : 1
		cdata_M_imag_V : 1
		tmp_22 : 2
		stg_136 : 3
		empty : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_4_fu_257          |    0    |    0    |    9    |
|          |         p_Val2_6_fu_320         |    0    |    0    |    16   |
|          |           r_V_2_fu_352          |    0    |    0    |    16   |
|          |         p_Val2_5_fu_386         |    0    |    0    |    16   |
|          |          p_neg1_fu_450          |    0    |    0    |    17   |
|          |          p_neg2_fu_469          |    0    |    0    |    17   |
|    sub   |           t_V_2_fu_485          |    0    |    0    |    17   |
|          |          p_neg_t_fu_498         |    0    |    0    |    16   |
|          |           p_neg_fu_521          |    0    |    0    |    17   |
|          |          tmp_10_fu_537          |    0    |    0    |    16   |
|          |          tmp_15_fu_548          |    0    |    0    |    16   |
|          |          tmp_21_fu_559          |    0    |    0    |    16   |
|          |         p_Val2_1_fu_588         |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|
|          |         p_Val2_4_fu_310         |    0    |    0    |    16   |
|          |         p_Val2_3_fu_315         |    0    |    0    |    16   |
|          |         p_Val2_s_fu_326         |    0    |    0    |    16   |
|  select  |         p_Val2_2_fu_331         |    0    |    0    |    16   |
|          | p_y_M_real_V_read_assign_fu_513 |    0    |    0    |    16   |
|          |        f_M_real_V_fu_542        |    0    |    0    |    16   |
|          |        f_M_imag_V_fu_553        |    0    |    0    |    16   |
|          | p_y_M_imag_V_read_assign_fu_564 |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|
|          |             i_fu_241            |    0    |    0    |    10   |
|          |            r_V_fu_346           |    0    |    0    |    16   |
|    add   |           r_V_1_fu_380          |    0    |    0    |    16   |
|          |      cdata_M_real_V_fu_584      |    0    |    0    |    16   |
|          |      p_r_M_real_V_1_fu_610      |    0    |    0    |    16   |
|          |       p_r_M_imag_V_fu_615       |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|
|          |        exitcond_i_fu_235        |    0    |    0    |    4    |
|   icmp   |           tmp_s_fu_251          |    0    |    0    |    4    |
|          |           icmp_fu_304           |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|    mul   |            grp_fu_629           |    1    |    0    |    0    |
|          |            grp_fu_641           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_635           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  mulsub  |            grp_fu_647           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |       stg_136_write_fu_82       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_247           |    0    |    0    |    0    |
|   trunc  |          tmp_18_fu_263          |    0    |    0    |    0    |
|          |           tmp_7_fu_282          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_23_fu_267          |    0    |    0    |    0    |
|          |          tmp_24_fu_358          |    0    |    0    |    0    |
| bitselect|          tmp_25_fu_392          |    0    |    0    |    0    |
|          |          tmp_27_fu_420          |    0    |    0    |    0    |
|          |          tmp_26_fu_490          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         newIndex5_fu_275        |    0    |    0    |    0    |
|          |         newIndex3_fu_286        |    0    |    0    |    0    |
|   zext   |           tmp_9_fu_438          |    0    |    0    |    0    |
|          |         tmp_19_tr_fu_444        |    0    |    0    |    0    |
|          |         tmp_31_tr_fu_447        |    0    |    0    |    0    |
|          |         tmp_24_tr_fu_466        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_12_fu_294          |    0    |    0    |    0    |
|          |           tmp_3_fu_366          |    0    |    0    |    0    |
|          |          tmp_14_fu_400          |    0    |    0    |    0    |
|          |          tmp_16_fu_410          |    0    |    0    |    0    |
|          |          tmp_20_fu_428          |    0    |    0    |    0    |
|partselect|           tmp_8_fu_456          |    0    |    0    |    0    |
|          |          tmp_13_fu_475          |    0    |    0    |    0    |
|          |          tmp_17_fu_503          |    0    |    0    |    0    |
|          |          tmp_19_fu_527          |    0    |    0    |    0    |
|          |       p_r_M_real_V_fu_592       |    0    |    0    |    0    |
|          |      p_r_M_imag_V_3_fu_601      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_6_fu_336          |    0    |    0    |    0    |
|          |           tmp_1_fu_339          |    0    |    0    |    0    |
|          |           tmp_5_fu_342          |    0    |    0    |    0    |
|   sext   |          tmp_11_fu_376          |    0    |    0    |    0    |
|          |           tmp_i_fu_570          |    0    |    0    |    0    |
|          |          tmp_1_i_fu_574         |    0    |    0    |    0    |
|          |          tmp_2_i_fu_577         |    0    |    0    |    0    |
|          |          tmp_3_i_fu_581         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_22_fu_620          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    4    |    0    |   432   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|        cdata_M_imag_V_reg_226        |   16   |
|        cdata_M_real_V_reg_929        |   16   |
|descramble_buf_0_M_imag_V_ad_1_reg_687|    8   |
| descramble_buf_0_M_imag_V_ad_reg_707 |    8   |
|descramble_buf_0_M_imag_V_lo_1_reg_727|   16   |
| descramble_buf_0_M_imag_V_lo_reg_753 |   16   |
|descramble_buf_0_M_real_V_ad_1_reg_677|    8   |
| descramble_buf_0_M_real_V_ad_reg_697 |    8   |
|descramble_buf_0_M_real_V_lo_1_reg_717|   16   |
| descramble_buf_0_M_real_V_lo_reg_743 |   16   |
|descramble_buf_1_M_imag_V_ad_1_reg_692|    8   |
| descramble_buf_1_M_imag_V_ad_reg_712 |    8   |
|descramble_buf_1_M_imag_V_lo_1_reg_732|   16   |
| descramble_buf_1_M_imag_V_lo_reg_758 |   16   |
|descramble_buf_1_M_real_V_ad_1_reg_682|    8   |
| descramble_buf_1_M_real_V_ad_reg_702 |    8   |
|descramble_buf_1_M_real_V_lo_1_reg_722|   16   |
| descramble_buf_1_M_real_V_lo_reg_748 |   16   |
|          exitcond_i_reg_653          |    1   |
|          f_M_imag_V_reg_875          |   16   |
|          f_M_real_V_reg_870          |   16   |
|            i1_0_i_reg_205            |   10   |
|               i_reg_657              |   10   |
|             icmp_reg_737             |    1   |
|           p_Val2_10_reg_924          |   31   |
|           p_Val2_1_reg_934           |   16   |
|           p_Val2_2_reg_779           |   16   |
|           p_Val2_4_reg_763           |   16   |
|           p_Val2_5_reg_810           |   17   |
|           p_Val2_6_reg_768           |   16   |
|           p_Val2_9_reg_919           |   31   |
|           p_Val2_s_reg_773           |   16   |
|         p_r_M_imag_V_reg_944         |   16   |
|        p_r_M_real_V_1_reg_939        |   16   |
|   p_y_M_imag_V_read_assign_reg_880   |   16   |
|   p_y_M_real_V_read_assign_reg_850   |   16   |
|             r_V_1_reg_805            |   17   |
|             r_V_2_reg_790            |   17   |
|              r_V_reg_785             |   17   |
|          tmp1_cast_i_reg_909         |   31   |
|            tmp_13_reg_845            |   16   |
|            tmp_14_reg_820            |   16   |
|            tmp_16_reg_825            |   16   |
|            tmp_18_reg_666            |    8   |
|            tmp_19_reg_855            |   16   |
|            tmp_1_i_reg_891           |   31   |
|            tmp_20_reg_835            |   16   |
|            tmp_23_reg_671            |    1   |
|            tmp_24_reg_795            |    1   |
|            tmp_25_reg_815            |    1   |
|            tmp_27_reg_830            |    1   |
|            tmp_2_i_reg_897           |   31   |
|         tmp_3_cast_i_reg_914         |   31   |
|            tmp_3_i_reg_903           |   31   |
|             tmp_3_reg_800            |   16   |
|             tmp_8_reg_840            |   16   |
|         tmp_M_real_V_reg_217         |   16   |
|             tmp_i_reg_885            |   31   |
|             tmp_s_reg_662            |    1   |
|        twid_rom_0_addr_reg_860       |    9   |
|        twid_rom_1_addr_reg_865       |    9   |
+--------------------------------------+--------+
|                 Total                |   897  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_117 |  p3  |   2  |   8  |   16   ||    8    |
| grp_access_fu_122 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_122 |  p3  |   2  |   8  |   16   ||    8    |
| grp_access_fu_127 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_127 |  p3  |   2  |   8  |   16   ||    8    |
| grp_access_fu_132 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_132 |  p3  |   2  |   8  |   16   ||    8    |
| grp_access_fu_188 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_200 |  p0  |   2  |   9  |   18   ||    9    |
|   i1_0_i_reg_205  |  p0  |   2  |  10  |   20   ||    10   |
|     grp_fu_629    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_629    |  p1  |   2  |  16  |   32   ||    16   |
|     grp_fu_635    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_635    |  p1  |   2  |  16  |   32   ||    16   |
|     grp_fu_641    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_641    |  p1  |   2  |  16  |   32   ||    16   |
|     grp_fu_647    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_647    |  p1  |   2  |  16  |   32   ||    16   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   440  ||  29.849 ||   220   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   432  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   29   |    -   |   220  |
|  Register |    -   |    -   |   897  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   29   |   897  |   652  |
+-----------+--------+--------+--------+--------+
