// Seed: 2537497404
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd46,
    parameter id_4 = 32'd36
) (
    output tri0 id_0,
    input supply1 _id_1,
    output supply0 id_2,
    output tri id_3,
    input supply1 _id_4
);
  wire [id_4 : id_1] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
