# Constraints
This repository contains SystemVerilog examples and techniques focused on constraining random variables in design verification. The aim is to demonstrate how different types of constraints can be used to guide the randomization process for generating meaningful and valid stimuli for testbenches.
