Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 01:03:53 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.320        0.000                      0                 1545        0.035        0.000                      0                 1545       54.305        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.320        0.000                      0                 1541        0.035        0.000                      0                 1541       54.305        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.284        0.000                      0                    4        0.857        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.510ns  (logic 61.604ns (58.946%)  route 42.906ns (41.054%))
  Logic Levels:           327  (CARRY4=286 LUT2=3 LUT3=27 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 116.027 - 111.111 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.628     5.212    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.730 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          2.148     7.878    sm/D_states_q_reg[2]_rep_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.148     8.026 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.452     8.478    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.328     8.806 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.659     9.465    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.589 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000     9.589    sm/ram_reg_i_129_n_0
    SLICE_X61Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.801 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.234    11.035    L_reg/M_sm_ra1[1]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.334 r  L_reg/D_registers_q[7][31]_i_96/O
                         net (fo=2, routed)           0.827    12.161    L_reg/D_registers_q[7][31]_i_96_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.150    12.311 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=34, routed)          0.601    12.912    sm/M_alum_a[31]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.238 r  sm/D_registers_q[7][31]_i_375/O
                         net (fo=1, routed)           0.000    13.238    alum/divider/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.770 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.770    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.884 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.884    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.998 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.998    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.009    14.121    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.235    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.349 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    14.349    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.463 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.463    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.577    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.848 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.088    15.936    alum/divider/d0[31]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.309 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    16.309    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.859 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.859    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.973 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.973    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.087 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.009    17.210    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    17.324    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.438 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.552 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.552    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.666    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.823 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          0.865    18.688    alum/divider/d0[30]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.017 r  alum/divider/D_registers_q[7][29]_i_78/O
                         net (fo=1, routed)           0.000    19.017    alum/divider/D_registers_q[7][29]_i_78_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.567 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.567    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.681 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.681    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    19.918    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.032    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.146    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.260 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.531 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          1.048    21.579    alum/divider/d0[29]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.379 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.379    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.496 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.496    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.613 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.613    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.730 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    22.739    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.973    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.090 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.207 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.364 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          1.154    24.518    alum/divider/d0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    24.850 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.850    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.400 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    25.400    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    25.514    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.628    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.742 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.751    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.865 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.865    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.979 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.093 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.093    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.207 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.207    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.364 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.189    27.553    alum/divider/d0[27]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.882 r  alum/divider/D_registers_q[7][20]_i_304/O
                         net (fo=1, routed)           0.000    27.882    alum/divider/D_registers_q[7][20]_i_304_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.414 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    28.414    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.528 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    28.528    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.642 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.642    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.756 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.756    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.870 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.009    28.879    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.264 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          1.009    30.273    alum/divider/d0[26]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.058 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.009    31.637    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.751 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.865 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.865    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.022 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.057    33.079    alum/divider/d0[25]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    33.408 r  alum/divider/D_registers_q[7][20]_i_334/O
                         net (fo=1, routed)           0.000    33.408    alum/divider/D_registers_q[7][20]_i_334_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.958 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.958    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.072    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    34.186    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.300 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.009    34.423    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.537 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.537    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.651 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.651    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.765    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.922 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          0.961    35.883    alum/divider/d0[24]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.212 r  alum/divider/D_registers_q[7][20]_i_331/O
                         net (fo=1, routed)           0.000    36.212    alum/divider/D_registers_q[7][20]_i_331_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.762 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    36.762    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.876    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    36.990    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.104 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    37.104    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.218 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.009    37.227    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.341 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    37.341    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.455 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.455    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.569 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.569    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.726 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          1.156    38.882    alum/divider/d0[23]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.211 r  alum/divider/D_registers_q[7][20]_i_326/O
                         net (fo=1, routed)           0.000    39.211    alum/divider/D_registers_q[7][20]_i_326_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.587 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.704 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    39.704    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.821 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.938 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.938    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.055 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.172 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.009    40.181    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.298 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.298    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.415 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.415    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.572 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.140    41.712    alum/divider/d0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    42.044 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    42.044    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.594 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.708 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    42.708    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.822 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.936 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    42.936    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.050 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.164 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.287 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.287    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.401 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.558 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.032    44.590    alum/divider/d0[21]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.919 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    44.919    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.469 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    45.469    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.583 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    45.583    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.697 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    45.697    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.811 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    45.811    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.925 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.925    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.039 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.009    46.048    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.162 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.162    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.276 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.276    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.433 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          0.899    47.332    alum/divider/d0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.661 r  alum/divider/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.661    alum/divider/D_registers_q[7][19]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.194 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.311 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.428 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.428    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.545 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.545    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.662 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    48.671    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.788 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.788    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.905 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.179 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.935    50.114    alum/divider/d0[19]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    50.446 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    50.446    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.996 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    51.461    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.803 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.803    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.960 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.179    53.139    alum/divider/d0[18]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.468 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    53.468    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.018 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.018    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.132 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    54.132    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.246 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    54.246    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.360 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.360    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.474 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.474    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.588 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.588    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.702 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.009    54.711    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.825 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.825    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.982 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.975    55.957    alum/divider/d0[17]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.286 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    56.286    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.819 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    56.819    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.936 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    56.936    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.053 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    57.053    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.170 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.287 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.287    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.404 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.404    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.521 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.521    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.638 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.009    57.647    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.153    58.956    alum/divider/d0[16]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.288 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.288    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.821 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.938 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.938    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.055 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.055    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.172 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.172    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.289 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.406 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.406    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.523 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.523    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.640 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.640    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.797 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          1.309    62.106    alum/divider/d0[15]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.894 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    62.894    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.008 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    63.008    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.122 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.122    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.236 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.350 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.350    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.464 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.464    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.578 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.849 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.121    64.970    alum/divider/d0[14]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    65.299 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.988    67.792    alum/divider/d0[13]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    68.592 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.592    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.709 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    68.709    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.826 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.826    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.943 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.060 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.177 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.177    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.294 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.294    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.411 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.411    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.568 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.817    70.385    alum/divider/d0[12]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.717 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    70.717    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.250 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    71.250    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.367 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.367    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.484 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.601 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.601    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.718 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.718    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.835 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.835    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.952 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.952    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.069 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.078    73.304    alum/divider/d0[11]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    73.636 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    73.636    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.186 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.186    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.300 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.300    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.414 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    74.414    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.528 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.528    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.642 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    74.642    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.756 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.756    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.984    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.141 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          0.822    75.963    alum/divider/d0[10]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.292 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    76.292    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.842 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    76.842    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.956 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.070 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.040    78.837    alum/divider/d0[9]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.166 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    79.166    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.716 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.944 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    79.944    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.058 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.058    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.172 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.172    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.286 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.286    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.400 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.400    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.514 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.514    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.671 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          0.884    81.554    alum/divider/d0[8]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.883 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    81.883    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.433 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.775 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.775    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.889 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.889    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.003 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.003    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.117 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.117    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.231 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.231    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.388 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.997    84.385    alum/divider/d0[7]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.185 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    85.185    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.302 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.302    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.419 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.419    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.536 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.536    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.653 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.653    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.770 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.770    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.887 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.887    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.004 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.004    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.161 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.060    87.221    alum/divider/d0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.553 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    87.553    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.103 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.217 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    88.217    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.331 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.445 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.445    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.559 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.559    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.673 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.673    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.787 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.787    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.901 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.174    90.232    alum/divider/d0[5]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    90.561 r  alum/divider/D_registers_q[7][0]_i_198/O
                         net (fo=1, routed)           0.000    90.561    alum/divider/D_registers_q[7][0]_i_198_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.111 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    91.111    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.225 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.225    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.339 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.339    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.453 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    91.453    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.567    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.681    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.795    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.952 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.055    93.007    alum/divider/d0[4]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.336 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    93.336    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.869 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    93.869    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.986 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    93.986    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.103 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.103    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.220 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    94.220    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.337 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.454 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.571 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.571    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.688 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.845 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          0.796    95.641    alum/divider/d0[3]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.973 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    95.973    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.523 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    96.523    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.637 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.637    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.751 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.751    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.865 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    96.865    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.979 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.093 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.093    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.207 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.207    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.321 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.478 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          0.992    98.470    alum/divider/d0[2]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.799 r  alum/divider/D_registers_q[7][0]_i_220/O
                         net (fo=1, routed)           0.000    98.799    alum/divider/D_registers_q[7][0]_i_220_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.349 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.304 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.927   101.231    alum/divider/d0[1]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.560 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   101.560    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.093 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.210 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   102.210    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.327 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   102.327    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.444 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.561 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.561    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.678 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.678    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.795 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.795    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.912 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.912    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.069 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.307   103.376    sm/d0[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.332   103.708 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.160    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.124   104.284 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.633   105.917    sm/M_alum_out[0]
    SLICE_X60Y34         LUT2 (Prop_lut2_I0_O)        0.148   106.065 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.671   106.736    sm/D_states_q[4]_i_20_n_0
    SLICE_X61Y34         LUT2 (Prop_lut2_I1_O)        0.354   107.090 r  sm/D_states_q[2]_i_30/O
                         net (fo=3, routed)           0.534   107.625    sm/D_states_q[2]_i_30_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I0_O)        0.326   107.951 r  sm/D_states_q[2]_i_18/O
                         net (fo=1, routed)           0.741   108.692    sm/D_states_q[2]_i_18_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124   108.816 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.000   108.816    sm/D_states_q[2]_i_7_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I1_O)      0.214   109.030 r  sm/D_states_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   109.030    sm/D_states_q_reg[2]_i_3_n_0
    SLICE_X60Y33         MUXF8 (Prop_muxf8_I1_O)      0.088   109.118 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.604   109.722    sm/D_states_d__0[2]
    SLICE_X60Y33         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.511   116.027    sm/clk_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.273   116.300    
                         clock uncertainty           -0.035   116.265    
    SLICE_X60Y33         FDRE (Setup_fdre_C_D)       -0.223   116.042    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.042    
                         arrival time                        -109.722    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.442ns  (logic 61.604ns (58.984%)  route 42.838ns (41.016%))
  Logic Levels:           327  (CARRY4=286 LUT2=3 LUT3=27 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 116.026 - 111.111 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.628     5.212    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.730 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          2.148     7.878    sm/D_states_q_reg[2]_rep_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.148     8.026 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.452     8.478    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.328     8.806 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.659     9.465    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.589 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000     9.589    sm/ram_reg_i_129_n_0
    SLICE_X61Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.801 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.234    11.035    L_reg/M_sm_ra1[1]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.334 r  L_reg/D_registers_q[7][31]_i_96/O
                         net (fo=2, routed)           0.827    12.161    L_reg/D_registers_q[7][31]_i_96_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.150    12.311 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=34, routed)          0.601    12.912    sm/M_alum_a[31]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.238 r  sm/D_registers_q[7][31]_i_375/O
                         net (fo=1, routed)           0.000    13.238    alum/divider/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.770 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.770    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.884 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.884    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.998 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.998    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.009    14.121    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.235    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.349 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    14.349    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.463 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.463    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.577    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.848 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.088    15.936    alum/divider/d0[31]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.309 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    16.309    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.859 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.859    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.973 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.973    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.087 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.009    17.210    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    17.324    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.438 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.552 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.552    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.666    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.823 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          0.865    18.688    alum/divider/d0[30]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.017 r  alum/divider/D_registers_q[7][29]_i_78/O
                         net (fo=1, routed)           0.000    19.017    alum/divider/D_registers_q[7][29]_i_78_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.567 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.567    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.681 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.681    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    19.918    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.032    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.146    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.260 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.531 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          1.048    21.579    alum/divider/d0[29]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.379 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.379    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.496 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.496    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.613 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.613    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.730 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    22.739    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.973    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.090 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.207 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.364 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          1.154    24.518    alum/divider/d0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    24.850 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.850    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.400 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    25.400    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    25.514    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.628    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.742 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.751    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.865 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.865    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.979 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.093 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.093    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.207 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.207    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.364 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.189    27.553    alum/divider/d0[27]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.882 r  alum/divider/D_registers_q[7][20]_i_304/O
                         net (fo=1, routed)           0.000    27.882    alum/divider/D_registers_q[7][20]_i_304_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.414 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    28.414    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.528 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    28.528    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.642 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.642    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.756 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.756    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.870 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.009    28.879    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.264 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          1.009    30.273    alum/divider/d0[26]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.058 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.009    31.637    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.751 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.865 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.865    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.022 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.057    33.079    alum/divider/d0[25]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    33.408 r  alum/divider/D_registers_q[7][20]_i_334/O
                         net (fo=1, routed)           0.000    33.408    alum/divider/D_registers_q[7][20]_i_334_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.958 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.958    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.072    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    34.186    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.300 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.009    34.423    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.537 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.537    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.651 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.651    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.765    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.922 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          0.961    35.883    alum/divider/d0[24]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.212 r  alum/divider/D_registers_q[7][20]_i_331/O
                         net (fo=1, routed)           0.000    36.212    alum/divider/D_registers_q[7][20]_i_331_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.762 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    36.762    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.876    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    36.990    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.104 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    37.104    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.218 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.009    37.227    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.341 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    37.341    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.455 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.455    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.569 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.569    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.726 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          1.156    38.882    alum/divider/d0[23]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.211 r  alum/divider/D_registers_q[7][20]_i_326/O
                         net (fo=1, routed)           0.000    39.211    alum/divider/D_registers_q[7][20]_i_326_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.587 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.704 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    39.704    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.821 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.938 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.938    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.055 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.172 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.009    40.181    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.298 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.298    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.415 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.415    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.572 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.140    41.712    alum/divider/d0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    42.044 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    42.044    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.594 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.708 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    42.708    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.822 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.936 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    42.936    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.050 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.164 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.287 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.287    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.401 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.558 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.032    44.590    alum/divider/d0[21]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.919 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    44.919    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.469 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    45.469    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.583 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    45.583    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.697 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    45.697    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.811 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    45.811    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.925 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.925    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.039 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.009    46.048    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.162 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.162    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.276 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.276    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.433 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          0.899    47.332    alum/divider/d0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.661 r  alum/divider/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.661    alum/divider/D_registers_q[7][19]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.194 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.311 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.428 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.428    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.545 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.545    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.662 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    48.671    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.788 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.788    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.905 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.179 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.935    50.114    alum/divider/d0[19]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    50.446 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    50.446    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.996 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    51.461    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.803 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.803    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.960 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.179    53.139    alum/divider/d0[18]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.468 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    53.468    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.018 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.018    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.132 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    54.132    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.246 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    54.246    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.360 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.360    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.474 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.474    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.588 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.588    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.702 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.009    54.711    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.825 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.825    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.982 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.975    55.957    alum/divider/d0[17]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.286 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    56.286    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.819 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    56.819    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.936 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    56.936    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.053 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    57.053    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.170 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.287 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.287    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.404 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.404    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.521 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.521    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.638 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.009    57.647    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.153    58.956    alum/divider/d0[16]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.288 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.288    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.821 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.938 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.938    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.055 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.055    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.172 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.172    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.289 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.406 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.406    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.523 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.523    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.640 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.640    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.797 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          1.309    62.106    alum/divider/d0[15]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.894 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    62.894    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.008 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    63.008    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.122 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.122    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.236 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.350 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.350    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.464 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.464    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.578 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.849 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.121    64.970    alum/divider/d0[14]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    65.299 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.988    67.792    alum/divider/d0[13]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    68.592 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.592    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.709 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    68.709    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.826 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.826    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.943 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.060 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.177 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.177    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.294 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.294    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.411 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.411    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.568 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.817    70.385    alum/divider/d0[12]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.717 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    70.717    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.250 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    71.250    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.367 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.367    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.484 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.601 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.601    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.718 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.718    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.835 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.835    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.952 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.952    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.069 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.078    73.304    alum/divider/d0[11]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    73.636 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    73.636    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.186 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.186    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.300 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.300    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.414 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    74.414    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.528 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.528    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.642 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    74.642    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.756 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.756    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.984    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.141 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          0.822    75.963    alum/divider/d0[10]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.292 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    76.292    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.842 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    76.842    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.956 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.070 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.040    78.837    alum/divider/d0[9]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.166 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    79.166    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.716 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.944 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    79.944    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.058 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.058    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.172 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.172    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.286 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.286    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.400 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.400    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.514 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.514    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.671 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          0.884    81.554    alum/divider/d0[8]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.883 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    81.883    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.433 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.775 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.775    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.889 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.889    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.003 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.003    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.117 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.117    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.231 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.231    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.388 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.997    84.385    alum/divider/d0[7]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.185 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    85.185    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.302 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.302    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.419 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.419    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.536 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.536    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.653 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.653    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.770 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.770    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.887 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.887    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.004 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.004    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.161 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.060    87.221    alum/divider/d0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.553 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    87.553    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.103 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.217 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    88.217    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.331 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.445 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.445    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.559 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.559    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.673 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.673    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.787 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.787    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.901 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.174    90.232    alum/divider/d0[5]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    90.561 r  alum/divider/D_registers_q[7][0]_i_198/O
                         net (fo=1, routed)           0.000    90.561    alum/divider/D_registers_q[7][0]_i_198_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.111 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    91.111    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.225 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.225    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.339 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.339    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.453 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    91.453    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.567    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.681    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.795    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.952 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.055    93.007    alum/divider/d0[4]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.336 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    93.336    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.869 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    93.869    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.986 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    93.986    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.103 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.103    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.220 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    94.220    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.337 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.454 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.571 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.571    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.688 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.845 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          0.796    95.641    alum/divider/d0[3]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.973 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    95.973    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.523 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    96.523    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.637 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.637    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.751 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.751    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.865 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    96.865    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.979 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.093 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.093    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.207 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.207    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.321 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.478 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          0.992    98.470    alum/divider/d0[2]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.799 r  alum/divider/D_registers_q[7][0]_i_220/O
                         net (fo=1, routed)           0.000    98.799    alum/divider/D_registers_q[7][0]_i_220_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.349 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.304 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.927   101.231    alum/divider/d0[1]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.560 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   101.560    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.093 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.210 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   102.210    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.327 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   102.327    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.444 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.561 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.561    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.678 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.678    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.795 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.795    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.912 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.912    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.069 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.307   103.376    sm/d0[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.332   103.708 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.160    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.124   104.284 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.633   105.917    sm/M_alum_out[0]
    SLICE_X60Y34         LUT2 (Prop_lut2_I0_O)        0.148   106.065 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.671   106.736    sm/D_states_q[4]_i_20_n_0
    SLICE_X61Y34         LUT2 (Prop_lut2_I1_O)        0.354   107.090 r  sm/D_states_q[2]_i_30/O
                         net (fo=3, routed)           0.534   107.625    sm/D_states_q[2]_i_30_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I0_O)        0.326   107.951 r  sm/D_states_q[2]_i_18/O
                         net (fo=1, routed)           0.741   108.692    sm/D_states_q[2]_i_18_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124   108.816 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.000   108.816    sm/D_states_q[2]_i_7_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I1_O)      0.214   109.030 r  sm/D_states_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   109.030    sm/D_states_q_reg[2]_i_3_n_0
    SLICE_X60Y33         MUXF8 (Prop_muxf8_I1_O)      0.088   109.118 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.536   109.654    sm/D_states_d__0[2]
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.510   116.026    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.297   116.323    
                         clock uncertainty           -0.035   116.288    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)       -0.223   116.065    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.065    
                         arrival time                        -109.654    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.422ns  (logic 61.604ns (58.995%)  route 42.818ns (41.005%))
  Logic Levels:           327  (CARRY4=286 LUT2=3 LUT3=27 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 116.026 - 111.111 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.628     5.212    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.730 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          2.148     7.878    sm/D_states_q_reg[2]_rep_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.148     8.026 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.452     8.478    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.328     8.806 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.659     9.465    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.589 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000     9.589    sm/ram_reg_i_129_n_0
    SLICE_X61Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.801 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.234    11.035    L_reg/M_sm_ra1[1]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.334 r  L_reg/D_registers_q[7][31]_i_96/O
                         net (fo=2, routed)           0.827    12.161    L_reg/D_registers_q[7][31]_i_96_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.150    12.311 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=34, routed)          0.601    12.912    sm/M_alum_a[31]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.238 r  sm/D_registers_q[7][31]_i_375/O
                         net (fo=1, routed)           0.000    13.238    alum/divider/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.770 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.770    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.884 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.884    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.998 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.998    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.009    14.121    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.235    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.349 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    14.349    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.463 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.463    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.577    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.848 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.088    15.936    alum/divider/d0[31]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.309 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    16.309    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.859 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.859    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.973 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.973    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.087 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.009    17.210    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    17.324    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.438 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.552 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.552    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.666    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.823 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          0.865    18.688    alum/divider/d0[30]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.017 r  alum/divider/D_registers_q[7][29]_i_78/O
                         net (fo=1, routed)           0.000    19.017    alum/divider/D_registers_q[7][29]_i_78_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.567 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.567    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.681 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.681    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    19.918    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.032    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.146    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.260 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.531 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          1.048    21.579    alum/divider/d0[29]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.379 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.379    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.496 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.496    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.613 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.613    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.730 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    22.739    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.973    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.090 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.207 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.364 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          1.154    24.518    alum/divider/d0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    24.850 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.850    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.400 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    25.400    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    25.514    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.628    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.742 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.751    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.865 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.865    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.979 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.093 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.093    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.207 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.207    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.364 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.189    27.553    alum/divider/d0[27]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.882 r  alum/divider/D_registers_q[7][20]_i_304/O
                         net (fo=1, routed)           0.000    27.882    alum/divider/D_registers_q[7][20]_i_304_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.414 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    28.414    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.528 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    28.528    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.642 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.642    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.756 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.756    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.870 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.009    28.879    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.264 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          1.009    30.273    alum/divider/d0[26]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.058 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.009    31.637    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.751 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.865 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.865    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.022 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.057    33.079    alum/divider/d0[25]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    33.408 r  alum/divider/D_registers_q[7][20]_i_334/O
                         net (fo=1, routed)           0.000    33.408    alum/divider/D_registers_q[7][20]_i_334_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.958 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.958    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.072    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    34.186    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.300 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.009    34.423    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.537 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.537    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.651 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.651    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.765    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.922 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          0.961    35.883    alum/divider/d0[24]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.212 r  alum/divider/D_registers_q[7][20]_i_331/O
                         net (fo=1, routed)           0.000    36.212    alum/divider/D_registers_q[7][20]_i_331_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.762 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    36.762    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.876    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    36.990    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.104 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    37.104    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.218 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.009    37.227    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.341 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    37.341    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.455 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.455    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.569 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.569    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.726 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          1.156    38.882    alum/divider/d0[23]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.211 r  alum/divider/D_registers_q[7][20]_i_326/O
                         net (fo=1, routed)           0.000    39.211    alum/divider/D_registers_q[7][20]_i_326_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.587 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.704 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    39.704    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.821 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.938 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.938    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.055 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.172 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.009    40.181    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.298 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.298    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.415 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.415    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.572 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.140    41.712    alum/divider/d0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    42.044 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    42.044    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.594 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.708 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    42.708    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.822 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.936 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    42.936    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.050 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.164 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.287 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.287    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.401 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.558 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.032    44.590    alum/divider/d0[21]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.919 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    44.919    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.469 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    45.469    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.583 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    45.583    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.697 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    45.697    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.811 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    45.811    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.925 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.925    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.039 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.009    46.048    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.162 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.162    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.276 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.276    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.433 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          0.899    47.332    alum/divider/d0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.661 r  alum/divider/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.661    alum/divider/D_registers_q[7][19]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.194 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.311 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.428 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.428    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.545 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.545    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.662 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    48.671    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.788 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.788    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.905 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.179 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.935    50.114    alum/divider/d0[19]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    50.446 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    50.446    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.996 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    51.461    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.803 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.803    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.960 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.179    53.139    alum/divider/d0[18]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.468 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    53.468    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.018 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.018    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.132 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    54.132    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.246 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    54.246    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.360 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.360    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.474 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.474    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.588 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.588    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.702 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.009    54.711    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.825 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.825    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.982 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.975    55.957    alum/divider/d0[17]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.286 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    56.286    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.819 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    56.819    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.936 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    56.936    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.053 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    57.053    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.170 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.287 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.287    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.404 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.404    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.521 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.521    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.638 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.009    57.647    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.153    58.956    alum/divider/d0[16]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.288 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.288    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.821 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.938 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.938    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.055 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.055    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.172 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.172    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.289 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.406 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.406    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.523 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.523    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.640 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.640    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.797 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          1.309    62.106    alum/divider/d0[15]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.894 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    62.894    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.008 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    63.008    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.122 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.122    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.236 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.350 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.350    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.464 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.464    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.578 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.849 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.121    64.970    alum/divider/d0[14]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    65.299 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.988    67.792    alum/divider/d0[13]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    68.592 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.592    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.709 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    68.709    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.826 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.826    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.943 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.060 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.177 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.177    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.294 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.294    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.411 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.411    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.568 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.817    70.385    alum/divider/d0[12]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.717 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    70.717    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.250 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    71.250    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.367 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.367    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.484 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.601 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.601    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.718 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.718    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.835 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.835    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.952 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.952    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.069 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.078    73.304    alum/divider/d0[11]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    73.636 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    73.636    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.186 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.186    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.300 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.300    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.414 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    74.414    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.528 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.528    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.642 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    74.642    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.756 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.756    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.984    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.141 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          0.822    75.963    alum/divider/d0[10]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.292 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    76.292    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.842 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    76.842    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.956 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.070 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.040    78.837    alum/divider/d0[9]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.166 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    79.166    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.716 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.944 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    79.944    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.058 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.058    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.172 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.172    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.286 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.286    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.400 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.400    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.514 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.514    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.671 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          0.884    81.554    alum/divider/d0[8]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.883 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    81.883    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.433 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.775 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.775    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.889 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.889    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.003 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.003    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.117 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.117    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.231 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.231    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.388 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.997    84.385    alum/divider/d0[7]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.185 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    85.185    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.302 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.302    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.419 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.419    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.536 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.536    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.653 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.653    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.770 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.770    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.887 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.887    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.004 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.004    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.161 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.060    87.221    alum/divider/d0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.553 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    87.553    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.103 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.217 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    88.217    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.331 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.445 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.445    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.559 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.559    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.673 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.673    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.787 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.787    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.901 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.174    90.232    alum/divider/d0[5]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    90.561 r  alum/divider/D_registers_q[7][0]_i_198/O
                         net (fo=1, routed)           0.000    90.561    alum/divider/D_registers_q[7][0]_i_198_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.111 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    91.111    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.225 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.225    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.339 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.339    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.453 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    91.453    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.567    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.681    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.795    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.952 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.055    93.007    alum/divider/d0[4]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.336 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    93.336    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.869 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    93.869    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.986 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    93.986    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.103 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.103    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.220 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    94.220    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.337 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.454 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.571 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.571    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.688 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.845 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          0.796    95.641    alum/divider/d0[3]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.973 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    95.973    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.523 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    96.523    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.637 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.637    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.751 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.751    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.865 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    96.865    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.979 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.093 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.093    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.207 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.207    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.321 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.478 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          0.992    98.470    alum/divider/d0[2]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.799 r  alum/divider/D_registers_q[7][0]_i_220/O
                         net (fo=1, routed)           0.000    98.799    alum/divider/D_registers_q[7][0]_i_220_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.349 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.304 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.927   101.231    alum/divider/d0[1]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.560 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   101.560    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.093 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.210 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   102.210    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.327 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   102.327    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.444 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.561 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.561    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.678 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.678    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.795 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.795    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.912 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.912    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.069 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.307   103.376    sm/d0[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.332   103.708 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.160    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.124   104.284 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.633   105.917    sm/M_alum_out[0]
    SLICE_X60Y34         LUT2 (Prop_lut2_I0_O)        0.148   106.065 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.671   106.736    sm/D_states_q[4]_i_20_n_0
    SLICE_X61Y34         LUT2 (Prop_lut2_I1_O)        0.354   107.090 r  sm/D_states_q[2]_i_30/O
                         net (fo=3, routed)           0.534   107.625    sm/D_states_q[2]_i_30_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I0_O)        0.326   107.951 r  sm/D_states_q[2]_i_18/O
                         net (fo=1, routed)           0.741   108.692    sm/D_states_q[2]_i_18_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124   108.816 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.000   108.816    sm/D_states_q[2]_i_7_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I1_O)      0.214   109.030 r  sm/D_states_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   109.030    sm/D_states_q_reg[2]_i_3_n_0
    SLICE_X60Y33         MUXF8 (Prop_muxf8_I1_O)      0.088   109.118 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.516   109.634    sm/D_states_d__0[2]
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.510   116.026    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.297   116.323    
                         clock uncertainty           -0.035   116.288    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)       -0.240   116.048    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.048    
                         arrival time                        -109.634    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.422ns  (logic 61.604ns (58.995%)  route 42.818ns (41.005%))
  Logic Levels:           327  (CARRY4=286 LUT2=3 LUT3=27 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 116.026 - 111.111 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.628     5.212    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.730 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          2.148     7.878    sm/D_states_q_reg[2]_rep_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.148     8.026 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.452     8.478    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.328     8.806 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.659     9.465    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.589 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000     9.589    sm/ram_reg_i_129_n_0
    SLICE_X61Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.801 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.234    11.035    L_reg/M_sm_ra1[1]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.334 r  L_reg/D_registers_q[7][31]_i_96/O
                         net (fo=2, routed)           0.827    12.161    L_reg/D_registers_q[7][31]_i_96_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.150    12.311 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=34, routed)          0.601    12.912    sm/M_alum_a[31]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.238 r  sm/D_registers_q[7][31]_i_375/O
                         net (fo=1, routed)           0.000    13.238    alum/divider/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.770 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.770    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.884 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.884    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.998 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.998    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.009    14.121    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.235    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.349 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    14.349    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.463 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.463    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.577    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.848 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.088    15.936    alum/divider/d0[31]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.309 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    16.309    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.859 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.859    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.973 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.973    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.087 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.009    17.210    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    17.324    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.438 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.552 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.552    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.666    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.823 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          0.865    18.688    alum/divider/d0[30]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.017 r  alum/divider/D_registers_q[7][29]_i_78/O
                         net (fo=1, routed)           0.000    19.017    alum/divider/D_registers_q[7][29]_i_78_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.567 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.567    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.681 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.681    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    19.918    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.032    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.146    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.260 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.531 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          1.048    21.579    alum/divider/d0[29]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.379 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.379    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.496 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.496    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.613 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.613    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.730 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    22.739    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.973    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.090 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.207 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.364 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          1.154    24.518    alum/divider/d0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    24.850 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.850    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.400 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    25.400    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    25.514    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.628    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.742 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.751    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.865 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.865    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.979 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.093 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.093    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.207 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.207    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.364 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.189    27.553    alum/divider/d0[27]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.882 r  alum/divider/D_registers_q[7][20]_i_304/O
                         net (fo=1, routed)           0.000    27.882    alum/divider/D_registers_q[7][20]_i_304_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.414 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    28.414    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.528 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    28.528    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.642 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.642    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.756 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.756    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.870 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.009    28.879    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.264 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          1.009    30.273    alum/divider/d0[26]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.058 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.009    31.637    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.751 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.865 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.865    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.022 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.057    33.079    alum/divider/d0[25]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    33.408 r  alum/divider/D_registers_q[7][20]_i_334/O
                         net (fo=1, routed)           0.000    33.408    alum/divider/D_registers_q[7][20]_i_334_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.958 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.958    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.072    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    34.186    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.300 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.009    34.423    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.537 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.537    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.651 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.651    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.765    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.922 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          0.961    35.883    alum/divider/d0[24]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.212 r  alum/divider/D_registers_q[7][20]_i_331/O
                         net (fo=1, routed)           0.000    36.212    alum/divider/D_registers_q[7][20]_i_331_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.762 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    36.762    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.876    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    36.990    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.104 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    37.104    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.218 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.009    37.227    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.341 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    37.341    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.455 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.455    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.569 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.569    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.726 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          1.156    38.882    alum/divider/d0[23]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.211 r  alum/divider/D_registers_q[7][20]_i_326/O
                         net (fo=1, routed)           0.000    39.211    alum/divider/D_registers_q[7][20]_i_326_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.587 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.704 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    39.704    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.821 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.938 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.938    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.055 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.172 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.009    40.181    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.298 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.298    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.415 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.415    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.572 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.140    41.712    alum/divider/d0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    42.044 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    42.044    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.594 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.708 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    42.708    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.822 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.936 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    42.936    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.050 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.164 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.287 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.287    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.401 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.558 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.032    44.590    alum/divider/d0[21]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.919 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    44.919    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.469 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    45.469    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.583 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    45.583    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.697 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    45.697    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.811 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    45.811    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.925 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.925    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.039 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.009    46.048    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.162 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.162    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.276 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.276    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.433 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          0.899    47.332    alum/divider/d0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.661 r  alum/divider/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.661    alum/divider/D_registers_q[7][19]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.194 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.311 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.428 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.428    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.545 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.545    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.662 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    48.671    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.788 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.788    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.905 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.179 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.935    50.114    alum/divider/d0[19]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    50.446 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    50.446    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.996 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    51.461    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.803 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.803    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.960 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.179    53.139    alum/divider/d0[18]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.468 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    53.468    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.018 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.018    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.132 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    54.132    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.246 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    54.246    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.360 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.360    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.474 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.474    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.588 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.588    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.702 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.009    54.711    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.825 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.825    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.982 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.975    55.957    alum/divider/d0[17]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.286 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    56.286    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.819 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    56.819    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.936 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    56.936    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.053 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    57.053    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.170 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.287 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.287    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.404 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.404    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.521 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.521    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.638 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.009    57.647    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.153    58.956    alum/divider/d0[16]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.288 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.288    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.821 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.938 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.938    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.055 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.055    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.172 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.172    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.289 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.406 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.406    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.523 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.523    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.640 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.640    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.797 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          1.309    62.106    alum/divider/d0[15]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.894 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    62.894    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.008 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    63.008    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.122 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.122    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.236 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.350 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.350    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.464 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.464    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.578 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.849 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.121    64.970    alum/divider/d0[14]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    65.299 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.988    67.792    alum/divider/d0[13]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    68.592 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.592    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.709 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    68.709    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.826 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.826    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.943 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.060 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.177 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.177    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.294 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.294    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.411 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.411    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.568 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.817    70.385    alum/divider/d0[12]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.717 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    70.717    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.250 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    71.250    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.367 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.367    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.484 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.601 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.601    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.718 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.718    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.835 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.835    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.952 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.952    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.069 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.078    73.304    alum/divider/d0[11]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    73.636 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    73.636    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.186 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.186    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.300 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.300    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.414 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    74.414    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.528 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.528    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.642 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    74.642    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.756 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.756    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.984    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.141 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          0.822    75.963    alum/divider/d0[10]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.292 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    76.292    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.842 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    76.842    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.956 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.070 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.040    78.837    alum/divider/d0[9]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.166 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    79.166    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.716 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.944 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    79.944    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.058 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.058    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.172 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.172    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.286 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.286    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.400 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.400    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.514 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.514    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.671 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          0.884    81.554    alum/divider/d0[8]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.883 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    81.883    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.433 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.775 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.775    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.889 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.889    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.003 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.003    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.117 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.117    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.231 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.231    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.388 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.997    84.385    alum/divider/d0[7]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.185 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    85.185    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.302 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.302    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.419 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.419    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.536 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.536    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.653 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.653    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.770 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.770    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.887 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.887    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.004 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.004    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.161 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.060    87.221    alum/divider/d0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.553 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    87.553    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.103 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.217 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    88.217    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.331 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.445 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.445    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.559 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.559    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.673 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.673    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.787 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.787    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.901 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.174    90.232    alum/divider/d0[5]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    90.561 r  alum/divider/D_registers_q[7][0]_i_198/O
                         net (fo=1, routed)           0.000    90.561    alum/divider/D_registers_q[7][0]_i_198_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.111 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    91.111    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.225 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.225    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.339 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.339    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.453 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    91.453    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.567    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.681    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.795    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.952 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.055    93.007    alum/divider/d0[4]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.336 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    93.336    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.869 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    93.869    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.986 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    93.986    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.103 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.103    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.220 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    94.220    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.337 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.454 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.571 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.571    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.688 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.845 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          0.796    95.641    alum/divider/d0[3]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.973 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    95.973    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.523 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    96.523    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.637 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.637    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.751 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.751    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.865 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    96.865    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.979 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.093 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.093    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.207 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.207    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.321 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.478 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          0.992    98.470    alum/divider/d0[2]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.799 r  alum/divider/D_registers_q[7][0]_i_220/O
                         net (fo=1, routed)           0.000    98.799    alum/divider/D_registers_q[7][0]_i_220_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.349 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.304 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.927   101.231    alum/divider/d0[1]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.560 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   101.560    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.093 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.210 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   102.210    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.327 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   102.327    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.444 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.561 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.561    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.678 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.678    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.795 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.795    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.912 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.912    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.069 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.307   103.376    sm/d0[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.332   103.708 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.160    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.124   104.284 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.633   105.917    sm/M_alum_out[0]
    SLICE_X60Y34         LUT2 (Prop_lut2_I0_O)        0.148   106.065 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.671   106.736    sm/D_states_q[4]_i_20_n_0
    SLICE_X61Y34         LUT2 (Prop_lut2_I1_O)        0.354   107.090 r  sm/D_states_q[2]_i_30/O
                         net (fo=3, routed)           0.534   107.625    sm/D_states_q[2]_i_30_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I0_O)        0.326   107.951 r  sm/D_states_q[2]_i_18/O
                         net (fo=1, routed)           0.741   108.692    sm/D_states_q[2]_i_18_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124   108.816 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.000   108.816    sm/D_states_q[2]_i_7_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I1_O)      0.214   109.030 r  sm/D_states_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   109.030    sm/D_states_q_reg[2]_i_3_n_0
    SLICE_X60Y33         MUXF8 (Prop_muxf8_I1_O)      0.088   109.118 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.516   109.634    sm/D_states_d__0[2]
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.510   116.026    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.297   116.323    
                         clock uncertainty           -0.035   116.288    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)       -0.226   116.062    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.062    
                         arrival time                        -109.634    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.734ns  (logic 61.291ns (59.085%)  route 42.444ns (40.916%))
  Logic Levels:           326  (CARRY4=286 LUT2=2 LUT3=27 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 116.025 - 111.111 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.628     5.212    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.730 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          2.148     7.878    sm/D_states_q_reg[2]_rep_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.148     8.026 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.452     8.478    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.328     8.806 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.659     9.465    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.589 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000     9.589    sm/ram_reg_i_129_n_0
    SLICE_X61Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.801 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.234    11.035    L_reg/M_sm_ra1[1]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.334 r  L_reg/D_registers_q[7][31]_i_96/O
                         net (fo=2, routed)           0.827    12.161    L_reg/D_registers_q[7][31]_i_96_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.150    12.311 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=34, routed)          0.601    12.912    sm/M_alum_a[31]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.238 r  sm/D_registers_q[7][31]_i_375/O
                         net (fo=1, routed)           0.000    13.238    alum/divider/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.770 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.770    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.884 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.884    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.998 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.998    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.009    14.121    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.235    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.349 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    14.349    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.463 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.463    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.577    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.848 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.088    15.936    alum/divider/d0[31]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.309 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    16.309    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.859 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.859    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.973 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.973    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.087 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.009    17.210    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    17.324    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.438 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.552 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.552    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.666    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.823 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          0.865    18.688    alum/divider/d0[30]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.017 r  alum/divider/D_registers_q[7][29]_i_78/O
                         net (fo=1, routed)           0.000    19.017    alum/divider/D_registers_q[7][29]_i_78_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.567 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.567    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.681 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.681    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    19.918    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.032    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.146    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.260 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.531 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          1.048    21.579    alum/divider/d0[29]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.379 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.379    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.496 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.496    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.613 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.613    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.730 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    22.739    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.973    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.090 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.207 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.364 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          1.154    24.518    alum/divider/d0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    24.850 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.850    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.400 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    25.400    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    25.514    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.628    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.742 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.751    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.865 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.865    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.979 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.093 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.093    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.207 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.207    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.364 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.189    27.553    alum/divider/d0[27]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.882 r  alum/divider/D_registers_q[7][20]_i_304/O
                         net (fo=1, routed)           0.000    27.882    alum/divider/D_registers_q[7][20]_i_304_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.414 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    28.414    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.528 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    28.528    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.642 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.642    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.756 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.756    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.870 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.009    28.879    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.264 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          1.009    30.273    alum/divider/d0[26]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.058 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.009    31.637    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.751 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.865 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.865    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.022 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.057    33.079    alum/divider/d0[25]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    33.408 r  alum/divider/D_registers_q[7][20]_i_334/O
                         net (fo=1, routed)           0.000    33.408    alum/divider/D_registers_q[7][20]_i_334_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.958 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.958    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.072    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    34.186    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.300 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.009    34.423    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.537 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.537    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.651 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.651    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.765    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.922 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          0.961    35.883    alum/divider/d0[24]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.212 r  alum/divider/D_registers_q[7][20]_i_331/O
                         net (fo=1, routed)           0.000    36.212    alum/divider/D_registers_q[7][20]_i_331_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.762 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    36.762    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.876    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    36.990    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.104 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    37.104    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.218 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.009    37.227    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.341 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    37.341    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.455 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.455    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.569 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.569    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.726 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          1.156    38.882    alum/divider/d0[23]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.211 r  alum/divider/D_registers_q[7][20]_i_326/O
                         net (fo=1, routed)           0.000    39.211    alum/divider/D_registers_q[7][20]_i_326_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.587 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.704 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    39.704    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.821 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.938 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.938    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.055 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.172 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.009    40.181    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.298 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.298    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.415 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.415    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.572 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.140    41.712    alum/divider/d0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    42.044 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    42.044    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.594 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.708 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    42.708    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.822 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.936 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    42.936    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.050 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.164 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.287 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.287    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.401 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.558 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.032    44.590    alum/divider/d0[21]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.919 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    44.919    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.469 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    45.469    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.583 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    45.583    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.697 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    45.697    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.811 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    45.811    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.925 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.925    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.039 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.009    46.048    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.162 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.162    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.276 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.276    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.433 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          0.899    47.332    alum/divider/d0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.661 r  alum/divider/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.661    alum/divider/D_registers_q[7][19]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.194 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.311 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.428 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.428    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.545 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.545    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.662 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    48.671    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.788 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.788    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.905 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.179 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.935    50.114    alum/divider/d0[19]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    50.446 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    50.446    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.996 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    51.461    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.803 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.803    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.960 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.179    53.139    alum/divider/d0[18]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.468 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    53.468    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.018 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.018    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.132 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    54.132    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.246 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    54.246    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.360 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.360    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.474 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.474    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.588 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.588    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.702 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.009    54.711    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.825 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.825    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.982 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.975    55.957    alum/divider/d0[17]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.286 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    56.286    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.819 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    56.819    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.936 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    56.936    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.053 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    57.053    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.170 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.287 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.287    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.404 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.404    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.521 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.521    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.638 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.009    57.647    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.153    58.956    alum/divider/d0[16]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.288 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.288    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.821 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.938 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.938    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.055 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.055    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.172 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.172    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.289 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.406 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.406    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.523 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.523    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.640 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.640    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.797 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          1.309    62.106    alum/divider/d0[15]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.894 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    62.894    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.008 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    63.008    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.122 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.122    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.236 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.350 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.350    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.464 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.464    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.578 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.849 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.121    64.970    alum/divider/d0[14]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    65.299 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.988    67.792    alum/divider/d0[13]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    68.592 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.592    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.709 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    68.709    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.826 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.826    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.943 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.060 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.177 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.177    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.294 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.294    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.411 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.411    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.568 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.817    70.385    alum/divider/d0[12]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.717 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    70.717    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.250 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    71.250    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.367 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.367    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.484 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.601 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.601    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.718 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.718    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.835 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.835    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.952 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.952    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.069 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.078    73.304    alum/divider/d0[11]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    73.636 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    73.636    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.186 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.186    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.300 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.300    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.414 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    74.414    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.528 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.528    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.642 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    74.642    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.756 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.756    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.984    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.141 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          0.822    75.963    alum/divider/d0[10]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.292 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    76.292    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.842 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    76.842    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.956 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.070 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.040    78.837    alum/divider/d0[9]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.166 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    79.166    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.716 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.944 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    79.944    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.058 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.058    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.172 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.172    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.286 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.286    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.400 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.400    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.514 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.514    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.671 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          0.884    81.554    alum/divider/d0[8]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.883 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    81.883    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.433 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.775 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.775    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.889 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.889    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.003 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.003    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.117 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.117    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.231 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.231    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.388 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.997    84.385    alum/divider/d0[7]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.185 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    85.185    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.302 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.302    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.419 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.419    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.536 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.536    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.653 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.653    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.770 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.770    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.887 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.887    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.004 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.004    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.161 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.060    87.221    alum/divider/d0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.553 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    87.553    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.103 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.217 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    88.217    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.331 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.445 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.445    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.559 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.559    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.673 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.673    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.787 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.787    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.901 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.174    90.232    alum/divider/d0[5]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    90.561 r  alum/divider/D_registers_q[7][0]_i_198/O
                         net (fo=1, routed)           0.000    90.561    alum/divider/D_registers_q[7][0]_i_198_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.111 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    91.111    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.225 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.225    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.339 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.339    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.453 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    91.453    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.567    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.681    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.795    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.952 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.055    93.007    alum/divider/d0[4]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.336 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    93.336    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.869 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    93.869    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.986 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    93.986    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.103 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.103    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.220 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    94.220    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.337 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.454 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.571 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.571    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.688 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.845 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          0.796    95.641    alum/divider/d0[3]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.973 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    95.973    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.523 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    96.523    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.637 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.637    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.751 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.751    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.865 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    96.865    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.979 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.093 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.093    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.207 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.207    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.321 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.478 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          0.992    98.470    alum/divider/d0[2]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.799 r  alum/divider/D_registers_q[7][0]_i_220/O
                         net (fo=1, routed)           0.000    98.799    alum/divider/D_registers_q[7][0]_i_220_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.349 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.304 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.927   101.231    alum/divider/d0[1]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.560 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   101.560    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.093 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.210 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   102.210    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.327 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   102.327    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.444 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.561 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.561    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.678 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.678    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.795 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.795    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.912 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.912    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.069 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.307   103.376    sm/d0[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.332   103.708 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.160    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.124   104.284 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.633   105.917    sm/M_alum_out[0]
    SLICE_X60Y34         LUT2 (Prop_lut2_I0_O)        0.148   106.065 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.474   106.539    sm/D_states_q[4]_i_20_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.328   106.867 f  sm/D_states_q[4]_i_16/O
                         net (fo=1, routed)           0.344   107.211    sm/D_states_q[4]_i_16_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124   107.335 r  sm/D_states_q[4]_i_9/O
                         net (fo=1, routed)           0.685   108.020    sm/D_states_q[4]_i_9_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I0_O)        0.124   108.144 r  sm/D_states_q[4]_i_4/O
                         net (fo=1, routed)           0.000   108.144    sm/D_states_q[4]_i_4_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   108.361 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=3, routed)           0.586   108.947    sm/D_states_d__0[4]
    SLICE_X63Y31         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509   116.025    sm/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.259   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)       -0.236   116.013    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.013    
                         arrival time                        -108.947    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.734ns  (logic 61.291ns (59.085%)  route 42.444ns (40.916%))
  Logic Levels:           326  (CARRY4=286 LUT2=2 LUT3=27 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 116.025 - 111.111 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.628     5.212    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.730 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          2.148     7.878    sm/D_states_q_reg[2]_rep_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.148     8.026 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.452     8.478    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.328     8.806 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.659     9.465    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.589 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000     9.589    sm/ram_reg_i_129_n_0
    SLICE_X61Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.801 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.234    11.035    L_reg/M_sm_ra1[1]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.334 r  L_reg/D_registers_q[7][31]_i_96/O
                         net (fo=2, routed)           0.827    12.161    L_reg/D_registers_q[7][31]_i_96_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.150    12.311 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=34, routed)          0.601    12.912    sm/M_alum_a[31]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.238 r  sm/D_registers_q[7][31]_i_375/O
                         net (fo=1, routed)           0.000    13.238    alum/divider/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.770 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.770    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.884 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.884    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.998 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.998    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.009    14.121    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.235    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.349 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    14.349    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.463 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.463    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.577    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.848 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.088    15.936    alum/divider/d0[31]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.309 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    16.309    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.859 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.859    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.973 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.973    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.087 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.009    17.210    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    17.324    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.438 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.552 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.552    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.666    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.823 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          0.865    18.688    alum/divider/d0[30]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.017 r  alum/divider/D_registers_q[7][29]_i_78/O
                         net (fo=1, routed)           0.000    19.017    alum/divider/D_registers_q[7][29]_i_78_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.567 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.567    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.681 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.681    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    19.918    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.032    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.146    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.260 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.531 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          1.048    21.579    alum/divider/d0[29]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.379 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.379    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.496 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.496    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.613 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.613    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.730 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    22.739    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.973    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.090 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.207 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.364 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          1.154    24.518    alum/divider/d0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    24.850 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.850    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.400 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    25.400    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    25.514    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.628    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.742 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.751    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.865 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.865    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.979 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.093 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.093    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.207 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.207    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.364 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.189    27.553    alum/divider/d0[27]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.882 r  alum/divider/D_registers_q[7][20]_i_304/O
                         net (fo=1, routed)           0.000    27.882    alum/divider/D_registers_q[7][20]_i_304_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.414 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    28.414    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.528 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    28.528    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.642 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.642    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.756 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.756    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.870 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.009    28.879    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.264 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          1.009    30.273    alum/divider/d0[26]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.058 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.009    31.637    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.751 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.865 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.865    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.022 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.057    33.079    alum/divider/d0[25]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    33.408 r  alum/divider/D_registers_q[7][20]_i_334/O
                         net (fo=1, routed)           0.000    33.408    alum/divider/D_registers_q[7][20]_i_334_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.958 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.958    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.072    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    34.186    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.300 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.009    34.423    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.537 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.537    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.651 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.651    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.765    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.922 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          0.961    35.883    alum/divider/d0[24]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.212 r  alum/divider/D_registers_q[7][20]_i_331/O
                         net (fo=1, routed)           0.000    36.212    alum/divider/D_registers_q[7][20]_i_331_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.762 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    36.762    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.876    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    36.990    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.104 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    37.104    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.218 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.009    37.227    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.341 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    37.341    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.455 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.455    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.569 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.569    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.726 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          1.156    38.882    alum/divider/d0[23]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.211 r  alum/divider/D_registers_q[7][20]_i_326/O
                         net (fo=1, routed)           0.000    39.211    alum/divider/D_registers_q[7][20]_i_326_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.587 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.704 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    39.704    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.821 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.938 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.938    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.055 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.172 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.009    40.181    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.298 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.298    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.415 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.415    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.572 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.140    41.712    alum/divider/d0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    42.044 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    42.044    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.594 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.708 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    42.708    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.822 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.936 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    42.936    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.050 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.164 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.287 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.287    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.401 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.558 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.032    44.590    alum/divider/d0[21]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.919 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    44.919    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.469 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    45.469    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.583 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    45.583    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.697 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    45.697    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.811 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    45.811    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.925 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.925    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.039 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.009    46.048    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.162 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.162    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.276 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.276    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.433 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          0.899    47.332    alum/divider/d0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.661 r  alum/divider/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.661    alum/divider/D_registers_q[7][19]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.194 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.311 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.428 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.428    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.545 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.545    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.662 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    48.671    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.788 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.788    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.905 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.179 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.935    50.114    alum/divider/d0[19]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    50.446 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    50.446    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.996 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    51.461    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.803 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.803    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.960 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.179    53.139    alum/divider/d0[18]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.468 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    53.468    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.018 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.018    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.132 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    54.132    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.246 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    54.246    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.360 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.360    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.474 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.474    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.588 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.588    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.702 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.009    54.711    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.825 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.825    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.982 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.975    55.957    alum/divider/d0[17]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.286 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    56.286    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.819 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    56.819    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.936 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    56.936    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.053 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    57.053    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.170 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.287 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.287    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.404 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.404    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.521 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.521    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.638 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.009    57.647    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.153    58.956    alum/divider/d0[16]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.288 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.288    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.821 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.938 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.938    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.055 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.055    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.172 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.172    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.289 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.406 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.406    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.523 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.523    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.640 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.640    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.797 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          1.309    62.106    alum/divider/d0[15]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.894 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    62.894    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.008 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    63.008    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.122 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.122    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.236 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.350 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.350    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.464 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.464    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.578 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.849 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.121    64.970    alum/divider/d0[14]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    65.299 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.988    67.792    alum/divider/d0[13]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    68.592 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.592    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.709 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    68.709    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.826 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.826    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.943 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.060 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.177 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.177    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.294 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.294    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.411 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.411    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.568 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.817    70.385    alum/divider/d0[12]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.717 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    70.717    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.250 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    71.250    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.367 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.367    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.484 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.601 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.601    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.718 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.718    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.835 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.835    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.952 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.952    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.069 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.078    73.304    alum/divider/d0[11]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    73.636 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    73.636    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.186 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.186    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.300 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.300    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.414 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    74.414    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.528 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.528    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.642 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    74.642    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.756 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.756    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.984    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.141 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          0.822    75.963    alum/divider/d0[10]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.292 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    76.292    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.842 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    76.842    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.956 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.070 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.040    78.837    alum/divider/d0[9]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.166 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    79.166    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.716 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.944 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    79.944    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.058 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.058    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.172 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.172    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.286 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.286    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.400 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.400    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.514 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.514    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.671 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          0.884    81.554    alum/divider/d0[8]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.883 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    81.883    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.433 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.775 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.775    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.889 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.889    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.003 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.003    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.117 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.117    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.231 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.231    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.388 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.997    84.385    alum/divider/d0[7]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.185 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    85.185    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.302 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.302    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.419 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.419    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.536 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.536    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.653 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.653    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.770 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.770    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.887 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.887    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.004 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.004    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.161 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.060    87.221    alum/divider/d0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.553 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    87.553    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.103 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.217 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    88.217    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.331 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.445 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.445    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.559 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.559    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.673 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.673    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.787 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.787    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.901 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.174    90.232    alum/divider/d0[5]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    90.561 r  alum/divider/D_registers_q[7][0]_i_198/O
                         net (fo=1, routed)           0.000    90.561    alum/divider/D_registers_q[7][0]_i_198_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.111 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    91.111    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.225 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.225    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.339 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.339    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.453 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    91.453    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.567    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.681    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.795    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.952 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.055    93.007    alum/divider/d0[4]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.336 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    93.336    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.869 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    93.869    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.986 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    93.986    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.103 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.103    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.220 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    94.220    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.337 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.454 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.571 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.571    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.688 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.845 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          0.796    95.641    alum/divider/d0[3]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.973 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    95.973    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.523 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    96.523    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.637 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.637    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.751 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.751    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.865 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    96.865    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.979 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.093 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.093    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.207 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.207    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.321 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.478 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          0.992    98.470    alum/divider/d0[2]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.799 r  alum/divider/D_registers_q[7][0]_i_220/O
                         net (fo=1, routed)           0.000    98.799    alum/divider/D_registers_q[7][0]_i_220_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.349 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.304 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.927   101.231    alum/divider/d0[1]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.560 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   101.560    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.093 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.210 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   102.210    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.327 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   102.327    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.444 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.561 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.561    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.678 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.678    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.795 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.795    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.912 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.912    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.069 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.307   103.376    sm/d0[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.332   103.708 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.160    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.124   104.284 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.633   105.917    sm/M_alum_out[0]
    SLICE_X60Y34         LUT2 (Prop_lut2_I0_O)        0.148   106.065 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.474   106.539    sm/D_states_q[4]_i_20_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.328   106.867 f  sm/D_states_q[4]_i_16/O
                         net (fo=1, routed)           0.344   107.211    sm/D_states_q[4]_i_16_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124   107.335 r  sm/D_states_q[4]_i_9/O
                         net (fo=1, routed)           0.685   108.020    sm/D_states_q[4]_i_9_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I0_O)        0.124   108.144 r  sm/D_states_q[4]_i_4/O
                         net (fo=1, routed)           0.000   108.144    sm/D_states_q[4]_i_4_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   108.361 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=3, routed)           0.586   108.947    sm/D_states_d__0[4]
    SLICE_X63Y31         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509   116.025    sm/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.259   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)       -0.233   116.016    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.016    
                         arrival time                        -108.947    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.803ns  (logic 61.094ns (58.856%)  route 42.709ns (41.144%))
  Logic Levels:           327  (CARRY4=286 LUT2=2 LUT3=27 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 116.029 - 111.111 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.628     5.212    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.730 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          2.148     7.878    sm/D_states_q_reg[2]_rep_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.148     8.026 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.452     8.478    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.328     8.806 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.659     9.465    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.589 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000     9.589    sm/ram_reg_i_129_n_0
    SLICE_X61Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.801 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.234    11.035    L_reg/M_sm_ra1[1]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.334 r  L_reg/D_registers_q[7][31]_i_96/O
                         net (fo=2, routed)           0.827    12.161    L_reg/D_registers_q[7][31]_i_96_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.150    12.311 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=34, routed)          0.601    12.912    sm/M_alum_a[31]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.238 r  sm/D_registers_q[7][31]_i_375/O
                         net (fo=1, routed)           0.000    13.238    alum/divider/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.770 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.770    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.884 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.884    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.998 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.998    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.009    14.121    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.235    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.349 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    14.349    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.463 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.463    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.577    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.848 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.088    15.936    alum/divider/d0[31]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.309 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    16.309    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.859 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.859    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.973 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.973    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.087 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.009    17.210    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    17.324    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.438 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.552 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.552    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.666    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.823 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          0.865    18.688    alum/divider/d0[30]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.017 r  alum/divider/D_registers_q[7][29]_i_78/O
                         net (fo=1, routed)           0.000    19.017    alum/divider/D_registers_q[7][29]_i_78_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.567 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.567    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.681 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.681    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    19.918    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.032    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.146    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.260 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.531 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          1.048    21.579    alum/divider/d0[29]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.379 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.379    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.496 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.496    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.613 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.613    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.730 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    22.739    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.973    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.090 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.207 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.364 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          1.154    24.518    alum/divider/d0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    24.850 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.850    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.400 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    25.400    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    25.514    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.628    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.742 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.751    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.865 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.865    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.979 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.093 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.093    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.207 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.207    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.364 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.189    27.553    alum/divider/d0[27]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.882 r  alum/divider/D_registers_q[7][20]_i_304/O
                         net (fo=1, routed)           0.000    27.882    alum/divider/D_registers_q[7][20]_i_304_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.414 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    28.414    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.528 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    28.528    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.642 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.642    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.756 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.756    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.870 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.009    28.879    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.264 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          1.009    30.273    alum/divider/d0[26]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.058 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.009    31.637    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.751 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.865 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.865    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.022 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.057    33.079    alum/divider/d0[25]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    33.408 r  alum/divider/D_registers_q[7][20]_i_334/O
                         net (fo=1, routed)           0.000    33.408    alum/divider/D_registers_q[7][20]_i_334_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.958 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.958    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.072    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    34.186    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.300 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.009    34.423    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.537 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.537    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.651 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.651    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.765    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.922 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          0.961    35.883    alum/divider/d0[24]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.212 r  alum/divider/D_registers_q[7][20]_i_331/O
                         net (fo=1, routed)           0.000    36.212    alum/divider/D_registers_q[7][20]_i_331_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.762 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    36.762    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.876    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    36.990    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.104 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    37.104    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.218 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.009    37.227    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.341 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    37.341    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.455 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.455    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.569 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.569    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.726 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          1.156    38.882    alum/divider/d0[23]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.211 r  alum/divider/D_registers_q[7][20]_i_326/O
                         net (fo=1, routed)           0.000    39.211    alum/divider/D_registers_q[7][20]_i_326_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.587 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.704 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    39.704    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.821 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.938 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.938    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.055 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.172 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.009    40.181    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.298 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.298    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.415 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.415    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.572 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.140    41.712    alum/divider/d0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    42.044 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    42.044    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.594 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.708 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    42.708    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.822 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.936 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    42.936    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.050 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.164 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.287 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.287    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.401 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.558 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.032    44.590    alum/divider/d0[21]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.919 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    44.919    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.469 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    45.469    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.583 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    45.583    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.697 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    45.697    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.811 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    45.811    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.925 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.925    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.039 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.009    46.048    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.162 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.162    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.276 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.276    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.433 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          0.899    47.332    alum/divider/d0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.661 r  alum/divider/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.661    alum/divider/D_registers_q[7][19]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.194 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.311 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.428 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.428    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.545 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.545    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.662 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    48.671    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.788 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.788    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.905 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.179 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.935    50.114    alum/divider/d0[19]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    50.446 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    50.446    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.996 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    51.461    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.803 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.803    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.960 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.179    53.139    alum/divider/d0[18]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.468 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    53.468    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.018 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.018    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.132 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    54.132    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.246 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    54.246    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.360 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.360    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.474 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.474    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.588 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.588    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.702 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.009    54.711    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.825 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.825    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.982 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.975    55.957    alum/divider/d0[17]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.286 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    56.286    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.819 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    56.819    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.936 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    56.936    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.053 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    57.053    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.170 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.287 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.287    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.404 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.404    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.521 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.521    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.638 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.009    57.647    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.153    58.956    alum/divider/d0[16]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.288 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.288    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.821 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.938 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.938    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.055 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.055    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.172 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.172    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.289 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.406 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.406    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.523 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.523    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.640 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.640    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.797 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          1.309    62.106    alum/divider/d0[15]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.894 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    62.894    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.008 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    63.008    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.122 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.122    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.236 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.350 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.350    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.464 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.464    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.578 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.849 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.121    64.970    alum/divider/d0[14]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    65.299 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.988    67.792    alum/divider/d0[13]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    68.592 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.592    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.709 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    68.709    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.826 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.826    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.943 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.060 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.177 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.177    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.294 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.294    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.411 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.411    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.568 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.817    70.385    alum/divider/d0[12]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.717 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    70.717    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.250 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    71.250    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.367 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.367    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.484 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.601 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.601    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.718 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.718    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.835 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.835    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.952 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.952    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.069 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.078    73.304    alum/divider/d0[11]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    73.636 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    73.636    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.186 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.186    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.300 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.300    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.414 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    74.414    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.528 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.528    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.642 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    74.642    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.756 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.756    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.984    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.141 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          0.822    75.963    alum/divider/d0[10]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.292 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    76.292    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.842 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    76.842    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.956 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.070 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.040    78.837    alum/divider/d0[9]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.166 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    79.166    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.716 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.944 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    79.944    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.058 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.058    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.172 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.172    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.286 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.286    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.400 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.400    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.514 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.514    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.671 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          0.884    81.554    alum/divider/d0[8]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.883 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    81.883    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.433 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.775 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.775    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.889 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.889    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.003 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.003    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.117 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.117    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.231 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.231    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.388 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.997    84.385    alum/divider/d0[7]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.185 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    85.185    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.302 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.302    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.419 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.419    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.536 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.536    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.653 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.653    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.770 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.770    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.887 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.887    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.004 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.004    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.161 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.060    87.221    alum/divider/d0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.553 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    87.553    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.103 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.217 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    88.217    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.331 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.445 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.445    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.559 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.559    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.673 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.673    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.787 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.787    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.901 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.174    90.232    alum/divider/d0[5]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    90.561 r  alum/divider/D_registers_q[7][0]_i_198/O
                         net (fo=1, routed)           0.000    90.561    alum/divider/D_registers_q[7][0]_i_198_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.111 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    91.111    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.225 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.225    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.339 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.339    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.453 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    91.453    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.567    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.681    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.795    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.952 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.055    93.007    alum/divider/d0[4]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.336 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    93.336    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.869 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    93.869    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.986 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    93.986    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.103 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.103    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.220 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    94.220    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.337 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.454 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.571 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.571    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.688 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.845 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          0.796    95.641    alum/divider/d0[3]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.973 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    95.973    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.523 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    96.523    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.637 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.637    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.751 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.751    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.865 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    96.865    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.979 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.093 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.093    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.207 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.207    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.321 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.478 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          0.992    98.470    alum/divider/d0[2]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.799 r  alum/divider/D_registers_q[7][0]_i_220/O
                         net (fo=1, routed)           0.000    98.799    alum/divider/D_registers_q[7][0]_i_220_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.349 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.304 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.927   101.231    alum/divider/d0[1]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.560 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   101.560    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.093 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.210 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   102.210    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.327 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   102.327    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.444 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.561 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.561    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.678 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.678    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.795 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.795    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.912 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.912    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.069 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.307   103.376    sm/d0[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.332   103.708 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.160    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.124   104.284 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.633   105.917    sm/M_alum_out[0]
    SLICE_X60Y34         LUT2 (Prop_lut2_I1_O)        0.124   106.041 f  sm/D_states_q[3]_i_25/O
                         net (fo=5, routed)           0.348   106.389    sm/D_states_q[3]_i_25_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I2_O)        0.124   106.513 r  sm/D_states_q[1]_i_29/O
                         net (fo=1, routed)           0.294   106.808    sm/D_states_q[1]_i_29_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124   106.932 r  sm/D_states_q[1]_i_21/O
                         net (fo=1, routed)           0.421   107.353    sm/D_states_q[1]_i_21_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I1_O)        0.124   107.477 r  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.463   107.939    sm/D_states_q[1]_i_16_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124   108.063 r  sm/D_states_q[1]_i_7/O
                         net (fo=1, routed)           0.496   108.560    sm/D_states_q[1]_i_7_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I5_O)        0.124   108.684 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.331   109.015    sm/D_states_d__0[1]
    SLICE_X60Y36         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.513   116.029    sm/clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.273   116.302    
                         clock uncertainty           -0.035   116.267    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)       -0.031   116.236    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.236    
                         arrival time                        -109.015    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.545ns  (logic 61.291ns (59.193%)  route 42.254ns (40.808%))
  Logic Levels:           326  (CARRY4=286 LUT2=2 LUT3=27 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 116.025 - 111.111 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.628     5.212    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.730 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          2.148     7.878    sm/D_states_q_reg[2]_rep_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.148     8.026 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.452     8.478    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.328     8.806 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.659     9.465    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.589 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000     9.589    sm/ram_reg_i_129_n_0
    SLICE_X61Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.801 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.234    11.035    L_reg/M_sm_ra1[1]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.334 r  L_reg/D_registers_q[7][31]_i_96/O
                         net (fo=2, routed)           0.827    12.161    L_reg/D_registers_q[7][31]_i_96_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.150    12.311 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=34, routed)          0.601    12.912    sm/M_alum_a[31]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.238 r  sm/D_registers_q[7][31]_i_375/O
                         net (fo=1, routed)           0.000    13.238    alum/divider/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.770 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.770    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.884 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.884    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.998 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.998    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.009    14.121    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.235    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.349 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    14.349    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.463 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.463    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.577    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.848 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.088    15.936    alum/divider/d0[31]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.309 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    16.309    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.859 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.859    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.973 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.973    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.087 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.009    17.210    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    17.324    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.438 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.552 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.552    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.666    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.823 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          0.865    18.688    alum/divider/d0[30]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.017 r  alum/divider/D_registers_q[7][29]_i_78/O
                         net (fo=1, routed)           0.000    19.017    alum/divider/D_registers_q[7][29]_i_78_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.567 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.567    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.681 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.681    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    19.918    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.032    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.146    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.260 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.531 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          1.048    21.579    alum/divider/d0[29]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.379 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.379    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.496 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.496    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.613 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.613    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.730 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    22.739    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.973    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.090 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.207 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.364 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          1.154    24.518    alum/divider/d0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    24.850 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.850    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.400 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    25.400    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    25.514    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.628    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.742 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.751    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.865 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.865    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.979 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.093 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.093    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.207 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.207    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.364 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.189    27.553    alum/divider/d0[27]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.882 r  alum/divider/D_registers_q[7][20]_i_304/O
                         net (fo=1, routed)           0.000    27.882    alum/divider/D_registers_q[7][20]_i_304_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.414 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    28.414    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.528 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    28.528    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.642 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.642    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.756 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.756    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.870 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.009    28.879    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.264 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          1.009    30.273    alum/divider/d0[26]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.058 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.009    31.637    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.751 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.865 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.865    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.022 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.057    33.079    alum/divider/d0[25]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    33.408 r  alum/divider/D_registers_q[7][20]_i_334/O
                         net (fo=1, routed)           0.000    33.408    alum/divider/D_registers_q[7][20]_i_334_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.958 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.958    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.072    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    34.186    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.300 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.009    34.423    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.537 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.537    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.651 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.651    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.765    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.922 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          0.961    35.883    alum/divider/d0[24]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.212 r  alum/divider/D_registers_q[7][20]_i_331/O
                         net (fo=1, routed)           0.000    36.212    alum/divider/D_registers_q[7][20]_i_331_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.762 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    36.762    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.876    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    36.990    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.104 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    37.104    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.218 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.009    37.227    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.341 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    37.341    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.455 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.455    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.569 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.569    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.726 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          1.156    38.882    alum/divider/d0[23]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.211 r  alum/divider/D_registers_q[7][20]_i_326/O
                         net (fo=1, routed)           0.000    39.211    alum/divider/D_registers_q[7][20]_i_326_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.587 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.704 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    39.704    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.821 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.938 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.938    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.055 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.172 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.009    40.181    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.298 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.298    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.415 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.415    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.572 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.140    41.712    alum/divider/d0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    42.044 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    42.044    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.594 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.708 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    42.708    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.822 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.936 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    42.936    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.050 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.164 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.287 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.287    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.401 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.558 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.032    44.590    alum/divider/d0[21]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.919 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    44.919    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.469 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    45.469    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.583 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    45.583    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.697 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    45.697    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.811 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    45.811    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.925 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.925    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.039 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.009    46.048    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.162 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.162    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.276 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.276    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.433 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          0.899    47.332    alum/divider/d0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.661 r  alum/divider/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.661    alum/divider/D_registers_q[7][19]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.194 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.311 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.428 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.428    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.545 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.545    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.662 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    48.671    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.788 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.788    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.905 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.179 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.935    50.114    alum/divider/d0[19]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    50.446 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    50.446    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.996 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    51.461    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.803 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.803    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.960 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.179    53.139    alum/divider/d0[18]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.468 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    53.468    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.018 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.018    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.132 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    54.132    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.246 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    54.246    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.360 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.360    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.474 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.474    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.588 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.588    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.702 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.009    54.711    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.825 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.825    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.982 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.975    55.957    alum/divider/d0[17]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.286 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    56.286    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.819 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    56.819    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.936 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    56.936    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.053 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    57.053    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.170 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.287 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.287    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.404 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.404    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.521 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.521    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.638 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.009    57.647    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.153    58.956    alum/divider/d0[16]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.288 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.288    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.821 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.938 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.938    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.055 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.055    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.172 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.172    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.289 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.406 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.406    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.523 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.523    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.640 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.640    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.797 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          1.309    62.106    alum/divider/d0[15]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.894 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    62.894    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.008 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    63.008    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.122 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.122    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.236 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.350 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.350    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.464 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.464    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.578 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.849 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.121    64.970    alum/divider/d0[14]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    65.299 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.988    67.792    alum/divider/d0[13]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    68.592 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.592    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.709 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    68.709    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.826 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.826    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.943 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.060 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.177 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.177    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.294 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.294    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.411 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.411    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.568 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.817    70.385    alum/divider/d0[12]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.717 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    70.717    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.250 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    71.250    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.367 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.367    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.484 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.601 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.601    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.718 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.718    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.835 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.835    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.952 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.952    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.069 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.078    73.304    alum/divider/d0[11]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    73.636 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    73.636    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.186 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.186    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.300 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.300    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.414 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    74.414    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.528 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.528    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.642 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    74.642    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.756 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.756    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.984    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.141 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          0.822    75.963    alum/divider/d0[10]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.292 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    76.292    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.842 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    76.842    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.956 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.070 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.040    78.837    alum/divider/d0[9]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.166 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    79.166    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.716 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.944 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    79.944    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.058 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.058    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.172 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.172    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.286 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.286    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.400 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.400    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.514 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.514    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.671 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          0.884    81.554    alum/divider/d0[8]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.883 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    81.883    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.433 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.775 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.775    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.889 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.889    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.003 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.003    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.117 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.117    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.231 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.231    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.388 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.997    84.385    alum/divider/d0[7]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.185 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    85.185    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.302 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.302    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.419 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.419    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.536 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.536    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.653 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.653    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.770 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.770    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.887 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.887    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.004 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.004    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.161 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.060    87.221    alum/divider/d0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.553 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    87.553    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.103 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.217 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    88.217    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.331 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.445 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.445    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.559 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.559    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.673 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.673    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.787 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.787    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.901 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.174    90.232    alum/divider/d0[5]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    90.561 r  alum/divider/D_registers_q[7][0]_i_198/O
                         net (fo=1, routed)           0.000    90.561    alum/divider/D_registers_q[7][0]_i_198_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.111 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    91.111    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.225 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.225    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.339 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.339    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.453 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    91.453    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.567    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.681    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.795    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.952 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.055    93.007    alum/divider/d0[4]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.336 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    93.336    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.869 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    93.869    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.986 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    93.986    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.103 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.103    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.220 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    94.220    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.337 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.454 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.571 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.571    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.688 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.845 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          0.796    95.641    alum/divider/d0[3]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.973 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    95.973    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.523 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    96.523    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.637 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.637    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.751 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.751    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.865 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    96.865    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.979 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.093 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.093    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.207 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.207    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.321 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.478 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          0.992    98.470    alum/divider/d0[2]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.799 r  alum/divider/D_registers_q[7][0]_i_220/O
                         net (fo=1, routed)           0.000    98.799    alum/divider/D_registers_q[7][0]_i_220_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.349 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.304 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.927   101.231    alum/divider/d0[1]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.560 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   101.560    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.093 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.210 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   102.210    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.327 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   102.327    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.444 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.561 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.561    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.678 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.678    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.795 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.795    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.912 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.912    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.069 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.307   103.376    sm/d0[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.332   103.708 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.160    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.124   104.284 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.633   105.917    sm/M_alum_out[0]
    SLICE_X60Y34         LUT2 (Prop_lut2_I0_O)        0.148   106.065 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.474   106.539    sm/D_states_q[4]_i_20_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.328   106.867 f  sm/D_states_q[4]_i_16/O
                         net (fo=1, routed)           0.344   107.211    sm/D_states_q[4]_i_16_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124   107.335 r  sm/D_states_q[4]_i_9/O
                         net (fo=1, routed)           0.685   108.020    sm/D_states_q[4]_i_9_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I0_O)        0.124   108.144 r  sm/D_states_q[4]_i_4/O
                         net (fo=1, routed)           0.000   108.144    sm/D_states_q[4]_i_4_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   108.361 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=3, routed)           0.397   108.757    sm/D_states_d__0[4]
    SLICE_X63Y31         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509   116.025    sm/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)       -0.256   115.993    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        115.993    
                         arrival time                        -108.758    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.818ns  (logic 61.504ns (59.242%)  route 42.314ns (40.758%))
  Logic Levels:           328  (CARRY4=286 LUT2=2 LUT3=28 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 116.029 - 111.111 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.628     5.212    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.730 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          2.148     7.878    sm/D_states_q_reg[2]_rep_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.148     8.026 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.452     8.478    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.328     8.806 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.659     9.465    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.589 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000     9.589    sm/ram_reg_i_129_n_0
    SLICE_X61Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.801 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.234    11.035    L_reg/M_sm_ra1[1]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.334 r  L_reg/D_registers_q[7][31]_i_96/O
                         net (fo=2, routed)           0.827    12.161    L_reg/D_registers_q[7][31]_i_96_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.150    12.311 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=34, routed)          0.601    12.912    sm/M_alum_a[31]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.238 r  sm/D_registers_q[7][31]_i_375/O
                         net (fo=1, routed)           0.000    13.238    alum/divider/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.770 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.770    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.884 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.884    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.998 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.998    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.009    14.121    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.235    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.349 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    14.349    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.463 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.463    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.577    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.848 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.088    15.936    alum/divider/d0[31]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.309 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    16.309    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.859 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.859    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.973 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.973    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.087 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.009    17.210    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    17.324    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.438 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.552 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.552    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.666    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.823 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          0.865    18.688    alum/divider/d0[30]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.017 r  alum/divider/D_registers_q[7][29]_i_78/O
                         net (fo=1, routed)           0.000    19.017    alum/divider/D_registers_q[7][29]_i_78_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.567 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.567    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.681 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.681    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    19.918    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.032    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.146    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.260 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.531 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          1.048    21.579    alum/divider/d0[29]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.379 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.379    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.496 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.496    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.613 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.613    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.730 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    22.739    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.973    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.090 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.207 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.364 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          1.154    24.518    alum/divider/d0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    24.850 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.850    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.400 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    25.400    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    25.514    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.628    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.742 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.751    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.865 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.865    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.979 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.093 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.093    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.207 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.207    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.364 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.189    27.553    alum/divider/d0[27]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.882 r  alum/divider/D_registers_q[7][20]_i_304/O
                         net (fo=1, routed)           0.000    27.882    alum/divider/D_registers_q[7][20]_i_304_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.414 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    28.414    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.528 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    28.528    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.642 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.642    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.756 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.756    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.870 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.009    28.879    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.264 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          1.009    30.273    alum/divider/d0[26]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.058 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.009    31.637    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.751 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.865 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.865    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.022 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.057    33.079    alum/divider/d0[25]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    33.408 r  alum/divider/D_registers_q[7][20]_i_334/O
                         net (fo=1, routed)           0.000    33.408    alum/divider/D_registers_q[7][20]_i_334_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.958 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.958    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.072    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    34.186    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.300 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.009    34.423    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.537 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.537    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.651 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.651    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.765    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.922 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          0.961    35.883    alum/divider/d0[24]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.212 r  alum/divider/D_registers_q[7][20]_i_331/O
                         net (fo=1, routed)           0.000    36.212    alum/divider/D_registers_q[7][20]_i_331_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.762 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    36.762    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.876    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    36.990    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.104 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    37.104    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.218 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.009    37.227    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.341 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    37.341    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.455 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.455    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.569 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.569    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.726 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          1.156    38.882    alum/divider/d0[23]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.211 r  alum/divider/D_registers_q[7][20]_i_326/O
                         net (fo=1, routed)           0.000    39.211    alum/divider/D_registers_q[7][20]_i_326_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.587 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.704 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    39.704    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.821 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.938 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.938    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.055 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.172 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.009    40.181    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.298 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.298    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.415 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.415    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.572 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.140    41.712    alum/divider/d0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    42.044 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    42.044    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.594 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.708 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    42.708    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.822 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.936 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    42.936    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.050 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.164 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.287 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.287    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.401 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.558 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.032    44.590    alum/divider/d0[21]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.919 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    44.919    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.469 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    45.469    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.583 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    45.583    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.697 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    45.697    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.811 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    45.811    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.925 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.925    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.039 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.009    46.048    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.162 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.162    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.276 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.276    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.433 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          0.899    47.332    alum/divider/d0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.661 r  alum/divider/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.661    alum/divider/D_registers_q[7][19]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.194 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.311 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.428 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.428    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.545 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.545    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.662 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    48.671    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.788 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.788    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.905 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.179 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.935    50.114    alum/divider/d0[19]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    50.446 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    50.446    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.996 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    51.461    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.803 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.803    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.960 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.179    53.139    alum/divider/d0[18]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.468 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    53.468    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.018 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.018    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.132 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    54.132    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.246 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    54.246    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.360 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.360    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.474 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.474    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.588 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.588    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.702 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.009    54.711    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.825 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.825    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.982 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.975    55.957    alum/divider/d0[17]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.286 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    56.286    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.819 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    56.819    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.936 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    56.936    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.053 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    57.053    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.170 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.287 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.287    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.404 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.404    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.521 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.521    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.638 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.009    57.647    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.153    58.956    alum/divider/d0[16]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.288 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.288    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.821 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.938 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.938    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.055 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.055    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.172 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.172    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.289 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.406 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.406    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.523 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.523    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.640 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.640    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.797 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          1.309    62.106    alum/divider/d0[15]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.894 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    62.894    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.008 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    63.008    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.122 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.122    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.236 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.350 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.350    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.464 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.464    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.578 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.849 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.121    64.970    alum/divider/d0[14]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    65.299 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.988    67.792    alum/divider/d0[13]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    68.592 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.592    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.709 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    68.709    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.826 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.826    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.943 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.060 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.177 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.177    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.294 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.294    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.411 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.411    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.568 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.817    70.385    alum/divider/d0[12]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.717 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    70.717    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.250 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    71.250    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.367 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.367    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.484 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.601 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.601    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.718 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.718    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.835 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.835    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.952 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.952    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.069 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.078    73.304    alum/divider/d0[11]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    73.636 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    73.636    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.186 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.186    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.300 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.300    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.414 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    74.414    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.528 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.528    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.642 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    74.642    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.756 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.756    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.984    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.141 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          0.822    75.963    alum/divider/d0[10]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.292 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    76.292    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.842 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    76.842    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.956 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.070 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.040    78.837    alum/divider/d0[9]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.166 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    79.166    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.716 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.944 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    79.944    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.058 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.058    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.172 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.172    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.286 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.286    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.400 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.400    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.514 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.514    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.671 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          0.884    81.554    alum/divider/d0[8]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.883 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    81.883    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.433 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.775 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.775    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.889 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.889    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.003 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.003    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.117 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.117    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.231 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.231    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.388 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.997    84.385    alum/divider/d0[7]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.185 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    85.185    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.302 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.302    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.419 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.419    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.536 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.536    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.653 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.653    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.770 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.770    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.887 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.887    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.004 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.004    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.161 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.060    87.221    alum/divider/d0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.553 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    87.553    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.103 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.217 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    88.217    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.331 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.445 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.445    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.559 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.559    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.673 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.673    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.787 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.787    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.901 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.174    90.232    alum/divider/d0[5]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    90.561 r  alum/divider/D_registers_q[7][0]_i_198/O
                         net (fo=1, routed)           0.000    90.561    alum/divider/D_registers_q[7][0]_i_198_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.111 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    91.111    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.225 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.225    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.339 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.339    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.453 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    91.453    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.567    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.681    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.795    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.952 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.055    93.007    alum/divider/d0[4]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.336 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    93.336    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.869 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    93.869    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.986 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    93.986    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.103 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.103    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.220 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    94.220    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.337 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.454 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.571 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.571    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.688 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.845 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          0.796    95.641    alum/divider/d0[3]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.973 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    95.973    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.523 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    96.523    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.637 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.637    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.751 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.751    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.865 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    96.865    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.979 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.093 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.093    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.207 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.207    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.321 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.478 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          0.992    98.470    alum/divider/d0[2]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.799 r  alum/divider/D_registers_q[7][0]_i_220/O
                         net (fo=1, routed)           0.000    98.799    alum/divider/D_registers_q[7][0]_i_220_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.349 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.304 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.927   101.231    alum/divider/d0[1]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.560 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   101.560    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.093 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.210 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   102.210    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.327 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   102.327    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.444 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.561 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.561    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.678 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.678    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.795 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.795    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.912 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.912    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.069 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.307   103.376    sm/d0[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.332   103.708 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.160    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.124   104.284 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.633   105.917    sm/M_alum_out[0]
    SLICE_X60Y34         LUT2 (Prop_lut2_I1_O)        0.124   106.041 r  sm/D_states_q[3]_i_25/O
                         net (fo=5, routed)           0.703   106.744    sm/D_states_q[3]_i_25_n_0
    SLICE_X62Y35         LUT3 (Prop_lut3_I2_O)        0.150   106.894 f  sm/D_states_q[0]_i_29/O
                         net (fo=2, routed)           0.506   107.401    sm/D_states_q[0]_i_29_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.326   107.727 r  sm/D_states_q[0]_i_28/O
                         net (fo=1, routed)           0.300   108.027    sm/D_states_q[0]_i_28_n_0
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.124   108.151 r  sm/D_states_q[0]_i_17/O
                         net (fo=1, routed)           0.449   108.600    sm/D_states_q[0]_i_17_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124   108.724 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.000   108.724    sm/D_states_q[0]_i_6_n_0
    SLICE_X61Y36         MUXF7 (Prop_muxf7_I0_O)      0.212   108.936 r  sm/D_states_q_reg[0]_i_3/O
                         net (fo=1, routed)           0.000   108.936    sm/D_states_q_reg[0]_i_3_n_0
    SLICE_X61Y36         MUXF8 (Prop_muxf8_I1_O)      0.094   109.030 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000   109.030    sm/D_states_d__0[0]
    SLICE_X61Y36         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.513   116.029    sm/clk_IBUF_BUFG
    SLICE_X61Y36         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.273   116.302    
                         clock uncertainty           -0.035   116.267    
    SLICE_X61Y36         FDSE (Setup_fdse_C_D)        0.064   116.331    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.331    
                         arrival time                        -109.030    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.765ns  (logic 61.198ns (58.977%)  route 42.567ns (41.023%))
  Logic Levels:           326  (CARRY4=286 LUT2=2 LUT3=27 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 116.026 - 111.111 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.628     5.212    sm/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.730 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=94, routed)          2.148     7.878    sm/D_states_q_reg[2]_rep_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.148     8.026 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.452     8.478    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.328     8.806 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.659     9.465    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.589 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000     9.589    sm/ram_reg_i_129_n_0
    SLICE_X61Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.801 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.234    11.035    L_reg/M_sm_ra1[1]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.334 r  L_reg/D_registers_q[7][31]_i_96/O
                         net (fo=2, routed)           0.827    12.161    L_reg/D_registers_q[7][31]_i_96_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.150    12.311 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=34, routed)          0.601    12.912    sm/M_alum_a[31]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.238 r  sm/D_registers_q[7][31]_i_375/O
                         net (fo=1, routed)           0.000    13.238    alum/divider/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.770 r  alum/divider/D_registers_q_reg[7][31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.770    alum/divider/D_registers_q_reg[7][31]_i_332_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.884 r  alum/divider/D_registers_q_reg[7][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    13.884    alum/divider/D_registers_q_reg[7][31]_i_291_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.998 r  alum/divider/D_registers_q_reg[7][31]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.998    alum/divider/D_registers_q_reg[7][31]_i_257_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  alum/divider/D_registers_q_reg[7][31]_i_221/CO[3]
                         net (fo=1, routed)           0.009    14.121    alum/divider/D_registers_q_reg[7][31]_i_221_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  alum/divider/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.235    alum/divider/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.349 r  alum/divider/D_registers_q_reg[7][31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    14.349    alum/divider/D_registers_q_reg[7][31]_i_168_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.463 r  alum/divider/D_registers_q_reg[7][31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    14.463    alum/divider/D_registers_q_reg[7][31]_i_150_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  alum/divider/D_registers_q_reg[7][31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.577    alum/divider/D_registers_q_reg[7][31]_i_133_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.848 r  alum/divider/D_registers_q_reg[7][31]_i_114/CO[0]
                         net (fo=36, routed)          1.088    15.936    alum/divider/d0[31]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.309 r  alum/divider/D_registers_q[7][30]_i_131/O
                         net (fo=1, routed)           0.000    16.309    alum/divider/D_registers_q[7][30]_i_131_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.859 r  alum/divider/D_registers_q_reg[7][30]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.859    alum/divider/D_registers_q_reg[7][30]_i_124_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.973 r  alum/divider/D_registers_q_reg[7][30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    16.973    alum/divider/D_registers_q_reg[7][30]_i_119_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.087 r  alum/divider/D_registers_q_reg[7][30]_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/divider/D_registers_q_reg[7][30]_i_114_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.201 r  alum/divider/D_registers_q_reg[7][30]_i_108/CO[3]
                         net (fo=1, routed)           0.009    17.210    alum/divider/D_registers_q_reg[7][30]_i_108_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.324 r  alum/divider/D_registers_q_reg[7][30]_i_99/CO[3]
                         net (fo=1, routed)           0.000    17.324    alum/divider/D_registers_q_reg[7][30]_i_99_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.438 r  alum/divider/D_registers_q_reg[7][30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/divider/D_registers_q_reg[7][30]_i_85_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.552 r  alum/divider/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    17.552    alum/divider/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  alum/divider/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.666    alum/divider/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.823 r  alum/divider/D_registers_q_reg[7][30]_i_29/CO[1]
                         net (fo=36, routed)          0.865    18.688    alum/divider/d0[30]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.329    19.017 r  alum/divider/D_registers_q[7][29]_i_78/O
                         net (fo=1, routed)           0.000    19.017    alum/divider/D_registers_q[7][29]_i_78_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.567 r  alum/divider/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.567    alum/divider/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.681 r  alum/divider/D_registers_q_reg[7][29]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.681    alum/divider/D_registers_q_reg[7][29]_i_66_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  alum/divider/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/divider/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  alum/divider/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    19.918    alum/divider/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  alum/divider/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.032    alum/divider/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  alum/divider/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.146    alum/divider/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.260 r  alum/divider/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/divider/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/divider/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/divider/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.531 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[1]
                         net (fo=36, routed)          1.048    21.579    alum/divider/d0[29]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.379 r  alum/divider/D_registers_q_reg[7][20]_i_305/CO[3]
                         net (fo=1, routed)           0.000    22.379    alum/divider/D_registers_q_reg[7][20]_i_305_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.496 r  alum/divider/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.496    alum/divider/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.613 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.613    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.730 r  alum/divider/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    22.739    alum/divider/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.856 r  alum/divider/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/divider/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.973 r  alum/divider/D_registers_q_reg[7][28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.973    alum/divider/D_registers_q_reg[7][28]_i_51_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.090 r  alum/divider/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.090    alum/divider/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.207 r  alum/divider/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.207    alum/divider/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.364 r  alum/divider/D_registers_q_reg[7][28]_i_31/CO[1]
                         net (fo=36, routed)          1.154    24.518    alum/divider/d0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    24.850 r  alum/divider/D_registers_q[7][20]_i_343/O
                         net (fo=1, routed)           0.000    24.850    alum/divider/D_registers_q[7][20]_i_343_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.400 r  alum/divider/D_registers_q_reg[7][20]_i_300/CO[3]
                         net (fo=1, routed)           0.000    25.400    alum/divider/D_registers_q_reg[7][20]_i_300_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  alum/divider/D_registers_q_reg[7][20]_i_252/CO[3]
                         net (fo=1, routed)           0.000    25.514    alum/divider/D_registers_q_reg[7][20]_i_252_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  alum/divider/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    25.628    alum/divider/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.742 r  alum/divider/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.751    alum/divider/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.865 r  alum/divider/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.865    alum/divider/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.979 r  alum/divider/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.979    alum/divider/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.093 r  alum/divider/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.093    alum/divider/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.207 r  alum/divider/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.207    alum/divider/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.364 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.189    27.553    alum/divider/d0[27]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.882 r  alum/divider/D_registers_q[7][20]_i_304/O
                         net (fo=1, routed)           0.000    27.882    alum/divider/D_registers_q[7][20]_i_304_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.414 r  alum/divider/D_registers_q_reg[7][20]_i_247/CO[3]
                         net (fo=1, routed)           0.000    28.414    alum/divider/D_registers_q_reg[7][20]_i_247_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.528 r  alum/divider/D_registers_q_reg[7][20]_i_201/CO[3]
                         net (fo=1, routed)           0.000    28.528    alum/divider/D_registers_q_reg[7][20]_i_201_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.642 r  alum/divider/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    28.642    alum/divider/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.756 r  alum/divider/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.756    alum/divider/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.870 r  alum/divider/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.009    28.879    alum/divider/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.993 r  alum/divider/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.993    alum/divider/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.107 r  alum/divider/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.264 r  alum/divider/D_registers_q_reg[7][26]_i_14/CO[1]
                         net (fo=36, routed)          1.009    30.273    alum/divider/d0[26]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.058 r  alum/divider/D_registers_q_reg[7][20]_i_290/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/divider/D_registers_q_reg[7][20]_i_290_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/divider/D_registers_q_reg[7][20]_i_242/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/divider/D_registers_q_reg[7][20]_i_242_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/divider/D_registers_q_reg[7][20]_i_196/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/divider/D_registers_q_reg[7][20]_i_196_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/divider/D_registers_q_reg[7][20]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/divider/D_registers_q_reg[7][20]_i_161_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/divider/D_registers_q_reg[7][25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/divider/D_registers_q_reg[7][25]_i_49_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.009    31.637    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.751 r  alum/divider/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/divider/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.865 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.865    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.022 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.057    33.079    alum/divider/d0[25]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    33.408 r  alum/divider/D_registers_q[7][20]_i_334/O
                         net (fo=1, routed)           0.000    33.408    alum/divider/D_registers_q[7][20]_i_334_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.958 r  alum/divider/D_registers_q_reg[7][20]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.958    alum/divider/D_registers_q_reg[7][20]_i_285_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.072    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    34.186    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.300 r  alum/divider/D_registers_q_reg[7][20]_i_156/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/divider/D_registers_q_reg[7][20]_i_156_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/divider/D_registers_q_reg[7][20]_i_123/CO[3]
                         net (fo=1, routed)           0.009    34.423    alum/divider/D_registers_q_reg[7][20]_i_123_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.537 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.537    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.651 r  alum/divider/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.651    alum/divider/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  alum/divider/D_registers_q_reg[7][24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.765    alum/divider/D_registers_q_reg[7][24]_i_17_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.922 r  alum/divider/D_registers_q_reg[7][24]_i_14/CO[1]
                         net (fo=36, routed)          0.961    35.883    alum/divider/d0[24]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.212 r  alum/divider/D_registers_q[7][20]_i_331/O
                         net (fo=1, routed)           0.000    36.212    alum/divider/D_registers_q[7][20]_i_331_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.762 r  alum/divider/D_registers_q_reg[7][20]_i_280/CO[3]
                         net (fo=1, routed)           0.000    36.762    alum/divider/D_registers_q_reg[7][20]_i_280_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.876 r  alum/divider/D_registers_q_reg[7][20]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.876    alum/divider/D_registers_q_reg[7][20]_i_232_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.990 r  alum/divider/D_registers_q_reg[7][20]_i_186/CO[3]
                         net (fo=1, routed)           0.000    36.990    alum/divider/D_registers_q_reg[7][20]_i_186_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.104 r  alum/divider/D_registers_q_reg[7][20]_i_151/CO[3]
                         net (fo=1, routed)           0.000    37.104    alum/divider/D_registers_q_reg[7][20]_i_151_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.218 r  alum/divider/D_registers_q_reg[7][20]_i_118/CO[3]
                         net (fo=1, routed)           0.009    37.227    alum/divider/D_registers_q_reg[7][20]_i_118_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.341 r  alum/divider/D_registers_q_reg[7][20]_i_87/CO[3]
                         net (fo=1, routed)           0.000    37.341    alum/divider/D_registers_q_reg[7][20]_i_87_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.455 r  alum/divider/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.455    alum/divider/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.569 r  alum/divider/D_registers_q_reg[7][23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.569    alum/divider/D_registers_q_reg[7][23]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.726 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[1]
                         net (fo=36, routed)          1.156    38.882    alum/divider/d0[23]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    39.211 r  alum/divider/D_registers_q[7][20]_i_326/O
                         net (fo=1, routed)           0.000    39.211    alum/divider/D_registers_q[7][20]_i_326_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.587 r  alum/divider/D_registers_q_reg[7][20]_i_275/CO[3]
                         net (fo=1, routed)           0.000    39.587    alum/divider/D_registers_q_reg[7][20]_i_275_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.704 r  alum/divider/D_registers_q_reg[7][20]_i_227/CO[3]
                         net (fo=1, routed)           0.000    39.704    alum/divider/D_registers_q_reg[7][20]_i_227_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.821 r  alum/divider/D_registers_q_reg[7][20]_i_181/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/divider/D_registers_q_reg[7][20]_i_181_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.938 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.938    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.055 r  alum/divider/D_registers_q_reg[7][20]_i_113/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/divider/D_registers_q_reg[7][20]_i_113_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.172 r  alum/divider/D_registers_q_reg[7][20]_i_82/CO[3]
                         net (fo=1, routed)           0.009    40.181    alum/divider/D_registers_q_reg[7][20]_i_82_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.298 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.298    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.415 r  alum/divider/D_registers_q_reg[7][22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.415    alum/divider/D_registers_q_reg[7][22]_i_17_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.572 r  alum/divider/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.140    41.712    alum/divider/d0[22]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.332    42.044 r  alum/divider/D_registers_q[7][20]_i_324/O
                         net (fo=1, routed)           0.000    42.044    alum/divider/D_registers_q[7][20]_i_324_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.594 r  alum/divider/D_registers_q_reg[7][20]_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.594    alum/divider/D_registers_q_reg[7][20]_i_270_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.708 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    42.708    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.822 r  alum/divider/D_registers_q_reg[7][20]_i_176/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/divider/D_registers_q_reg[7][20]_i_176_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.936 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    42.936    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.050 r  alum/divider/D_registers_q_reg[7][20]_i_108/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/divider/D_registers_q_reg[7][20]_i_108_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.164 r  alum/divider/D_registers_q_reg[7][20]_i_77/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/divider/D_registers_q_reg[7][20]_i_77_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.287 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    43.287    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.401 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.558 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.032    44.590    alum/divider/d0[21]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.919 r  alum/divider/D_registers_q[7][20]_i_321/O
                         net (fo=1, routed)           0.000    44.919    alum/divider/D_registers_q[7][20]_i_321_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.469 r  alum/divider/D_registers_q_reg[7][20]_i_269/CO[3]
                         net (fo=1, routed)           0.000    45.469    alum/divider/D_registers_q_reg[7][20]_i_269_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.583 r  alum/divider/D_registers_q_reg[7][20]_i_221/CO[3]
                         net (fo=1, routed)           0.000    45.583    alum/divider/D_registers_q_reg[7][20]_i_221_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.697 r  alum/divider/D_registers_q_reg[7][20]_i_175/CO[3]
                         net (fo=1, routed)           0.000    45.697    alum/divider/D_registers_q_reg[7][20]_i_175_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.811 r  alum/divider/D_registers_q_reg[7][20]_i_140/CO[3]
                         net (fo=1, routed)           0.000    45.811    alum/divider/D_registers_q_reg[7][20]_i_140_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.925 r  alum/divider/D_registers_q_reg[7][20]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.925    alum/divider/D_registers_q_reg[7][20]_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.039 r  alum/divider/D_registers_q_reg[7][20]_i_76/CO[3]
                         net (fo=1, routed)           0.009    46.048    alum/divider/D_registers_q_reg[7][20]_i_76_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.162 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.162    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.276 r  alum/divider/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.276    alum/divider/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.433 r  alum/divider/D_registers_q_reg[7][20]_i_16/CO[1]
                         net (fo=36, routed)          0.899    47.332    alum/divider/d0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.661 r  alum/divider/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.661    alum/divider/D_registers_q[7][19]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.194 r  alum/divider/D_registers_q_reg[7][19]_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/divider/D_registers_q_reg[7][19]_i_50_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.311 r  alum/divider/D_registers_q_reg[7][19]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/divider/D_registers_q_reg[7][19]_i_45_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.428 r  alum/divider/D_registers_q_reg[7][19]_i_40/CO[3]
                         net (fo=1, routed)           0.000    48.428    alum/divider/D_registers_q_reg[7][19]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.545 r  alum/divider/D_registers_q_reg[7][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.545    alum/divider/D_registers_q_reg[7][19]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.662 r  alum/divider/D_registers_q_reg[7][19]_i_30/CO[3]
                         net (fo=1, routed)           0.009    48.671    alum/divider/D_registers_q_reg[7][19]_i_30_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.788 r  alum/divider/D_registers_q_reg[7][19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.788    alum/divider/D_registers_q_reg[7][19]_i_25_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.905 r  alum/divider/D_registers_q_reg[7][19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][19]_i_20_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.179 r  alum/divider/D_registers_q_reg[7][19]_i_15/CO[1]
                         net (fo=36, routed)          0.935    50.114    alum/divider/d0[19]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    50.446 r  alum/divider/D_registers_q[7][18]_i_65/O
                         net (fo=1, routed)           0.000    50.446    alum/divider/D_registers_q[7][18]_i_65_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.996 r  alum/divider/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.009    51.461    alum/divider/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  alum/divider/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.575    alum/divider/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.803 r  alum/divider/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.803    alum/divider/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.960 r  alum/divider/D_registers_q_reg[7][18]_i_19/CO[1]
                         net (fo=36, routed)          1.179    53.139    alum/divider/d0[18]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.468 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    53.468    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.018 r  alum/divider/D_registers_q_reg[7][17]_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.018    alum/divider/D_registers_q_reg[7][17]_i_92_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.132 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    54.132    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.246 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    54.246    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.360 r  alum/divider/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.360    alum/divider/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.474 r  alum/divider/D_registers_q_reg[7][17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.474    alum/divider/D_registers_q_reg[7][17]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.588 r  alum/divider/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.588    alum/divider/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.702 r  alum/divider/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.009    54.711    alum/divider/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.825 r  alum/divider/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.825    alum/divider/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.982 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[1]
                         net (fo=36, routed)          0.975    55.957    alum/divider/d0[17]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.286 r  alum/divider/D_registers_q[7][16]_i_128/O
                         net (fo=1, routed)           0.000    56.286    alum/divider/D_registers_q[7][16]_i_128_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.819 r  alum/divider/D_registers_q_reg[7][16]_i_111/CO[3]
                         net (fo=1, routed)           0.000    56.819    alum/divider/D_registers_q_reg[7][16]_i_111_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.936 r  alum/divider/D_registers_q_reg[7][16]_i_99/CO[3]
                         net (fo=1, routed)           0.000    56.936    alum/divider/D_registers_q_reg[7][16]_i_99_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.053 r  alum/divider/D_registers_q_reg[7][16]_i_87/CO[3]
                         net (fo=1, routed)           0.000    57.053    alum/divider/D_registers_q_reg[7][16]_i_87_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.170 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.287 r  alum/divider/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.287    alum/divider/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.404 r  alum/divider/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.404    alum/divider/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.521 r  alum/divider/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.521    alum/divider/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.638 r  alum/divider/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.009    57.647    alum/divider/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.804 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          1.153    58.956    alum/divider/d0[16]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.288 r  alum/divider/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.288    alum/divider/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.821 r  alum/divider/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.821    alum/divider/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.938 r  alum/divider/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.938    alum/divider/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.055 r  alum/divider/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.055    alum/divider/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.172 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.172    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.289 r  alum/divider/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.289    alum/divider/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.406 r  alum/divider/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.406    alum/divider/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.523 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.523    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.640 r  alum/divider/D_registers_q_reg[7][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.640    alum/divider/D_registers_q_reg[7][15]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.797 r  alum/divider/D_registers_q_reg[7][15]_i_15/CO[1]
                         net (fo=36, routed)          1.309    62.106    alum/divider/d0[15]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.894 r  alum/divider/D_registers_q_reg[7][14]_i_113/CO[3]
                         net (fo=1, routed)           0.000    62.894    alum/divider/D_registers_q_reg[7][14]_i_113_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.008 r  alum/divider/D_registers_q_reg[7][14]_i_101/CO[3]
                         net (fo=1, routed)           0.000    63.008    alum/divider/D_registers_q_reg[7][14]_i_101_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.122 r  alum/divider/D_registers_q_reg[7][14]_i_86/CO[3]
                         net (fo=1, routed)           0.000    63.122    alum/divider/D_registers_q_reg[7][14]_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.236 r  alum/divider/D_registers_q_reg[7][14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/D_registers_q_reg[7][14]_i_74_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.350 r  alum/divider/D_registers_q_reg[7][14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.350    alum/divider/D_registers_q_reg[7][14]_i_62_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.464 r  alum/divider/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.464    alum/divider/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.578 r  alum/divider/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.849 r  alum/divider/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.121    64.970    alum/divider/d0[14]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    65.299 r  alum/divider/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/D_registers_q[7][13]_i_63_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[1]
                         net (fo=36, routed)          0.988    67.792    alum/divider/d0[13]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    68.592 r  alum/divider/D_registers_q_reg[7][12]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.592    alum/divider/D_registers_q_reg[7][12]_i_86_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.709 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    68.709    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.826 r  alum/divider/D_registers_q_reg[7][12]_i_69/CO[3]
                         net (fo=1, routed)           0.000    68.826    alum/divider/D_registers_q_reg[7][12]_i_69_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.943 r  alum/divider/D_registers_q_reg[7][12]_i_59/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/divider/D_registers_q_reg[7][12]_i_59_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.060 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/divider/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.177 r  alum/divider/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.177    alum/divider/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.294 r  alum/divider/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.294    alum/divider/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.411 r  alum/divider/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.411    alum/divider/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.568 r  alum/divider/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.817    70.385    alum/divider/d0[12]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.717 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    70.717    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.250 r  alum/divider/D_registers_q_reg[7][11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    71.250    alum/divider/D_registers_q_reg[7][11]_i_82_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.367 r  alum/divider/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.367    alum/divider/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.484 r  alum/divider/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/divider/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.601 r  alum/divider/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.601    alum/divider/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.718 r  alum/divider/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.718    alum/divider/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.835 r  alum/divider/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.835    alum/divider/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.952 r  alum/divider/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.952    alum/divider/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.069 r  alum/divider/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/divider/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/divider/D_registers_q_reg[7][11]_i_14/CO[1]
                         net (fo=36, routed)          1.078    73.304    alum/divider/d0[11]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    73.636 r  alum/divider/D_registers_q[7][10]_i_83/O
                         net (fo=1, routed)           0.000    73.636    alum/divider/D_registers_q[7][10]_i_83_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.186 r  alum/divider/D_registers_q_reg[7][10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.186    alum/divider/D_registers_q_reg[7][10]_i_76_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.300 r  alum/divider/D_registers_q_reg[7][10]_i_71/CO[3]
                         net (fo=1, routed)           0.000    74.300    alum/divider/D_registers_q_reg[7][10]_i_71_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.414 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    74.414    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.528 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.528    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.642 r  alum/divider/D_registers_q_reg[7][10]_i_49/CO[3]
                         net (fo=1, routed)           0.000    74.642    alum/divider/D_registers_q_reg[7][10]_i_49_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.756 r  alum/divider/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    74.756    alum/divider/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/divider/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/divider/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.984 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.984    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.141 r  alum/divider/D_registers_q_reg[7][10]_i_14/CO[1]
                         net (fo=36, routed)          0.822    75.963    alum/divider/d0[10]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.292 r  alum/divider/D_registers_q[7][9]_i_80/O
                         net (fo=1, routed)           0.000    76.292    alum/divider/D_registers_q[7][9]_i_80_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.842 r  alum/divider/D_registers_q_reg[7][9]_i_73/CO[3]
                         net (fo=1, routed)           0.000    76.842    alum/divider/D_registers_q_reg[7][9]_i_73_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.956 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    76.956    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.070 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/divider/D_registers_q_reg[7][9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/divider/D_registers_q_reg[7][9]_i_57_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/divider/D_registers_q_reg[7][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/divider/D_registers_q_reg[7][9]_i_47_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/divider/D_registers_q_reg[7][9]_i_37/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/divider/D_registers_q_reg[7][9]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/divider/D_registers_q_reg[7][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/divider/D_registers_q_reg[7][9]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.797 r  alum/divider/D_registers_q_reg[7][9]_i_16/CO[1]
                         net (fo=36, routed)          1.040    78.837    alum/divider/d0[9]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.166 r  alum/divider/D_registers_q[7][0]_i_241/O
                         net (fo=1, routed)           0.000    79.166    alum/divider/D_registers_q[7][0]_i_241_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.716 r  alum/divider/D_registers_q_reg[7][0]_i_210/CO[3]
                         net (fo=1, routed)           0.000    79.716    alum/divider/D_registers_q_reg[7][0]_i_210_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.830 r  alum/divider/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    79.830    alum/divider/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.944 r  alum/divider/D_registers_q_reg[7][8]_i_66/CO[3]
                         net (fo=1, routed)           0.000    79.944    alum/divider/D_registers_q_reg[7][8]_i_66_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.058 r  alum/divider/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.058    alum/divider/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.172 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.172    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.286 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.286    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.400 r  alum/divider/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.400    alum/divider/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.514 r  alum/divider/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.514    alum/divider/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.671 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[1]
                         net (fo=36, routed)          0.884    81.554    alum/divider/d0[8]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.883 r  alum/divider/D_registers_q[7][0]_i_238/O
                         net (fo=1, routed)           0.000    81.883    alum/divider/D_registers_q[7][0]_i_238_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.433 r  alum/divider/D_registers_q_reg[7][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/divider/D_registers_q_reg[7][0]_i_205_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/divider/D_registers_q_reg[7][0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/divider/D_registers_q_reg[7][0]_i_168_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/divider/D_registers_q_reg[7][7]_i_60/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/divider/D_registers_q_reg[7][7]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.775 r  alum/divider/D_registers_q_reg[7][7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.775    alum/divider/D_registers_q_reg[7][7]_i_55_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.889 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.889    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.003 r  alum/divider/D_registers_q_reg[7][7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.003    alum/divider/D_registers_q_reg[7][7]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.117 r  alum/divider/D_registers_q_reg[7][7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.117    alum/divider/D_registers_q_reg[7][7]_i_31_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.231 r  alum/divider/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.231    alum/divider/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.388 r  alum/divider/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.997    84.385    alum/divider/d0[7]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    85.185 r  alum/divider/D_registers_q_reg[7][0]_i_200/CO[3]
                         net (fo=1, routed)           0.000    85.185    alum/divider/D_registers_q_reg[7][0]_i_200_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.302 r  alum/divider/D_registers_q_reg[7][0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.302    alum/divider/D_registers_q_reg[7][0]_i_163_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.419 r  alum/divider/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.419    alum/divider/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.536 r  alum/divider/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    85.536    alum/divider/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.653 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.653    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.770 r  alum/divider/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.770    alum/divider/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.887 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.887    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.004 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.004    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.161 r  alum/divider/D_registers_q_reg[7][6]_i_11/CO[1]
                         net (fo=36, routed)          1.060    87.221    alum/divider/d0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.553 r  alum/divider/D_registers_q[7][0]_i_232/O
                         net (fo=1, routed)           0.000    87.553    alum/divider/D_registers_q[7][0]_i_232_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.103 r  alum/divider/D_registers_q_reg[7][0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    88.103    alum/divider/D_registers_q_reg[7][0]_i_195_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.217 r  alum/divider/D_registers_q_reg[7][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    88.217    alum/divider/D_registers_q_reg[7][0]_i_158_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.331 r  alum/divider/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    alum/divider/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.445 r  alum/divider/D_registers_q_reg[7][0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    88.445    alum/divider/D_registers_q_reg[7][0]_i_99_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.559 r  alum/divider/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.559    alum/divider/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.673 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.673    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.787 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.787    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.901 r  alum/divider/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.901    alum/divider/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.058 r  alum/divider/D_registers_q_reg[7][5]_i_11/CO[1]
                         net (fo=36, routed)          1.174    90.232    alum/divider/d0[5]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    90.561 r  alum/divider/D_registers_q[7][0]_i_198/O
                         net (fo=1, routed)           0.000    90.561    alum/divider/D_registers_q[7][0]_i_198_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.111 r  alum/divider/D_registers_q_reg[7][0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    91.111    alum/divider/D_registers_q_reg[7][0]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.225 r  alum/divider/D_registers_q_reg[7][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.225    alum/divider/D_registers_q_reg[7][0]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.339 r  alum/divider/D_registers_q_reg[7][0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    91.339    alum/divider/D_registers_q_reg[7][0]_i_94_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.453 r  alum/divider/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    91.453    alum/divider/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  alum/divider/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.567    alum/divider/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  alum/divider/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.681    alum/divider/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.795    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.952 r  alum/divider/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.055    93.007    alum/divider/d0[4]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.336 r  alum/divider/D_registers_q[7][0]_i_226/O
                         net (fo=1, routed)           0.000    93.336    alum/divider/D_registers_q[7][0]_i_226_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.869 r  alum/divider/D_registers_q_reg[7][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000    93.869    alum/divider/D_registers_q_reg[7][0]_i_185_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.986 r  alum/divider/D_registers_q_reg[7][0]_i_148/CO[3]
                         net (fo=1, routed)           0.000    93.986    alum/divider/D_registers_q_reg[7][0]_i_148_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.103 r  alum/divider/D_registers_q_reg[7][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    94.103    alum/divider/D_registers_q_reg[7][0]_i_116_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.220 r  alum/divider/D_registers_q_reg[7][0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    94.220    alum/divider/D_registers_q_reg[7][0]_i_89_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.337 r  alum/divider/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/divider/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.454 r  alum/divider/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    94.454    alum/divider/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.571 r  alum/divider/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.571    alum/divider/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.688 r  alum/divider/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.688    alum/divider/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.845 r  alum/divider/D_registers_q_reg[7][3]_i_14/CO[1]
                         net (fo=36, routed)          0.796    95.641    alum/divider/d0[3]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.973 r  alum/divider/D_registers_q[7][0]_i_223/O
                         net (fo=1, routed)           0.000    95.973    alum/divider/D_registers_q[7][0]_i_223_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.523 r  alum/divider/D_registers_q_reg[7][0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    96.523    alum/divider/D_registers_q_reg[7][0]_i_180_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.637 r  alum/divider/D_registers_q_reg[7][0]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.637    alum/divider/D_registers_q_reg[7][0]_i_143_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.751 r  alum/divider/D_registers_q_reg[7][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.751    alum/divider/D_registers_q_reg[7][0]_i_111_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.865 r  alum/divider/D_registers_q_reg[7][0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    96.865    alum/divider/D_registers_q_reg[7][0]_i_84_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.979 r  alum/divider/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/divider/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.093 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.093    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.207 r  alum/divider/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.207    alum/divider/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.321 r  alum/divider/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    97.321    alum/divider/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.478 r  alum/divider/D_registers_q_reg[7][2]_i_16/CO[1]
                         net (fo=36, routed)          0.992    98.470    alum/divider/d0[2]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.799 r  alum/divider/D_registers_q[7][0]_i_220/O
                         net (fo=1, routed)           0.000    98.799    alum/divider/D_registers_q[7][0]_i_220_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.349 r  alum/divider/D_registers_q_reg[7][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/divider/D_registers_q_reg[7][0]_i_175_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/divider/D_registers_q_reg[7][0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/divider/D_registers_q_reg[7][0]_i_138_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/divider/D_registers_q_reg[7][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/divider/D_registers_q_reg[7][0]_i_106_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.691 r  alum/divider/D_registers_q_reg[7][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    99.691    alum/divider/D_registers_q_reg[7][0]_i_79_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.805 r  alum/divider/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    99.805    alum/divider/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.919 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.919    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.033 r  alum/divider/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.033    alum/divider/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.147 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.147    alum/divider/D_registers_q_reg[7][0]_i_14_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.304 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[1]
                         net (fo=36, routed)          0.927   101.231    alum/divider/d0[1]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.560 r  alum/divider/D_registers_q[7][0]_i_217/O
                         net (fo=1, routed)           0.000   101.560    alum/divider/D_registers_q[7][0]_i_217_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.093 r  alum/divider/D_registers_q_reg[7][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/divider/D_registers_q_reg[7][0]_i_174_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.210 r  alum/divider/D_registers_q_reg[7][0]_i_137/CO[3]
                         net (fo=1, routed)           0.000   102.210    alum/divider/D_registers_q_reg[7][0]_i_137_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.327 r  alum/divider/D_registers_q_reg[7][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000   102.327    alum/divider/D_registers_q_reg[7][0]_i_105_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.444 r  alum/divider/D_registers_q_reg[7][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000   102.444    alum/divider/D_registers_q_reg[7][0]_i_78_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.561 r  alum/divider/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.561    alum/divider/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.678 r  alum/divider/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.678    alum/divider/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.795 r  alum/divider/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.795    alum/divider/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.912 r  alum/divider/D_registers_q_reg[7][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.912    alum/divider/D_registers_q_reg[7][0]_i_13_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.069 f  alum/divider/D_registers_q_reg[7][0]_i_7/CO[1]
                         net (fo=1, routed)           0.307   103.376    sm/d0[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.332   103.708 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.160    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.124   104.284 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.633   105.917    sm/M_alum_out[0]
    SLICE_X60Y34         LUT2 (Prop_lut2_I0_O)        0.148   106.065 f  sm/D_states_q[4]_i_20/O
                         net (fo=4, routed)           0.514   106.580    sm/D_states_q[4]_i_20_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I1_O)        0.328   106.908 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.670   107.578    sm/D_states_q[3]_i_20_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124   107.702 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.513   108.215    sm/D_states_q[3]_i_13_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   108.339 r  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           0.514   108.854    sm/D_states_q[3]_i_4_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.124   108.978 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.978    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.510   116.026    sm/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.275   116.301    
                         clock uncertainty           -0.035   116.266    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.029   116.295    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.295    
                         arrival time                        -108.978    
  -------------------------------------------------------------------
                         slack                                  7.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y34         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y34         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X56Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y34         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y34         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X56Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y34         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y34         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X56Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y34         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y34         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X56Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y36         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y36         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.521    
    SLICE_X56Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y36         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y36         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.521    
    SLICE_X56Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y36         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y36         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.521    
    SLICE_X56Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y36         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y36         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.521    
    SLICE_X56Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.845    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y36         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y36         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.521    
    SLICE_X56Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.776    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.845    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y36         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y36         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.521    
    SLICE_X56Y36         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.776    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y27   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y29   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y24   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y29   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y29   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X37Y30   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y31   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y38   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y38   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y38   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y38   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y38   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y38   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y38   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y38   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y34   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y34   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y38   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y38   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y38   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y38   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y38   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y38   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y38   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y38   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y34   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y34   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.284ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.704ns (15.964%)  route 3.706ns (84.036%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 116.031 - 111.111 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X61Y36         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDSE (Prop_fdse_C_Q)         0.456     5.672 r  sm/D_states_q_reg[0]/Q
                         net (fo=279, routed)         2.199     7.872    sm/D_states_q[0]
    SLICE_X58Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.996 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           0.821     8.817    sm/D_stage_q[3]_i_2_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.941 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.686     9.626    fifo_reset_cond/AS[0]
    SLICE_X59Y38         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.515   116.031    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y38         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.273   116.304    
                         clock uncertainty           -0.035   116.269    
    SLICE_X59Y38         FDPE (Recov_fdpe_C_PRE)     -0.359   115.910    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.910    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                106.284    

Slack (MET) :             106.284ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.704ns (15.964%)  route 3.706ns (84.036%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 116.031 - 111.111 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X61Y36         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDSE (Prop_fdse_C_Q)         0.456     5.672 r  sm/D_states_q_reg[0]/Q
                         net (fo=279, routed)         2.199     7.872    sm/D_states_q[0]
    SLICE_X58Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.996 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           0.821     8.817    sm/D_stage_q[3]_i_2_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.941 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.686     9.626    fifo_reset_cond/AS[0]
    SLICE_X59Y38         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.515   116.031    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y38         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.273   116.304    
                         clock uncertainty           -0.035   116.269    
    SLICE_X59Y38         FDPE (Recov_fdpe_C_PRE)     -0.359   115.910    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.910    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                106.284    

Slack (MET) :             106.284ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.704ns (15.964%)  route 3.706ns (84.036%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 116.031 - 111.111 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X61Y36         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDSE (Prop_fdse_C_Q)         0.456     5.672 r  sm/D_states_q_reg[0]/Q
                         net (fo=279, routed)         2.199     7.872    sm/D_states_q[0]
    SLICE_X58Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.996 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           0.821     8.817    sm/D_stage_q[3]_i_2_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.941 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.686     9.626    fifo_reset_cond/AS[0]
    SLICE_X59Y38         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.515   116.031    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y38         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.273   116.304    
                         clock uncertainty           -0.035   116.269    
    SLICE_X59Y38         FDPE (Recov_fdpe_C_PRE)     -0.359   115.910    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.910    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                106.284    

Slack (MET) :             106.284ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.704ns (15.964%)  route 3.706ns (84.036%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 116.031 - 111.111 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.632     5.216    sm/clk_IBUF_BUFG
    SLICE_X61Y36         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDSE (Prop_fdse_C_Q)         0.456     5.672 r  sm/D_states_q_reg[0]/Q
                         net (fo=279, routed)         2.199     7.872    sm/D_states_q[0]
    SLICE_X58Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.996 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           0.821     8.817    sm/D_stage_q[3]_i_2_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.941 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.686     9.626    fifo_reset_cond/AS[0]
    SLICE_X59Y38         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.515   116.031    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y38         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.273   116.304    
                         clock uncertainty           -0.035   116.269    
    SLICE_X59Y38         FDPE (Recov_fdpe_C_PRE)     -0.359   115.910    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.910    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                106.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.268%)  route 0.613ns (76.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X63Y36         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  sm/D_states_q_reg[7]/Q
                         net (fo=171, routed)         0.358     2.034    sm/D_states_q[7]
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.079 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.334    fifo_reset_cond/AS[0]
    SLICE_X59Y38         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     2.052    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y38         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X59Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     1.477    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.268%)  route 0.613ns (76.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X63Y36         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  sm/D_states_q_reg[7]/Q
                         net (fo=171, routed)         0.358     2.034    sm/D_states_q[7]
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.079 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.334    fifo_reset_cond/AS[0]
    SLICE_X59Y38         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     2.052    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y38         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X59Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     1.477    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.268%)  route 0.613ns (76.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X63Y36         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  sm/D_states_q_reg[7]/Q
                         net (fo=171, routed)         0.358     2.034    sm/D_states_q[7]
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.079 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.334    fifo_reset_cond/AS[0]
    SLICE_X59Y38         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     2.052    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y38         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X59Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     1.477    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.268%)  route 0.613ns (76.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X63Y36         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  sm/D_states_q_reg[7]/Q
                         net (fo=171, routed)         0.358     2.034    sm/D_states_q[7]
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.079 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.334    fifo_reset_cond/AS[0]
    SLICE_X59Y38         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     2.052    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y38         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X59Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     1.477    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.857    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.092ns  (logic 11.625ns (32.208%)  route 24.468ns (67.792%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.733     7.327    L_reg/M_sm_timer[12]
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.479 f  L_reg/L_7b299421_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.449     7.928    L_reg/L_7b299421_remainder0_carry_i_23__1_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.326     8.254 f  L_reg/L_7b299421_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.045     9.299    L_reg/L_7b299421_remainder0_carry_i_12__1_n_0
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.150     9.449 f  L_reg/L_7b299421_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.026    L_reg/L_7b299421_remainder0_carry_i_20__1_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.352    10.378 r  L_reg/L_7b299421_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.137    11.516    L_reg/L_7b299421_remainder0_carry_i_10__1_n_0
    SLICE_X34Y30         LUT4 (Prop_lut4_I1_O)        0.326    11.842 r  L_reg/L_7b299421_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.842    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.420 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_carry/O[2]
                         net (fo=1, routed)           0.666    13.085    L_reg/L_7b299421_remainder0_3[2]
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.325    13.410 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.314    14.725    L_reg/i__carry_i_13__4_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I2_O)        0.328    15.053 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.807    15.859    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.152    16.011 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.156    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I4_O)        0.352    17.520 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.609    18.129    L_reg/i__carry_i_19__3_n_0
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.328    18.457 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.020    19.477    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124    19.601 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.667    20.268    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.124    20.392 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.392    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.790 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.790    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.103 f  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.131    22.234    L_reg/L_7b299421_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.306    22.540 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.973    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.097 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.656    23.753    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.877 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.921    24.798    L_reg/i__carry_i_13__3_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    24.922 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           1.022    25.944    L_reg/i__carry_i_24__3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.019    27.087    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.152    27.239 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.912    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.332    28.244 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.244    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.777 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.777    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.894    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.209 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.853    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.307    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    30.547 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    31.365    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    31.489 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    32.286    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.654    33.064    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X33Y30         LUT4 (Prop_lut4_I1_O)        0.150    33.214 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.255    37.469    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.230 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.230    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.091ns  (logic 11.623ns (32.204%)  route 24.468ns (67.796%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.733     7.327    L_reg/M_sm_timer[12]
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.479 f  L_reg/L_7b299421_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.449     7.928    L_reg/L_7b299421_remainder0_carry_i_23__1_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.326     8.254 f  L_reg/L_7b299421_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.045     9.299    L_reg/L_7b299421_remainder0_carry_i_12__1_n_0
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.150     9.449 f  L_reg/L_7b299421_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.026    L_reg/L_7b299421_remainder0_carry_i_20__1_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.352    10.378 r  L_reg/L_7b299421_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.137    11.516    L_reg/L_7b299421_remainder0_carry_i_10__1_n_0
    SLICE_X34Y30         LUT4 (Prop_lut4_I1_O)        0.326    11.842 r  L_reg/L_7b299421_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.842    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.420 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_carry/O[2]
                         net (fo=1, routed)           0.666    13.085    L_reg/L_7b299421_remainder0_3[2]
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.325    13.410 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.314    14.725    L_reg/i__carry_i_13__4_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I2_O)        0.328    15.053 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.807    15.859    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.152    16.011 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.156    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I4_O)        0.352    17.520 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.609    18.129    L_reg/i__carry_i_19__3_n_0
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.328    18.457 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.020    19.477    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124    19.601 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.667    20.268    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.124    20.392 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.392    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.790 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.790    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.103 f  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.131    22.234    L_reg/L_7b299421_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.306    22.540 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.973    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.097 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.656    23.753    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.877 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.921    24.798    L_reg/i__carry_i_13__3_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    24.922 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           1.022    25.944    L_reg/i__carry_i_24__3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.019    27.087    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.152    27.239 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.912    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.332    28.244 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.244    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.777 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.777    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.894    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.209 f  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.853    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.307    30.160 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    30.547 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    31.365    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    31.489 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    32.286    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.410 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.659    33.069    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.152    33.221 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.251    37.472    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.229 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.229    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.926ns  (logic 11.391ns (31.708%)  route 24.535ns (68.292%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.733     7.327    L_reg/M_sm_timer[12]
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.479 f  L_reg/L_7b299421_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.449     7.928    L_reg/L_7b299421_remainder0_carry_i_23__1_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.326     8.254 f  L_reg/L_7b299421_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.045     9.299    L_reg/L_7b299421_remainder0_carry_i_12__1_n_0
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.150     9.449 f  L_reg/L_7b299421_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.026    L_reg/L_7b299421_remainder0_carry_i_20__1_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.352    10.378 r  L_reg/L_7b299421_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.137    11.516    L_reg/L_7b299421_remainder0_carry_i_10__1_n_0
    SLICE_X34Y30         LUT4 (Prop_lut4_I1_O)        0.326    11.842 r  L_reg/L_7b299421_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.842    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.420 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_carry/O[2]
                         net (fo=1, routed)           0.666    13.085    L_reg/L_7b299421_remainder0_3[2]
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.325    13.410 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.314    14.725    L_reg/i__carry_i_13__4_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I2_O)        0.328    15.053 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.807    15.859    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.152    16.011 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.156    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I4_O)        0.352    17.520 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.609    18.129    L_reg/i__carry_i_19__3_n_0
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.328    18.457 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.020    19.477    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124    19.601 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.667    20.268    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.124    20.392 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.392    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.790 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.790    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.103 f  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.131    22.234    L_reg/L_7b299421_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.306    22.540 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.973    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.097 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.656    23.753    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.877 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.921    24.798    L_reg/i__carry_i_13__3_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    24.922 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           1.022    25.944    L_reg/i__carry_i_24__3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.019    27.087    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.152    27.239 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.912    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.332    28.244 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.244    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.777 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.777    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.894    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.209 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.853    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.307    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    30.547 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    31.365    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    31.489 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    32.286    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.743    33.153    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124    33.277 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.233    37.510    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.063 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.063    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.819ns  (logic 11.394ns (31.808%)  route 24.426ns (68.192%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.733     7.327    L_reg/M_sm_timer[12]
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.479 f  L_reg/L_7b299421_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.449     7.928    L_reg/L_7b299421_remainder0_carry_i_23__1_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.326     8.254 f  L_reg/L_7b299421_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.045     9.299    L_reg/L_7b299421_remainder0_carry_i_12__1_n_0
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.150     9.449 f  L_reg/L_7b299421_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.026    L_reg/L_7b299421_remainder0_carry_i_20__1_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.352    10.378 r  L_reg/L_7b299421_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.137    11.516    L_reg/L_7b299421_remainder0_carry_i_10__1_n_0
    SLICE_X34Y30         LUT4 (Prop_lut4_I1_O)        0.326    11.842 r  L_reg/L_7b299421_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.842    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.420 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_carry/O[2]
                         net (fo=1, routed)           0.666    13.085    L_reg/L_7b299421_remainder0_3[2]
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.325    13.410 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.314    14.725    L_reg/i__carry_i_13__4_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I2_O)        0.328    15.053 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.807    15.859    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.152    16.011 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.156    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I4_O)        0.352    17.520 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.609    18.129    L_reg/i__carry_i_19__3_n_0
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.328    18.457 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.020    19.477    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124    19.601 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.667    20.268    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.124    20.392 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.392    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.790 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.790    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.103 f  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.131    22.234    L_reg/L_7b299421_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.306    22.540 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.973    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.097 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.656    23.753    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.877 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.921    24.798    L_reg/i__carry_i_13__3_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    24.922 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           1.022    25.944    L_reg/i__carry_i_24__3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.019    27.087    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.152    27.239 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.912    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.332    28.244 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.244    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.777 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.777    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.894    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.209 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.853    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.307    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    30.547 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    31.365    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    31.489 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    32.286    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.573    32.983    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.124    33.107 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.295    37.401    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.957 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.957    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.768ns  (logic 11.389ns (31.840%)  route 24.380ns (68.160%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.733     7.327    L_reg/M_sm_timer[12]
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.479 f  L_reg/L_7b299421_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.449     7.928    L_reg/L_7b299421_remainder0_carry_i_23__1_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.326     8.254 f  L_reg/L_7b299421_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.045     9.299    L_reg/L_7b299421_remainder0_carry_i_12__1_n_0
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.150     9.449 f  L_reg/L_7b299421_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.026    L_reg/L_7b299421_remainder0_carry_i_20__1_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.352    10.378 r  L_reg/L_7b299421_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.137    11.516    L_reg/L_7b299421_remainder0_carry_i_10__1_n_0
    SLICE_X34Y30         LUT4 (Prop_lut4_I1_O)        0.326    11.842 r  L_reg/L_7b299421_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.842    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.420 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_carry/O[2]
                         net (fo=1, routed)           0.666    13.085    L_reg/L_7b299421_remainder0_3[2]
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.325    13.410 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.314    14.725    L_reg/i__carry_i_13__4_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I2_O)        0.328    15.053 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.807    15.859    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.152    16.011 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.156    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I4_O)        0.352    17.520 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.609    18.129    L_reg/i__carry_i_19__3_n_0
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.328    18.457 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.020    19.477    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124    19.601 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.667    20.268    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.124    20.392 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.392    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.790 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.790    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.103 f  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.131    22.234    L_reg/L_7b299421_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.306    22.540 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.973    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.097 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.656    23.753    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.877 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.921    24.798    L_reg/i__carry_i_13__3_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    24.922 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           1.022    25.944    L_reg/i__carry_i_24__3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.019    27.087    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.152    27.239 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.912    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.332    28.244 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.244    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.777 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.777    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.894    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.209 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.853    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.307    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    30.547 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    31.365    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    31.489 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    32.286    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.654    33.064    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.124    33.188 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.168    37.355    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.906 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.906    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.680ns  (logic 11.382ns (31.900%)  route 24.298ns (68.100%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.733     7.327    L_reg/M_sm_timer[12]
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.479 f  L_reg/L_7b299421_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.449     7.928    L_reg/L_7b299421_remainder0_carry_i_23__1_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.326     8.254 f  L_reg/L_7b299421_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.045     9.299    L_reg/L_7b299421_remainder0_carry_i_12__1_n_0
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.150     9.449 f  L_reg/L_7b299421_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.026    L_reg/L_7b299421_remainder0_carry_i_20__1_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.352    10.378 r  L_reg/L_7b299421_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.137    11.516    L_reg/L_7b299421_remainder0_carry_i_10__1_n_0
    SLICE_X34Y30         LUT4 (Prop_lut4_I1_O)        0.326    11.842 r  L_reg/L_7b299421_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.842    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.420 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_carry/O[2]
                         net (fo=1, routed)           0.666    13.085    L_reg/L_7b299421_remainder0_3[2]
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.325    13.410 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.314    14.725    L_reg/i__carry_i_13__4_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I2_O)        0.328    15.053 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.807    15.859    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.152    16.011 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.156    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I4_O)        0.352    17.520 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.609    18.129    L_reg/i__carry_i_19__3_n_0
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.328    18.457 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.020    19.477    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124    19.601 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.667    20.268    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.124    20.392 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.392    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.790 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.790    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.103 f  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.131    22.234    L_reg/L_7b299421_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.306    22.540 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.973    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.097 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.656    23.753    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.877 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.921    24.798    L_reg/i__carry_i_13__3_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    24.922 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           1.022    25.944    L_reg/i__carry_i_24__3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.019    27.087    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.152    27.239 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.912    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.332    28.244 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.244    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.777 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.777    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.894    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.209 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.853    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.307    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    30.547 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    31.365    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    31.489 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    32.286    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.659    33.069    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X33Y30         LUT4 (Prop_lut4_I1_O)        0.124    33.193 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.081    37.274    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.818 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.818    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.673ns  (logic 11.584ns (32.474%)  route 24.089ns (67.526%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.733     7.327    L_reg/M_sm_timer[12]
    SLICE_X35Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.479 f  L_reg/L_7b299421_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.449     7.928    L_reg/L_7b299421_remainder0_carry_i_23__1_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.326     8.254 f  L_reg/L_7b299421_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.045     9.299    L_reg/L_7b299421_remainder0_carry_i_12__1_n_0
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.150     9.449 f  L_reg/L_7b299421_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.026    L_reg/L_7b299421_remainder0_carry_i_20__1_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.352    10.378 r  L_reg/L_7b299421_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.137    11.516    L_reg/L_7b299421_remainder0_carry_i_10__1_n_0
    SLICE_X34Y30         LUT4 (Prop_lut4_I1_O)        0.326    11.842 r  L_reg/L_7b299421_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.842    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.420 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_carry/O[2]
                         net (fo=1, routed)           0.666    13.085    L_reg/L_7b299421_remainder0_3[2]
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.325    13.410 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.314    14.725    L_reg/i__carry_i_13__4_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I2_O)        0.328    15.053 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.807    15.859    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.152    16.011 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.156    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I4_O)        0.352    17.520 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.609    18.129    L_reg/i__carry_i_19__3_n_0
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.328    18.457 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.020    19.477    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124    19.601 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.667    20.268    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.124    20.392 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.392    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.790 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.790    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.103 f  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.131    22.234    L_reg/L_7b299421_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.306    22.540 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.973    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.097 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.656    23.753    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.877 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.921    24.798    L_reg/i__carry_i_13__3_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    24.922 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           1.022    25.944    L_reg/i__carry_i_24__3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.019    27.087    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.152    27.239 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.674    27.912    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.332    28.244 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.244    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.777 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.777    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.894    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.209 f  timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.853    timerseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.307    30.160 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I1_O)        0.124    30.547 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    31.365    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.124    31.489 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    32.286    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.410 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.573    32.983    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.120    33.103 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.957    37.060    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.811 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.811    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.321ns  (logic 12.183ns (35.497%)  route 22.138ns (64.503%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.627     7.218    L_reg/M_sm_pac[5]
    SLICE_X46Y31         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  L_reg/L_7b299421_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.578     7.946    L_reg/L_7b299421_remainder0_carry_i_24_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.328     8.274 f  L_reg/L_7b299421_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.043     9.317    L_reg/L_7b299421_remainder0_carry_i_12_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.152     9.469 f  L_reg/L_7b299421_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.138    L_reg/L_7b299421_remainder0_carry_i_20_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.360    10.498 r  L_reg/L_7b299421_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.844    11.341    L_reg/L_7b299421_remainder0_carry_i_10_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.326    11.667 r  L_reg/L_7b299421_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.667    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.217 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.217    aseg_driver/decimal_renderer/L_7b299421_remainder0_carry_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.530 f  aseg_driver/decimal_renderer/L_7b299421_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.139    13.670    L_reg/L_7b299421_remainder0[7]
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.306    13.976 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.024    15.000    L_reg/i__carry__1_i_10_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.124    15.124 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.851    15.974    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.098 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.815    16.914    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y33         LUT3 (Prop_lut3_I2_O)        0.146    17.060 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.977    18.036    L_reg/i__carry_i_20__0_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I1_O)        0.356    18.392 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.595    18.987    L_reg/i__carry_i_11_n_0
    SLICE_X42Y32         LUT2 (Prop_lut2_I1_O)        0.326    19.313 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    19.787    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X42Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.307 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.307    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.424 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.424    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.663 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.958    21.621    L_reg/L_7b299421_remainder0_inferred__1/i__carry__2[2]
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.301    21.922 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.355    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124    22.479 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.805    23.284    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.149    23.433 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.851    24.283    L_reg/i__carry_i_13_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.377    24.660 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    25.113    L_reg/i__carry_i_23_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.328    25.441 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.525    25.966    L_reg/i__carry_i_13_n_0
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.117    26.083 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.809    26.892    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.348    27.240 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.240    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.790 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.790    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.904 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.904    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.018 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.018    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.240 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.074    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y36         LUT6 (Prop_lut6_I5_O)        0.299    29.373 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.304    29.677    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.801 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    30.611    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    30.735 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.994    31.729    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    31.853 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.984    32.837    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.148    32.985 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.743    35.728    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    39.455 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.455    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.312ns  (logic 12.000ns (34.974%)  route 22.312ns (65.026%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.627     7.218    L_reg/M_sm_pac[5]
    SLICE_X46Y31         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  L_reg/L_7b299421_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.578     7.946    L_reg/L_7b299421_remainder0_carry_i_24_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.328     8.274 f  L_reg/L_7b299421_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.043     9.317    L_reg/L_7b299421_remainder0_carry_i_12_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.152     9.469 f  L_reg/L_7b299421_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.138    L_reg/L_7b299421_remainder0_carry_i_20_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.360    10.498 r  L_reg/L_7b299421_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.844    11.341    L_reg/L_7b299421_remainder0_carry_i_10_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.326    11.667 r  L_reg/L_7b299421_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.667    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.217 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.217    aseg_driver/decimal_renderer/L_7b299421_remainder0_carry_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.530 f  aseg_driver/decimal_renderer/L_7b299421_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.139    13.670    L_reg/L_7b299421_remainder0[7]
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.306    13.976 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.024    15.000    L_reg/i__carry__1_i_10_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.124    15.124 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.851    15.974    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.098 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.815    16.914    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y33         LUT3 (Prop_lut3_I2_O)        0.146    17.060 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.977    18.036    L_reg/i__carry_i_20__0_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I1_O)        0.356    18.392 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.595    18.987    L_reg/i__carry_i_11_n_0
    SLICE_X42Y32         LUT2 (Prop_lut2_I1_O)        0.326    19.313 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    19.787    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X42Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.307 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.307    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.424 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.424    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.663 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.958    21.621    L_reg/L_7b299421_remainder0_inferred__1/i__carry__2[2]
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.301    21.922 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.355    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124    22.479 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.805    23.284    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.149    23.433 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.851    24.283    L_reg/i__carry_i_13_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.377    24.660 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    25.113    L_reg/i__carry_i_23_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.328    25.441 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.525    25.966    L_reg/i__carry_i_13_n_0
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.117    26.083 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.809    26.892    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.348    27.240 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.240    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.790 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.790    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.904 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.904    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.018 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.018    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.240 f  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.074    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y36         LUT6 (Prop_lut6_I5_O)        0.299    29.373 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.304    29.677    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.801 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.970    30.772    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y33         LUT3 (Prop_lut3_I1_O)        0.124    30.896 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.826    31.722    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.124    31.846 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.658    32.503    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I0_O)        0.124    32.627 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.251    35.878    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    39.446 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.446    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.258ns  (logic 12.211ns (35.644%)  route 22.047ns (64.355%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.627     7.218    L_reg/M_sm_pac[5]
    SLICE_X46Y31         LUT5 (Prop_lut5_I4_O)        0.150     7.368 f  L_reg/L_7b299421_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.578     7.946    L_reg/L_7b299421_remainder0_carry_i_24_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.328     8.274 f  L_reg/L_7b299421_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.043     9.317    L_reg/L_7b299421_remainder0_carry_i_12_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.152     9.469 f  L_reg/L_7b299421_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.138    L_reg/L_7b299421_remainder0_carry_i_20_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.360    10.498 r  L_reg/L_7b299421_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.844    11.341    L_reg/L_7b299421_remainder0_carry_i_10_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.326    11.667 r  L_reg/L_7b299421_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.667    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.217 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.217    aseg_driver/decimal_renderer/L_7b299421_remainder0_carry_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.530 f  aseg_driver/decimal_renderer/L_7b299421_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.139    13.670    L_reg/L_7b299421_remainder0[7]
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.306    13.976 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.024    15.000    L_reg/i__carry__1_i_10_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.124    15.124 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.851    15.974    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.098 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.815    16.914    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y33         LUT3 (Prop_lut3_I2_O)        0.146    17.060 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.977    18.036    L_reg/i__carry_i_20__0_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I1_O)        0.356    18.392 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.595    18.987    L_reg/i__carry_i_11_n_0
    SLICE_X42Y32         LUT2 (Prop_lut2_I1_O)        0.326    19.313 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    19.787    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X42Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.307 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.307    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.424 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.424    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.663 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.958    21.621    L_reg/L_7b299421_remainder0_inferred__1/i__carry__2[2]
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.301    21.922 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.355    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124    22.479 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.805    23.284    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.149    23.433 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.851    24.283    L_reg/i__carry_i_13_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.377    24.660 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    25.113    L_reg/i__carry_i_23_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.328    25.441 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.525    25.966    L_reg/i__carry_i_13_n_0
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.117    26.083 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.809    26.892    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.348    27.240 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.240    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.790 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.790    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.904 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.904    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.018 r  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.018    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.240 f  aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.074    aseg_driver/decimal_renderer/L_7b299421_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y36         LUT6 (Prop_lut6_I5_O)        0.299    29.373 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.304    29.677    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.801 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    30.611    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    30.735 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.994    31.729    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    31.853 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.982    32.835    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.150    32.985 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.654    35.639    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    39.392 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.392    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_857064375[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.454ns (70.452%)  route 0.610ns (29.548%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_857064375[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  forLoop_idx_0_857064375[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_857064375[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.758    forLoop_idx_0_857064375[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  forLoop_idx_0_857064375[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.862    forLoop_idx_0_857064375[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X58Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.907 r  forLoop_idx_0_857064375[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.470     2.377    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.600 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.600    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_750059913[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.438ns (68.976%)  route 0.647ns (31.024%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    forLoop_idx_0_750059913[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_750059913[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_750059913[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.246     1.947    forLoop_idx_0_750059913[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X65Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.992 r  forLoop_idx_0_750059913[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=11, routed)          0.401     2.393    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.622 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.622    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_750059913[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.421ns (68.105%)  route 0.665ns (31.895%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    forLoop_idx_0_750059913[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  forLoop_idx_0_750059913[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_750059913[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.275     1.953    forLoop_idx_0_750059913[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.998 r  forLoop_idx_0_750059913[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=22, routed)          0.390     2.388    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.623 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.623    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.373ns (64.682%)  route 0.750ns (35.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y42         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.650 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.750     2.399    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.632 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.632    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_857064375[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.413ns (63.683%)  route 0.806ns (36.317%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.595     1.539    forLoop_idx_0_857064375[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_857064375[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_857064375[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.162     1.842    forLoop_idx_0_857064375[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.887 r  forLoop_idx_0_857064375[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.644     2.530    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.757 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.757    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.373ns (61.412%)  route 0.862ns (38.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    display/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.862     2.555    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.764 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.764    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_857064375[2].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.453ns (64.255%)  route 0.808ns (35.745%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.565     1.509    forLoop_idx_0_857064375[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X55Y52         FDRE                                         r  forLoop_idx_0_857064375[2].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  forLoop_idx_0_857064375[2].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.114     1.764    forLoop_idx_0_857064375[2].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X54Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  forLoop_idx_0_857064375[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.861    forLoop_idx_0_857064375[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.906 r  forLoop_idx_0_857064375[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.642     2.548    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.771 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.771    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.383ns (61.171%)  route 0.878ns (38.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.584     1.528    display/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.878     2.546    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.788 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.788    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.373ns (58.182%)  route 0.987ns (41.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.586     1.530    display/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.987     2.657    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.889 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.889    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_857064375[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.480ns (61.825%)  route 0.914ns (38.175%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.567     1.511    forLoop_idx_0_857064375[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_857064375[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_857064375[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.073     1.748    forLoop_idx_0_857064375[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X57Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  forLoop_idx_0_857064375[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.845    forLoop_idx_0_857064375[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.890 r  forLoop_idx_0_857064375[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=12, routed)          0.788     2.678    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.904 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.904    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_857064375[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 1.502ns (32.012%)  route 3.191ns (67.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.191     4.693    forLoop_idx_0_857064375[0].cond_butt_dirs/sync/D[0]
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_857064375[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.443     4.847    forLoop_idx_0_857064375[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_857064375[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_857064375[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.574ns  (logic 1.488ns (32.518%)  route 3.087ns (67.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.087     4.574    forLoop_idx_0_857064375[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_857064375[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.508     4.912    forLoop_idx_0_857064375[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_857064375[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_857064375[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.519ns  (logic 1.490ns (32.966%)  route 3.029ns (67.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.029     4.519    forLoop_idx_0_857064375[2].cond_butt_dirs/sync/D[0]
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_857064375[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.443     4.847    forLoop_idx_0_857064375[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_857064375[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_857064375[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.500ns (33.513%)  route 2.976ns (66.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.976     4.476    forLoop_idx_0_857064375[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y47         FDRE                                         r  forLoop_idx_0_857064375[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.519     4.924    forLoop_idx_0_857064375[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  forLoop_idx_0_857064375[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.429ns  (logic 1.496ns (33.768%)  route 2.933ns (66.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.933     4.429    reset_cond/AS[0]
    SLICE_X53Y42         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.451     4.856    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y42         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.496ns (36.060%)  route 2.652ns (63.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.652     4.147    reset_cond/AS[0]
    SLICE_X53Y39         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y39         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.496ns (36.060%)  route 2.652ns (63.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.652     4.147    reset_cond/AS[0]
    SLICE_X53Y39         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y39         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.496ns (36.060%)  route 2.652ns (63.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.652     4.147    reset_cond/AS[0]
    SLICE_X53Y39         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y39         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.496ns (36.060%)  route 2.652ns (63.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.652     4.147    reset_cond/AS[0]
    SLICE_X53Y39         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y39         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.706ns  (logic 1.493ns (40.297%)  route 2.213ns (59.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.213     3.706    cond_butt_next_play/sync/D[0]
    SLICE_X58Y41         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.517     4.922    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_750059913[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.230ns (30.966%)  route 0.513ns (69.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.513     0.743    forLoop_idx_0_750059913[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_750059913[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_750059913[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_750059913[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_750059913[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.236ns (31.011%)  route 0.525ns (68.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.525     0.761    forLoop_idx_0_750059913[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_750059913[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_750059913[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_750059913[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.261ns (23.445%)  route 0.853ns (76.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.853     1.114    cond_butt_next_play/sync/D[0]
    SLICE_X58Y41         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.263ns (19.199%)  route 1.108ns (80.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.108     1.371    reset_cond/AS[0]
    SLICE_X53Y39         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y39         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.263ns (19.199%)  route 1.108ns (80.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.108     1.371    reset_cond/AS[0]
    SLICE_X53Y39         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y39         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.263ns (19.199%)  route 1.108ns (80.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.108     1.371    reset_cond/AS[0]
    SLICE_X53Y39         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y39         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.263ns (19.199%)  route 1.108ns (80.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.108     1.371    reset_cond/AS[0]
    SLICE_X53Y39         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y39         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.263ns (17.731%)  route 1.221ns (82.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.221     1.484    reset_cond/AS[0]
    SLICE_X53Y42         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.836     2.026    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y42         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_857064375[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.257ns (15.596%)  route 1.393ns (84.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.393     1.651    forLoop_idx_0_857064375[2].cond_butt_dirs/sync/D[0]
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_857064375[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    forLoop_idx_0_857064375[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_857064375[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_857064375[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.255ns (15.221%)  route 1.422ns (84.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.422     1.677    forLoop_idx_0_857064375[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_857064375[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.861     2.051    forLoop_idx_0_857064375[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_857064375[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





