{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_and.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 44.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_and.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 7.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 83.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_and.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 47.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "blif": "binary_and.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_and.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 47.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_and.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_and.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "blif": "binary_logical_and.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 44.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 38.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 48.5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 10.1,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 43.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 47.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 40.7,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.6,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 49.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 7.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 36.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 48,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 45.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_or.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 42.4,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_or.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_or.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "blif": "binary_logical_or.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_nand.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 47.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_nand.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 7.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_nand.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 47.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "blif": "binary_nand.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_nor.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 49.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_nor.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_nor.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 41.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "blif": "binary_nor.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_or.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 46.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_or.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 8.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_or.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 46.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "blif": "binary_or.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_shift_left/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_shift_left/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_shift_left.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 46.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 14
    },
    "operators/binary_shift_left/k6_N10_40nm": {
        "test_name": "operators/binary_shift_left/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_shift_left.blif",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 9.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 14
    },
    "operators/binary_shift_left/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_shift_left/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_shift_left.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 45.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 14
    },
    "operators/binary_shift_left/no_arch": {
        "test_name": "operators/binary_shift_left/no_arch",
        "blif": "binary_shift_left.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 14
    },
    "operators/binary_shift_right/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_shift_right/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_shift_right.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 46.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 14
    },
    "operators/binary_shift_right/k6_N10_40nm": {
        "test_name": "operators/binary_shift_right/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_shift_right.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 14
    },
    "operators/binary_shift_right/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_shift_right/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_shift_right.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 14
    },
    "operators/binary_shift_right/no_arch": {
        "test_name": "operators/binary_shift_right/no_arch",
        "blif": "binary_shift_right.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 3.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 14
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_xnor.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 48.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_xnor.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_xnor.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 45.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "blif": "binary_xnor.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_xor.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 46.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_xor.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 8.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_xor.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 45.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "blif": "binary_xor.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "clog2.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 52.1,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "clog2.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 13.4,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "clog2.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 46.5,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "blif": "clog2.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 9.1,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "concat.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 122.4,
        "simulation_time(ms)": 62.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 201,
        "latch": 24,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 221,
        "Total Node": 226
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "concat.blif",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 81.3,
        "simulation_time(ms)": 61.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 201,
        "latch": 24,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 215,
        "Total Node": 226
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "concat.blif",
        "max_rss(MiB)": 34.8,
        "exec_time(ms)": 117,
        "simulation_time(ms)": 60.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 201,
        "latch": 24,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 215,
        "Total Node": 226
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "blif": "concat.blif",
        "max_rss(MiB)": 22,
        "exec_time(ms)": 76.5,
        "simulation_time(ms)": 60.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 201,
        "latch": 24,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 201,
        "Total Node": 226
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 105.3,
        "simulation_time(ms)": 50.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 19,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 29
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 30.4,
        "exec_time(ms)": 145.8,
        "simulation_time(ms)": 129.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 104,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 104,
        "Total Node": 113
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 103.8,
        "simulation_time(ms)": 50.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 19,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 29
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 139.8,
        "simulation_time(ms)": 127.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 104,
        "latch": 8,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 104,
        "Total Node": 113
    },
    "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "macromudule_test.blif",
        "max_rss(MiB)": 30.3,
        "exec_time(ms)": 35.9,
        "Pi": 8,
        "Po": 5,
        "logic element": 5,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 11
    },
    "operators/macromudule_test/k6_N10_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "macromudule_test.blif",
        "max_rss(MiB)": 17.4,
        "exec_time(ms)": 7.7,
        "Pi": 8,
        "Po": 5,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/macromudule_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "macromudule_test.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 32.7,
        "Pi": 8,
        "Po": 5,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/macromudule_test/no_arch": {
        "test_name": "operators/macromudule_test/no_arch",
        "blif": "macromudule_test.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 2.8,
        "Pi": 8,
        "Po": 5,
        "logic element": 14,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 28.4,
        "exec_time(ms)": 48.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 39.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 27.9,
        "exec_time(ms)": 47.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 38.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 28.4,
        "exec_time(ms)": 49.9,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 9.6,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 27.7,
        "exec_time(ms)": 45.3,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 83.5,
        "simulation_time(ms)": 26.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 128,
        "logic element": 128,
        "latch": 128,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 257
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 21.5,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 26.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 128,
        "logic element": 128,
        "latch": 128,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 257
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 31.5,
        "exec_time(ms)": 82.8,
        "simulation_time(ms)": 27.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 128,
        "logic element": 128,
        "latch": 128,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 257
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 41.4,
        "simulation_time(ms)": 26.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 128,
        "logic element": 128,
        "latch": 128,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 257
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "specifyBlock.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 47.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "specifyBlock.blif",
        "max_rss(MiB)": 17.4,
        "exec_time(ms)": 8.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "specifyBlock.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 41.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "blif": "specifyBlock.blif",
        "max_rss(MiB)": 14.2,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "specparam.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 40.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "specparam.blif",
        "max_rss(MiB)": 17.2,
        "exec_time(ms)": 7.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "specparam.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 34,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "blif": "specparam.blif",
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 2.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "string_test_concat.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 74.2,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "string_test_concat.blif",
        "max_rss(MiB)": 27.9,
        "exec_time(ms)": 35.6,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "string_test_concat.blif",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 66.7,
        "simulation_time(ms)": 13.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "blif": "string_test_concat.blif",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 31.9,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 72.6,
        "simulation_time(ms)": 13.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 35.5,
        "simulation_time(ms)": 13.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 69,
        "simulation_time(ms)": 12.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 31.4,
        "simulation_time(ms)": 13.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "string_test.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 68.6,
        "simulation_time(ms)": 11.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "string_test.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 35.8,
        "simulation_time(ms)": 13.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "string_test.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 72.2,
        "simulation_time(ms)": 13.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "blif": "string_test.blif",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 31.4,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 30.5,
        "exec_time(ms)": 53.8,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 11.4,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 47.4,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.4,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 30.9,
        "exec_time(ms)": 48.5,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 90.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 12,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 12.1,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 30,
        "exec_time(ms)": 49.4,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 90.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 12,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.8,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 30.5,
        "exec_time(ms)": 53.5,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 11.5,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 48.1,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 7,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 47.7,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 11.3,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 27.8,
        "exec_time(ms)": 48.1,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 7,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 48.9,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 10.8,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 47.3,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 6.5,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 48.3,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 11.1,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 48,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.9,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 50.2,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 11.7,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 45.4,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 47.5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 8.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 43.2,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 3.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 50,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 3.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 10.7,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 49.6,
        "exec_time(ms)": 94.7,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 97.7,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 30.6,
        "exec_time(ms)": 6.9,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/binary_signed_shift_left/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_left/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_signed_shift_left.blif",
        "max_rss(MiB)": 53.4,
        "exec_time(ms)": 92.9,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 14
    },
    "operators/binary_signed_shift_left/k6_N10_40nm": {
        "test_name": "operators/binary_signed_shift_left/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_signed_shift_left.blif",
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 12.4,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 14
    },
    "operators/binary_signed_shift_left/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_left/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_signed_shift_left.blif",
        "max_rss(MiB)": 52.6,
        "exec_time(ms)": 88.9,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 14
    },
    "operators/binary_signed_shift_left/no_arch": {
        "test_name": "operators/binary_signed_shift_left/no_arch",
        "blif": "binary_signed_shift_left.blif",
        "max_rss(MiB)": 33,
        "exec_time(ms)": 6.2,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 14
    },
    "operators/LLSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSC_2_4_8.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 91.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_2_4_8/k6_N10_40nm": {
        "test_name": "operators/LLSC_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSC_2_4_8.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 12,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSC_2_4_8.blif",
        "max_rss(MiB)": 52.8,
        "exec_time(ms)": 88.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_2_4_8/no_arch": {
        "test_name": "operators/LLSC_2_4_8/no_arch",
        "blif": "LLSC_2_4_8.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSC_2_8_4.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 85.8,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LLSC_2_8_4/k6_N10_40nm": {
        "test_name": "operators/LLSC_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSC_2_8_4.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 12,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LLSC_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSC_2_8_4.blif",
        "max_rss(MiB)": 52.8,
        "exec_time(ms)": 87.4,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LLSC_2_8_4/no_arch": {
        "test_name": "operators/LLSC_2_8_4/no_arch",
        "blif": "LLSC_2_8_4.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 5.2,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LLSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSC_2_8_8.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 71.8,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_2_8_8/k6_N10_40nm": {
        "test_name": "operators/LLSC_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSC_2_8_8.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 12.4,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSC_2_8_8.blif",
        "max_rss(MiB)": 53.1,
        "exec_time(ms)": 88.7,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_2_8_8/no_arch": {
        "test_name": "operators/LLSC_2_8_8/no_arch",
        "blif": "LLSC_2_8_8.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSC_32_32_64.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 91.2,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 98.8,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LLSC_32_32_64/k6_N10_40nm": {
        "test_name": "operators/LLSC_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSC_32_32_64.blif",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 14.3,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 98.8,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LLSC_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSC_32_32_64.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 94.5,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 98.8,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LLSC_32_32_64/no_arch": {
        "test_name": "operators/LLSC_32_32_64/no_arch",
        "blif": "LLSC_32_32_64.blif",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 13.3,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 98.8,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LLSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSC_32_64_32.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 80.2,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/LLSC_32_64_32/k6_N10_40nm": {
        "test_name": "operators/LLSC_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSC_32_64_32.blif",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 14.3,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/LLSC_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSC_32_64_32.blif",
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 93.9,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/LLSC_32_64_32/no_arch": {
        "test_name": "operators/LLSC_32_64_32/no_arch",
        "blif": "LLSC_32_64_32.blif",
        "max_rss(MiB)": 33.9,
        "exec_time(ms)": 11.4,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 100,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/LLSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSC_32_64_64.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 102.2,
        "simulation_time(ms)": 5.8,
        "test_coverage(%)": 100,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LLSC_32_64_64/k6_N10_40nm": {
        "test_name": "operators/LLSC_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSC_32_64_64.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 23.4,
        "simulation_time(ms)": 5.6,
        "test_coverage(%)": 100,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LLSC_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSC_32_64_64.blif",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 99,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LLSC_32_64_64/no_arch": {
        "test_name": "operators/LLSC_32_64_64/no_arch",
        "blif": "LLSC_32_64_64.blif",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 17.3,
        "simulation_time(ms)": 5.2,
        "test_coverage(%)": 100,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LLSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSC_3_4_8.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 90.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_3_4_8/k6_N10_40nm": {
        "test_name": "operators/LLSC_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSC_3_4_8.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 10.9,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSC_3_4_8.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 82.4,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_3_4_8/no_arch": {
        "test_name": "operators/LLSC_3_4_8/no_arch",
        "blif": "LLSC_3_4_8.blif",
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 5.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSC_3_8_4.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 88.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LLSC_3_8_4/k6_N10_40nm": {
        "test_name": "operators/LLSC_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSC_3_8_4.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LLSC_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSC_3_8_4.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 87.7,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LLSC_3_8_4/no_arch": {
        "test_name": "operators/LLSC_3_8_4/no_arch",
        "blif": "LLSC_3_8_4.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 5,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LLSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSC_3_8_8.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 78.2,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_3_8_8/k6_N10_40nm": {
        "test_name": "operators/LLSC_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSC_3_8_8.blif",
        "max_rss(MiB)": 36.7,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSC_3_8_8.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 64.8,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_3_8_8/no_arch": {
        "test_name": "operators/LLSC_3_8_8/no_arch",
        "blif": "LLSC_3_8_8.blif",
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 5.8,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LLSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSC_65_72_64.blif",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 100.2,
        "simulation_time(ms)": 3.8,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LLSC_65_72_64/k6_N10_40nm": {
        "test_name": "operators/LLSC_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSC_65_72_64.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 22,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LLSC_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSC_65_72_64.blif",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 94,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LLSC_65_72_64/no_arch": {
        "test_name": "operators/LLSC_65_72_64/no_arch",
        "blif": "LLSC_65_72_64.blif",
        "max_rss(MiB)": 34.7,
        "exec_time(ms)": 11.6,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LLSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSV_2_4_8.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 92.5,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_2_4_8/k6_N10_40nm": {
        "test_name": "operators/LLSV_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSV_2_4_8.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 28.1,
        "simulation_time(ms)": 4.7,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSV_2_4_8.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 99.4,
        "simulation_time(ms)": 5.9,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_2_4_8/no_arch": {
        "test_name": "operators/LLSV_2_4_8/no_arch",
        "blif": "LLSV_2_4_8.blif",
        "max_rss(MiB)": 35,
        "exec_time(ms)": 21.6,
        "simulation_time(ms)": 5.2,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSV_2_8_4.blif",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 97.1,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/LLSV_2_8_4/k6_N10_40nm": {
        "test_name": "operators/LLSV_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSV_2_8_4.blif",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 21.9,
        "simulation_time(ms)": 4.5,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/LLSV_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSV_2_8_4.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 98,
        "simulation_time(ms)": 4.7,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/LLSV_2_8_4/no_arch": {
        "test_name": "operators/LLSV_2_8_4/no_arch",
        "blif": "LLSV_2_8_4.blif",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 15.4,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/LLSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSV_2_8_8.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 107.1,
        "simulation_time(ms)": 9.2,
        "test_coverage(%)": 99.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_2_8_8/k6_N10_40nm": {
        "test_name": "operators/LLSV_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSV_2_8_8.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 32.1,
        "simulation_time(ms)": 8.8,
        "test_coverage(%)": 99.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSV_2_8_8.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 109.2,
        "simulation_time(ms)": 8.6,
        "test_coverage(%)": 99.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_2_8_8/no_arch": {
        "test_name": "operators/LLSV_2_8_8/no_arch",
        "blif": "LLSV_2_8_8.blif",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 24.4,
        "simulation_time(ms)": 8.1,
        "test_coverage(%)": 99.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSV_32_32_64.blif",
        "max_rss(MiB)": 1068.6,
        "exec_time(ms)": 2169.3,
        "simulation_time(ms)": 886,
        "test_coverage(%)": 99.5,
        "Pi": 38,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 4,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/LLSV_32_32_64/k6_N10_40nm": {
        "test_name": "operators/LLSV_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSV_32_32_64.blif",
        "max_rss(MiB)": 1058.5,
        "exec_time(ms)": 2093.1,
        "simulation_time(ms)": 911.2,
        "test_coverage(%)": 99.5,
        "Pi": 38,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/LLSV_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSV_32_32_64.blif",
        "max_rss(MiB)": 1071.3,
        "exec_time(ms)": 2133.5,
        "simulation_time(ms)": 905.3,
        "test_coverage(%)": 99.5,
        "Pi": 38,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/LLSV_32_32_64/no_arch": {
        "test_name": "operators/LLSV_32_32_64/no_arch",
        "blif": "LLSV_32_32_64.blif",
        "max_rss(MiB)": 1055.1,
        "exec_time(ms)": 2076.5,
        "simulation_time(ms)": 892.2,
        "test_coverage(%)": 99.5,
        "Pi": 38,
        "Po": 64,
        "logic element": 12352,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/LLSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSV_32_64_32.blif",
        "max_rss(MiB)": 537.9,
        "exec_time(ms)": 955.6,
        "simulation_time(ms)": 379.5,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 32,
        "logic element": 6176,
        "generic logic size": 4,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6176,
        "Total Node": 6176
    },
    "operators/LLSV_32_64_32/k6_N10_40nm": {
        "test_name": "operators/LLSV_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSV_32_64_32.blif",
        "max_rss(MiB)": 518.2,
        "exec_time(ms)": 870.4,
        "simulation_time(ms)": 376.8,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 32,
        "logic element": 6176,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6176,
        "Total Node": 6176
    },
    "operators/LLSV_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSV_32_64_32.blif",
        "max_rss(MiB)": 535.7,
        "exec_time(ms)": 954.2,
        "simulation_time(ms)": 367.4,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 32,
        "logic element": 6176,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6176,
        "Total Node": 6176
    },
    "operators/LLSV_32_64_32/no_arch": {
        "test_name": "operators/LLSV_32_64_32/no_arch",
        "blif": "LLSV_32_64_32.blif",
        "max_rss(MiB)": 515.8,
        "exec_time(ms)": 869.3,
        "simulation_time(ms)": 373.6,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 32,
        "logic element": 6176,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6176,
        "Total Node": 6176
    },
    "operators/LLSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSV_32_64_64.blif",
        "max_rss(MiB)": 1086.7,
        "exec_time(ms)": 2277.4,
        "simulation_time(ms)": 988,
        "test_coverage(%)": 100,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 4,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/LLSV_32_64_64/k6_N10_40nm": {
        "test_name": "operators/LLSV_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSV_32_64_64.blif",
        "max_rss(MiB)": 1074.9,
        "exec_time(ms)": 2122.1,
        "simulation_time(ms)": 972.7,
        "test_coverage(%)": 100,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/LLSV_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSV_32_64_64.blif",
        "max_rss(MiB)": 1085.9,
        "exec_time(ms)": 2256.9,
        "simulation_time(ms)": 937.9,
        "test_coverage(%)": 100,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/LLSV_32_64_64/no_arch": {
        "test_name": "operators/LLSV_32_64_64/no_arch",
        "blif": "LLSV_32_64_64.blif",
        "max_rss(MiB)": 1073.3,
        "exec_time(ms)": 2167.5,
        "simulation_time(ms)": 1009.5,
        "test_coverage(%)": 100,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/LLSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSV_3_4_8.blif",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 108.7,
        "simulation_time(ms)": 5.4,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_3_4_8/k6_N10_40nm": {
        "test_name": "operators/LLSV_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSV_3_4_8.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 28.1,
        "simulation_time(ms)": 5.6,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSV_3_4_8.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 105.3,
        "simulation_time(ms)": 5.9,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_3_4_8/no_arch": {
        "test_name": "operators/LLSV_3_4_8/no_arch",
        "blif": "LLSV_3_4_8.blif",
        "max_rss(MiB)": 34.9,
        "exec_time(ms)": 24.3,
        "simulation_time(ms)": 6.3,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSV_3_8_4.blif",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 113.8,
        "simulation_time(ms)": 7.5,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/LLSV_3_8_4/k6_N10_40nm": {
        "test_name": "operators/LLSV_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSV_3_8_4.blif",
        "max_rss(MiB)": 37.1,
        "exec_time(ms)": 24.1,
        "simulation_time(ms)": 4.5,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/LLSV_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSV_3_8_4.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 122.5,
        "simulation_time(ms)": 6.3,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/LLSV_3_8_4/no_arch": {
        "test_name": "operators/LLSV_3_8_4/no_arch",
        "blif": "LLSV_3_8_4.blif",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 23.4,
        "simulation_time(ms)": 7.5,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/LLSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSV_3_8_8.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 109.1,
        "simulation_time(ms)": 8.2,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_3_8_8/k6_N10_40nm": {
        "test_name": "operators/LLSV_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSV_3_8_8.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 33.3,
        "simulation_time(ms)": 8.1,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSV_3_8_8.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 102.9,
        "simulation_time(ms)": 7.7,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_3_8_8/no_arch": {
        "test_name": "operators/LLSV_3_8_8/no_arch",
        "blif": "LLSV_3_8_8.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 22.4,
        "simulation_time(ms)": 8.1,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LLSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LLSV_65_72_64.blif",
        "max_rss(MiB)": 1277.9,
        "exec_time(ms)": 2140.9,
        "simulation_time(ms)": 788.8,
        "test_coverage(%)": 100,
        "Pi": 73,
        "Po": 64,
        "logic element": 13888,
        "generic logic size": 4,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 13888,
        "Total Node": 13888
    },
    "operators/LLSV_65_72_64/k6_N10_40nm": {
        "test_name": "operators/LLSV_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LLSV_65_72_64.blif",
        "max_rss(MiB)": 1262.7,
        "exec_time(ms)": 2088.8,
        "simulation_time(ms)": 777.5,
        "test_coverage(%)": 100,
        "Pi": 73,
        "Po": 64,
        "logic element": 13888,
        "generic logic size": 6,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 13888,
        "Total Node": 13888
    },
    "operators/LLSV_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LLSV_65_72_64.blif",
        "max_rss(MiB)": 1276.8,
        "exec_time(ms)": 2180.9,
        "simulation_time(ms)": 803.1,
        "test_coverage(%)": 100,
        "Pi": 73,
        "Po": 64,
        "logic element": 13888,
        "generic logic size": 6,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 13888,
        "Total Node": 13888
    },
    "operators/LLSV_65_72_64/no_arch": {
        "test_name": "operators/LLSV_65_72_64/no_arch",
        "blif": "LLSV_65_72_64.blif",
        "max_rss(MiB)": 1259.9,
        "exec_time(ms)": 2079.7,
        "simulation_time(ms)": 794.5,
        "test_coverage(%)": 100,
        "Pi": 73,
        "Po": 64,
        "logic element": 13888,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 13888,
        "Total Node": 13888
    },
    "operators/LRSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSC_2_4_8.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 86,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 91.7,
        "Pi": 2,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_2_4_8/k6_N10_40nm": {
        "test_name": "operators/LRSC_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSC_2_4_8.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 12.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 91.7,
        "Pi": 2,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSC_2_4_8.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 89.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 91.7,
        "Pi": 2,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_2_4_8/no_arch": {
        "test_name": "operators/LRSC_2_4_8/no_arch",
        "blif": "LRSC_2_4_8.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 5.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 91.7,
        "Pi": 2,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSC_2_8_4.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 88.2,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LRSC_2_8_4/k6_N10_40nm": {
        "test_name": "operators/LRSC_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSC_2_8_4.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 12.2,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LRSC_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSC_2_8_4.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 89.6,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LRSC_2_8_4/no_arch": {
        "test_name": "operators/LRSC_2_8_4/no_arch",
        "blif": "LRSC_2_8_4.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 5.4,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LRSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSC_2_8_8.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 93.5,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 92.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_2_8_8/k6_N10_40nm": {
        "test_name": "operators/LRSC_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSC_2_8_8.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 13.3,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 92.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSC_2_8_8.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 90.1,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 92.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_2_8_8/no_arch": {
        "test_name": "operators/LRSC_2_8_8/no_arch",
        "blif": "LRSC_2_8_8.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 6,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 92.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSC_32_32_64.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 103.7,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LRSC_32_32_64/k6_N10_40nm": {
        "test_name": "operators/LRSC_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSC_32_32_64.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 18,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LRSC_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSC_32_32_64.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 98.9,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LRSC_32_32_64/no_arch": {
        "test_name": "operators/LRSC_32_32_64/no_arch",
        "blif": "LRSC_32_32_64.blif",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 10.7,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LRSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSC_32_64_32.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 100.1,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 98.5,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/LRSC_32_64_32/k6_N10_40nm": {
        "test_name": "operators/LRSC_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSC_32_64_32.blif",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 18.6,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 98.5,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/LRSC_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSC_32_64_32.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 74.7,
        "simulation_time(ms)": 2.5,
        "test_coverage(%)": 98.5,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/LRSC_32_64_32/no_arch": {
        "test_name": "operators/LRSC_32_64_32/no_arch",
        "blif": "LRSC_32_64_32.blif",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 11.7,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 98.5,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/LRSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSC_32_64_64.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 97.9,
        "simulation_time(ms)": 6.4,
        "test_coverage(%)": 99,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LRSC_32_64_64/k6_N10_40nm": {
        "test_name": "operators/LRSC_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSC_32_64_64.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 24.7,
        "simulation_time(ms)": 5.8,
        "test_coverage(%)": 99,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LRSC_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSC_32_64_64.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 101.8,
        "simulation_time(ms)": 5.4,
        "test_coverage(%)": 99,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LRSC_32_64_64/no_arch": {
        "test_name": "operators/LRSC_32_64_64/no_arch",
        "blif": "LRSC_32_64_64.blif",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 17.3,
        "simulation_time(ms)": 5.8,
        "test_coverage(%)": 99,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LRSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSC_3_4_8.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 93.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 91.7,
        "Pi": 1,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_3_4_8/k6_N10_40nm": {
        "test_name": "operators/LRSC_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSC_3_4_8.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 12.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 91.7,
        "Pi": 1,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSC_3_4_8.blif",
        "max_rss(MiB)": 52.8,
        "exec_time(ms)": 89.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 91.7,
        "Pi": 1,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_3_4_8/no_arch": {
        "test_name": "operators/LRSC_3_4_8/no_arch",
        "blif": "LRSC_3_4_8.blif",
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 6.3,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 91.7,
        "Pi": 1,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSC_3_8_4.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 86.7,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LRSC_3_8_4/k6_N10_40nm": {
        "test_name": "operators/LRSC_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSC_3_8_4.blif",
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 12.5,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LRSC_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSC_3_8_4.blif",
        "max_rss(MiB)": 52.8,
        "exec_time(ms)": 93.2,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LRSC_3_8_4/no_arch": {
        "test_name": "operators/LRSC_3_8_4/no_arch",
        "blif": "LRSC_3_8_4.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 5.1,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/LRSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSC_3_8_8.blif",
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 90.4,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 92.9,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_3_8_8/k6_N10_40nm": {
        "test_name": "operators/LRSC_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSC_3_8_8.blif",
        "max_rss(MiB)": 36.8,
        "exec_time(ms)": 13,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 92.9,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSC_3_8_8.blif",
        "max_rss(MiB)": 52.8,
        "exec_time(ms)": 83.6,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 92.9,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_3_8_8/no_arch": {
        "test_name": "operators/LRSC_3_8_8/no_arch",
        "blif": "LRSC_3_8_8.blif",
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 5.4,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 92.9,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/LRSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSC_65_72_64.blif",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 92.9,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 98,
        "Pi": 7,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LRSC_65_72_64/k6_N10_40nm": {
        "test_name": "operators/LRSC_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSC_65_72_64.blif",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 21.5,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 98,
        "Pi": 7,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LRSC_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSC_65_72_64.blif",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 94.4,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 98,
        "Pi": 7,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LRSC_65_72_64/no_arch": {
        "test_name": "operators/LRSC_65_72_64/no_arch",
        "blif": "LRSC_65_72_64.blif",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 14.3,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 98,
        "Pi": 7,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/LRSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSV_2_4_8.blif",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 107.6,
        "simulation_time(ms)": 7.4,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/LRSV_2_4_8/k6_N10_40nm": {
        "test_name": "operators/LRSV_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSV_2_4_8.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 31.9,
        "simulation_time(ms)": 5.8,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/LRSV_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSV_2_4_8.blif",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 98,
        "simulation_time(ms)": 5.5,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/LRSV_2_4_8/no_arch": {
        "test_name": "operators/LRSV_2_4_8/no_arch",
        "blif": "LRSV_2_4_8.blif",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 24.4,
        "simulation_time(ms)": 6.7,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/LRSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSV_2_8_4.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 125.7,
        "simulation_time(ms)": 10.1,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/LRSV_2_8_4/k6_N10_40nm": {
        "test_name": "operators/LRSV_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSV_2_8_4.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 25.6,
        "simulation_time(ms)": 5.3,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/LRSV_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSV_2_8_4.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 121.7,
        "simulation_time(ms)": 10.5,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/LRSV_2_8_4/no_arch": {
        "test_name": "operators/LRSV_2_8_4/no_arch",
        "blif": "LRSV_2_8_4.blif",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 25.8,
        "simulation_time(ms)": 10,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/LRSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSV_2_8_8.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 140.1,
        "simulation_time(ms)": 14.3,
        "test_coverage(%)": 95.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LRSV_2_8_8/k6_N10_40nm": {
        "test_name": "operators/LRSV_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSV_2_8_8.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 46.7,
        "simulation_time(ms)": 15.1,
        "test_coverage(%)": 95.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LRSV_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSV_2_8_8.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 114.3,
        "simulation_time(ms)": 9.8,
        "test_coverage(%)": 95.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LRSV_2_8_8/no_arch": {
        "test_name": "operators/LRSV_2_8_8/no_arch",
        "blif": "LRSV_2_8_8.blif",
        "max_rss(MiB)": 35.6,
        "exec_time(ms)": 26.3,
        "simulation_time(ms)": 10.3,
        "test_coverage(%)": 95.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LRSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSV_32_32_64.blif",
        "max_rss(MiB)": 1068.8,
        "exec_time(ms)": 1970.3,
        "simulation_time(ms)": 738.2,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 64,
        "logic element": 3136,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 4,
        "Estimated LUTs": 3136,
        "Total Node": 3136
    },
    "operators/LRSV_32_32_64/k6_N10_40nm": {
        "test_name": "operators/LRSV_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSV_32_32_64.blif",
        "max_rss(MiB)": 1057.5,
        "exec_time(ms)": 1947.8,
        "simulation_time(ms)": 768.9,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 64,
        "logic element": 3136,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 4,
        "Estimated LUTs": 3136,
        "Total Node": 3136
    },
    "operators/LRSV_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSV_32_32_64.blif",
        "max_rss(MiB)": 1068.7,
        "exec_time(ms)": 2046.3,
        "simulation_time(ms)": 749.4,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 64,
        "logic element": 3136,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 4,
        "Estimated LUTs": 3136,
        "Total Node": 3136
    },
    "operators/LRSV_32_32_64/no_arch": {
        "test_name": "operators/LRSV_32_32_64/no_arch",
        "blif": "LRSV_32_32_64.blif",
        "max_rss(MiB)": 1054.9,
        "exec_time(ms)": 1844,
        "simulation_time(ms)": 694.2,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 64,
        "logic element": 3136,
        "Longest Path": 37,
        "Average Path": 4,
        "Estimated LUTs": 3136,
        "Total Node": 3136
    },
    "operators/LRSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSV_32_64_32.blif",
        "max_rss(MiB)": 526.9,
        "exec_time(ms)": 999.1,
        "simulation_time(ms)": 393.3,
        "test_coverage(%)": 99,
        "Pi": 70,
        "Po": 32,
        "logic element": 6656,
        "generic logic size": 4,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6656,
        "Total Node": 6656
    },
    "operators/LRSV_32_64_32/k6_N10_40nm": {
        "test_name": "operators/LRSV_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSV_32_64_32.blif",
        "max_rss(MiB)": 514.1,
        "exec_time(ms)": 956.7,
        "simulation_time(ms)": 392.1,
        "test_coverage(%)": 99,
        "Pi": 70,
        "Po": 32,
        "logic element": 6656,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6656,
        "Total Node": 6656
    },
    "operators/LRSV_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSV_32_64_32.blif",
        "max_rss(MiB)": 525.5,
        "exec_time(ms)": 1024.9,
        "simulation_time(ms)": 387.8,
        "test_coverage(%)": 99,
        "Pi": 70,
        "Po": 32,
        "logic element": 6656,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6656,
        "Total Node": 6656
    },
    "operators/LRSV_32_64_32/no_arch": {
        "test_name": "operators/LRSV_32_64_32/no_arch",
        "blif": "LRSV_32_64_32.blif",
        "max_rss(MiB)": 509.8,
        "exec_time(ms)": 896.8,
        "simulation_time(ms)": 375.9,
        "test_coverage(%)": 99,
        "Pi": 70,
        "Po": 32,
        "logic element": 6656,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6656,
        "Total Node": 6656
    },
    "operators/LRSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSV_32_64_64.blif",
        "max_rss(MiB)": 1084.8,
        "exec_time(ms)": 2125.7,
        "simulation_time(ms)": 843,
        "test_coverage(%)": 99.5,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 4,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/LRSV_32_64_64/k6_N10_40nm": {
        "test_name": "operators/LRSV_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSV_32_64_64.blif",
        "max_rss(MiB)": 1076.3,
        "exec_time(ms)": 2141,
        "simulation_time(ms)": 869.5,
        "test_coverage(%)": 99.5,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/LRSV_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSV_32_64_64.blif",
        "max_rss(MiB)": 1084.3,
        "exec_time(ms)": 2135.9,
        "simulation_time(ms)": 846.3,
        "test_coverage(%)": 99.5,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/LRSV_32_64_64/no_arch": {
        "test_name": "operators/LRSV_32_64_64/no_arch",
        "blif": "LRSV_32_64_64.blif",
        "max_rss(MiB)": 1073.4,
        "exec_time(ms)": 2062.3,
        "simulation_time(ms)": 844.7,
        "test_coverage(%)": 99.5,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/LRSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSV_3_4_8.blif",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 121.4,
        "simulation_time(ms)": 7.3,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/LRSV_3_4_8/k6_N10_40nm": {
        "test_name": "operators/LRSV_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSV_3_4_8.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 34,
        "simulation_time(ms)": 7.1,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/LRSV_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSV_3_4_8.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 112.2,
        "simulation_time(ms)": 7.4,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/LRSV_3_4_8/no_arch": {
        "test_name": "operators/LRSV_3_4_8/no_arch",
        "blif": "LRSV_3_4_8.blif",
        "max_rss(MiB)": 35,
        "exec_time(ms)": 26,
        "simulation_time(ms)": 6.6,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/LRSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSV_3_8_4.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 110.1,
        "simulation_time(ms)": 6.8,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/LRSV_3_8_4/k6_N10_40nm": {
        "test_name": "operators/LRSV_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSV_3_8_4.blif",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 34.2,
        "simulation_time(ms)": 8,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/LRSV_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSV_3_8_4.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 99.8,
        "simulation_time(ms)": 6.3,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/LRSV_3_8_4/no_arch": {
        "test_name": "operators/LRSV_3_8_4/no_arch",
        "blif": "LRSV_3_8_4.blif",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 25.5,
        "simulation_time(ms)": 7,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/LRSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSV_3_8_8.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 104.2,
        "simulation_time(ms)": 9.1,
        "test_coverage(%)": 95.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LRSV_3_8_8/k6_N10_40nm": {
        "test_name": "operators/LRSV_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSV_3_8_8.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 43.8,
        "simulation_time(ms)": 14.5,
        "test_coverage(%)": 95.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LRSV_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSV_3_8_8.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 100.5,
        "simulation_time(ms)": 10.3,
        "test_coverage(%)": 95.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LRSV_3_8_8/no_arch": {
        "test_name": "operators/LRSV_3_8_8/no_arch",
        "blif": "LRSV_3_8_8.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 29.6,
        "simulation_time(ms)": 10.8,
        "test_coverage(%)": 95.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/LRSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LRSV_65_72_64.blif",
        "max_rss(MiB)": 1468.5,
        "exec_time(ms)": 2560.9,
        "simulation_time(ms)": 936.4,
        "test_coverage(%)": 99,
        "Pi": 81,
        "Po": 64,
        "logic element": 15568,
        "generic logic size": 4,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 15568,
        "Total Node": 15568
    },
    "operators/LRSV_65_72_64/k6_N10_40nm": {
        "test_name": "operators/LRSV_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "LRSV_65_72_64.blif",
        "max_rss(MiB)": 1452.5,
        "exec_time(ms)": 2449.9,
        "simulation_time(ms)": 943.8,
        "test_coverage(%)": 99,
        "Pi": 81,
        "Po": 64,
        "logic element": 15568,
        "generic logic size": 6,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 15568,
        "Total Node": 15568
    },
    "operators/LRSV_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "LRSV_65_72_64.blif",
        "max_rss(MiB)": 1467.7,
        "exec_time(ms)": 2540.8,
        "simulation_time(ms)": 906.9,
        "test_coverage(%)": 99,
        "Pi": 81,
        "Po": 64,
        "logic element": 15568,
        "generic logic size": 6,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 15568,
        "Total Node": 15568
    },
    "operators/LRSV_65_72_64/no_arch": {
        "test_name": "operators/LRSV_65_72_64/no_arch",
        "blif": "LRSV_65_72_64.blif",
        "max_rss(MiB)": 1449.8,
        "exec_time(ms)": 2464.4,
        "simulation_time(ms)": 933,
        "test_coverage(%)": 99,
        "Pi": 81,
        "Po": 64,
        "logic element": 15568,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 15568,
        "Total Node": 15568
    },
    "operators/Signed_ALSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "Signed_ALSC_2_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/Signed_ALSC_2_4_8/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "Signed_ALSC_2_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/Signed_ALSC_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "Signed_ALSC_2_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/Signed_ALSC_2_4_8/no_arch": {
        "test_name": "operators/Signed_ALSC_2_4_8/no_arch",
        "blif": "Signed_ALSC_2_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/Signed_ALSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "Signed_ALSC_2_8_4.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 95.2,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/Signed_ALSC_2_8_4/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "Signed_ALSC_2_8_4.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 12.3,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/Signed_ALSC_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "Signed_ALSC_2_8_4.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 92.4,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/Signed_ALSC_2_8_4/no_arch": {
        "test_name": "operators/Signed_ALSC_2_8_4/no_arch",
        "blif": "Signed_ALSC_2_8_4.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 6,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/Signed_ALSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "Signed_ALSC_2_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/Signed_ALSC_2_8_8/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "Signed_ALSC_2_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/Signed_ALSC_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "Signed_ALSC_2_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/Signed_ALSC_2_8_8/no_arch": {
        "test_name": "operators/Signed_ALSC_2_8_8/no_arch",
        "blif": "Signed_ALSC_2_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/Signed_ALSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "Signed_ALSC_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/Signed_ALSC_32_32_64/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "Signed_ALSC_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/Signed_ALSC_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "Signed_ALSC_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/Signed_ALSC_32_32_64/no_arch": {
        "test_name": "operators/Signed_ALSC_32_32_64/no_arch",
        "blif": "Signed_ALSC_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/Signed_ALSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "Signed_ALSC_32_64_32.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 100.3,
        "simulation_time(ms)": 3.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 33,
        "logic element": 33,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "operators/Signed_ALSC_32_64_32/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "Signed_ALSC_32_64_32.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 19.1,
        "simulation_time(ms)": 3.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 33,
        "logic element": 33,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "operators/Signed_ALSC_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "Signed_ALSC_32_64_32.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 93.4,
        "simulation_time(ms)": 3.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 33,
        "logic element": 33,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "operators/Signed_ALSC_32_64_32/no_arch": {
        "test_name": "operators/Signed_ALSC_32_64_32/no_arch",
        "blif": "Signed_ALSC_32_64_32.blif",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 12.9,
        "simulation_time(ms)": 3.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 33,
        "logic element": 33,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "operators/Signed_ALSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "Signed_ALSC_32_64_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/Signed_ALSC_32_64_64/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "Signed_ALSC_32_64_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/Signed_ALSC_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "Signed_ALSC_32_64_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/Signed_ALSC_32_64_64/no_arch": {
        "test_name": "operators/Signed_ALSC_32_64_64/no_arch",
        "blif": "Signed_ALSC_32_64_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/Signed_ALSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "Signed_ALSC_3_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/Signed_ALSC_3_4_8/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "Signed_ALSC_3_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/Signed_ALSC_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "Signed_ALSC_3_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/Signed_ALSC_3_4_8/no_arch": {
        "test_name": "operators/Signed_ALSC_3_4_8/no_arch",
        "blif": "Signed_ALSC_3_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/Signed_ALSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "Signed_ALSC_3_8_4.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 108.8,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/Signed_ALSC_3_8_4/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "Signed_ALSC_3_8_4.blif",
        "max_rss(MiB)": 36.7,
        "exec_time(ms)": 12.6,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/Signed_ALSC_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "Signed_ALSC_3_8_4.blif",
        "max_rss(MiB)": 53.2,
        "exec_time(ms)": 79.7,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/Signed_ALSC_3_8_4/no_arch": {
        "test_name": "operators/Signed_ALSC_3_8_4/no_arch",
        "blif": "Signed_ALSC_3_8_4.blif",
        "max_rss(MiB)": 33,
        "exec_time(ms)": 8.4,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/Signed_ALSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "Signed_ALSC_3_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/Signed_ALSC_3_8_8/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "Signed_ALSC_3_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/Signed_ALSC_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "Signed_ALSC_3_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/Signed_ALSC_3_8_8/no_arch": {
        "test_name": "operators/Signed_ALSC_3_8_8/no_arch",
        "blif": "Signed_ALSC_3_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/Signed_ALSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "Signed_ALSC_65_72_64.blif",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 104,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/Signed_ALSC_65_72_64/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "Signed_ALSC_65_72_64.blif",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 24.2,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/Signed_ALSC_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "Signed_ALSC_65_72_64.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 101.9,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/Signed_ALSC_65_72_64/no_arch": {
        "test_name": "operators/Signed_ALSC_65_72_64/no_arch",
        "blif": "Signed_ALSC_65_72_64.blif",
        "max_rss(MiB)": 34.7,
        "exec_time(ms)": 18,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/signed_ALSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ALSV_2_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ALSV_2_4_8/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ALSV_2_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ALSV_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ALSV_2_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ALSV_2_4_8/no_arch": {
        "test_name": "operators/signed_ALSV_2_4_8/no_arch",
        "blif": "signed_ALSV_2_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ALSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ALSV_2_8_4.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 96.7,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/signed_ALSV_2_8_4/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ALSV_2_8_4.blif",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 21.6,
        "simulation_time(ms)": 4.5,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/signed_ALSV_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ALSV_2_8_4.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 95.9,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/signed_ALSV_2_8_4/no_arch": {
        "test_name": "operators/signed_ALSV_2_8_4/no_arch",
        "blif": "signed_ALSV_2_8_4.blif",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 16.4,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/signed_ALSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ALSV_2_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/signed_ALSV_2_8_8/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ALSV_2_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/signed_ALSV_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ALSV_2_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/signed_ALSV_2_8_8/no_arch": {
        "test_name": "operators/signed_ALSV_2_8_8/no_arch",
        "blif": "signed_ALSV_2_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/signed_ALSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ALSV_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/signed_ALSV_32_32_64/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ALSV_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/signed_ALSV_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ALSV_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/signed_ALSV_32_32_64/no_arch": {
        "test_name": "operators/signed_ALSV_32_32_64/no_arch",
        "blif": "signed_ALSV_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/signed_ALSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ALSV_32_64_32.blif",
        "max_rss(MiB)": 540.1,
        "exec_time(ms)": 956.3,
        "simulation_time(ms)": 384.4,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 32,
        "logic element": 6176,
        "generic logic size": 4,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6176,
        "Total Node": 6176
    },
    "operators/signed_ALSV_32_64_32/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ALSV_32_64_32.blif",
        "max_rss(MiB)": 521.3,
        "exec_time(ms)": 887.1,
        "simulation_time(ms)": 379,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 32,
        "logic element": 6176,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6176,
        "Total Node": 6176
    },
    "operators/signed_ALSV_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ALSV_32_64_32.blif",
        "max_rss(MiB)": 540,
        "exec_time(ms)": 988.4,
        "simulation_time(ms)": 389,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 32,
        "logic element": 6176,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6176,
        "Total Node": 6176
    },
    "operators/signed_ALSV_32_64_32/no_arch": {
        "test_name": "operators/signed_ALSV_32_64_32/no_arch",
        "blif": "signed_ALSV_32_64_32.blif",
        "max_rss(MiB)": 518.8,
        "exec_time(ms)": 868.3,
        "simulation_time(ms)": 377.4,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 32,
        "logic element": 6176,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6176,
        "Total Node": 6176
    },
    "operators/signed_ALSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ALSV_32_64_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/signed_ALSV_32_64_64/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ALSV_32_64_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/signed_ALSV_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ALSV_32_64_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/signed_ALSV_32_64_64/no_arch": {
        "test_name": "operators/signed_ALSV_32_64_64/no_arch",
        "blif": "signed_ALSV_32_64_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:"
        ]
    },
    "operators/signed_ALSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ALSV_3_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ALSV_3_4_8/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ALSV_3_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ALSV_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ALSV_3_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ALSV_3_4_8/no_arch": {
        "test_name": "operators/signed_ALSV_3_4_8/no_arch",
        "blif": "signed_ALSV_3_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ALSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ALSV_3_8_4.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 114.7,
        "simulation_time(ms)": 6,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/signed_ALSV_3_8_4/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ALSV_3_8_4.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 33.6,
        "simulation_time(ms)": 11.6,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/signed_ALSV_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ALSV_3_8_4.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 93.6,
        "simulation_time(ms)": 5.3,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/signed_ALSV_3_8_4/no_arch": {
        "test_name": "operators/signed_ALSV_3_8_4/no_arch",
        "blif": "signed_ALSV_3_8_4.blif",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 16,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/signed_ALSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ALSV_3_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "operators/signed_ALSV_3_8_8/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ALSV_3_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "operators/signed_ALSV_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ALSV_3_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "operators/signed_ALSV_3_8_8/no_arch": {
        "test_name": "operators/signed_ALSV_3_8_8/no_arch",
        "blif": "signed_ALSV_3_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "operators/signed_ALSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ALSV_65_72_64.blif",
        "max_rss(MiB)": 1279.1,
        "exec_time(ms)": 2375,
        "simulation_time(ms)": 890.6,
        "test_coverage(%)": 100,
        "Pi": 73,
        "Po": 64,
        "logic element": 13888,
        "generic logic size": 4,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 13888,
        "Total Node": 13888
    },
    "operators/signed_ALSV_65_72_64/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ALSV_65_72_64.blif",
        "max_rss(MiB)": 1264.9,
        "exec_time(ms)": 2090.4,
        "simulation_time(ms)": 799,
        "test_coverage(%)": 100,
        "Pi": 73,
        "Po": 64,
        "logic element": 13888,
        "generic logic size": 6,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 13888,
        "Total Node": 13888
    },
    "operators/signed_ALSV_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ALSV_65_72_64.blif",
        "max_rss(MiB)": 1278.6,
        "exec_time(ms)": 2321.6,
        "simulation_time(ms)": 864.4,
        "test_coverage(%)": 100,
        "Pi": 73,
        "Po": 64,
        "logic element": 13888,
        "generic logic size": 6,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 13888,
        "Total Node": 13888
    },
    "operators/signed_ALSV_65_72_64/no_arch": {
        "test_name": "operators/signed_ALSV_65_72_64/no_arch",
        "blif": "signed_ALSV_65_72_64.blif",
        "max_rss(MiB)": 1262.2,
        "exec_time(ms)": 2297.2,
        "simulation_time(ms)": 876.9,
        "test_coverage(%)": 100,
        "Pi": 73,
        "Po": 64,
        "logic element": 13888,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 13888,
        "Total Node": 13888
    },
    "operators/signed_ARSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ARSV_2_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ARSV_2_4_8/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ARSV_2_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ARSV_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ARSV_2_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ARSV_2_4_8/no_arch": {
        "test_name": "operators/signed_ARSV_2_4_8/no_arch",
        "blif": "signed_ARSV_2_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ARSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ARSV_2_8_4.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/signed_ARSV_2_8_4/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ARSV_2_8_4.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/signed_ARSV_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ARSV_2_8_4.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/signed_ARSV_2_8_4/no_arch": {
        "test_name": "operators/signed_ARSV_2_8_4/no_arch",
        "blif": "signed_ARSV_2_8_4.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/signed_ARSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ARSV_2_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:",
            "[OUTPUT_BLIF] Vector 6 mismatch:"
        ]
    },
    "operators/signed_ARSV_2_8_8/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ARSV_2_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:",
            "[OUTPUT_BLIF] Vector 6 mismatch:"
        ]
    },
    "operators/signed_ARSV_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ARSV_2_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:",
            "[OUTPUT_BLIF] Vector 6 mismatch:"
        ]
    },
    "operators/signed_ARSV_2_8_8/no_arch": {
        "test_name": "operators/signed_ARSV_2_8_8/no_arch",
        "blif": "signed_ARSV_2_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:",
            "[OUTPUT_BLIF] Vector 6 mismatch:"
        ]
    },
    "operators/signed_ARSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ARSV_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ARSV_32_32_64/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ARSV_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ARSV_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ARSV_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ARSV_32_32_64/no_arch": {
        "test_name": "operators/signed_ARSV_32_32_64/no_arch",
        "blif": "signed_ARSV_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ARSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ARSV_32_64_32.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:"
        ]
    },
    "operators/signed_ARSV_32_64_32/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ARSV_32_64_32.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:"
        ]
    },
    "operators/signed_ARSV_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ARSV_32_64_32.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:"
        ]
    },
    "operators/signed_ARSV_32_64_32/no_arch": {
        "test_name": "operators/signed_ARSV_32_64_32/no_arch",
        "blif": "signed_ARSV_32_64_32.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:"
        ]
    },
    "operators/signed_ARSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ARSV_32_64_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:"
        ]
    },
    "operators/signed_ARSV_32_64_64/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ARSV_32_64_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:"
        ]
    },
    "operators/signed_ARSV_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ARSV_32_64_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:"
        ]
    },
    "operators/signed_ARSV_32_64_64/no_arch": {
        "test_name": "operators/signed_ARSV_32_64_64/no_arch",
        "blif": "signed_ARSV_32_64_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:"
        ]
    },
    "operators/signed_ARSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ARSV_3_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ARSV_3_4_8/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ARSV_3_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ARSV_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ARSV_3_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ARSV_3_4_8/no_arch": {
        "test_name": "operators/signed_ARSV_3_4_8/no_arch",
        "blif": "signed_ARSV_3_4_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/signed_ARSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ARSV_3_8_4.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "operators/signed_ARSV_3_8_4/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ARSV_3_8_4.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "operators/signed_ARSV_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ARSV_3_8_4.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "operators/signed_ARSV_3_8_4/no_arch": {
        "test_name": "operators/signed_ARSV_3_8_4/no_arch",
        "blif": "signed_ARSV_3_8_4.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "operators/signed_ARSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ARSV_3_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:",
            "[OUTPUT_BLIF] Vector 6 mismatch:"
        ]
    },
    "operators/signed_ARSV_3_8_8/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ARSV_3_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:",
            "[OUTPUT_BLIF] Vector 6 mismatch:"
        ]
    },
    "operators/signed_ARSV_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ARSV_3_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:",
            "[OUTPUT_BLIF] Vector 6 mismatch:"
        ]
    },
    "operators/signed_ARSV_3_8_8/no_arch": {
        "test_name": "operators/signed_ARSV_3_8_8/no_arch",
        "blif": "signed_ARSV_3_8_8.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:",
            "[OUTPUT_BLIF] Vector 6 mismatch:"
        ]
    },
    "operators/signed_ARSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_ARSV_65_72_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:"
        ]
    },
    "operators/signed_ARSV_65_72_64/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_ARSV_65_72_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:"
        ]
    },
    "operators/signed_ARSV_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_ARSV_65_72_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:"
        ]
    },
    "operators/signed_ARSV_65_72_64/no_arch": {
        "test_name": "operators/signed_ARSV_65_72_64/no_arch",
        "blif": "signed_ARSV_65_72_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:"
        ]
    },
    "operators/unsigned_ALSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_2_4_8.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 76.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_2_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSC_2_4_8.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 10.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_2_4_8.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 86.2,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_2_4_8/no_arch": {
        "test_name": "operators/unsigned_ALSC_2_4_8/no_arch",
        "blif": "unsigned_ALSC_2_4_8.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_2_8_4.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 67.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_ALSC_2_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSC_2_8_4.blif",
        "max_rss(MiB)": 36.7,
        "exec_time(ms)": 12.7,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_ALSC_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_2_8_4.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 89.4,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_ALSC_2_8_4/no_arch": {
        "test_name": "operators/unsigned_ALSC_2_8_4/no_arch",
        "blif": "unsigned_ALSC_2_8_4.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 5.2,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_ALSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_2_8_8.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 93.4,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_2_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSC_2_8_8.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 13.5,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_2_8_8.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 63.8,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_2_8_8/no_arch": {
        "test_name": "operators/unsigned_ALSC_2_8_8/no_arch",
        "blif": "unsigned_ALSC_2_8_8.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 5.9,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_32_32_64.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 100,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 98.8,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/unsigned_ALSC_32_32_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSC_32_32_64.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 20.8,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 98.8,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/unsigned_ALSC_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_32_32_64.blif",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 99.9,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 98.8,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/unsigned_ALSC_32_32_64/no_arch": {
        "test_name": "operators/unsigned_ALSC_32_32_64/no_arch",
        "blif": "unsigned_ALSC_32_32_64.blif",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 13.4,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 98.8,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/unsigned_ALSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_32_64_32.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 101.4,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 33,
        "logic element": 33,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "operators/unsigned_ALSC_32_64_32/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSC_32_64_32.blif",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 18.9,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 33,
        "logic element": 33,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "operators/unsigned_ALSC_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_32_64_32.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 96.9,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 33,
        "logic element": 33,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "operators/unsigned_ALSC_32_64_32/no_arch": {
        "test_name": "operators/unsigned_ALSC_32_64_32/no_arch",
        "blif": "unsigned_ALSC_32_64_32.blif",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 33,
        "logic element": 33,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "operators/unsigned_ALSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_32_64_64.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 87.8,
        "simulation_time(ms)": 5.5,
        "test_coverage(%)": 100,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/unsigned_ALSC_32_64_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSC_32_64_64.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 23.8,
        "simulation_time(ms)": 5.4,
        "test_coverage(%)": 100,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/unsigned_ALSC_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_32_64_64.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 98.2,
        "simulation_time(ms)": 5.6,
        "test_coverage(%)": 100,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/unsigned_ALSC_32_64_64/no_arch": {
        "test_name": "operators/unsigned_ALSC_32_64_64/no_arch",
        "blif": "unsigned_ALSC_32_64_64.blif",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 17.3,
        "simulation_time(ms)": 5.7,
        "test_coverage(%)": 100,
        "Pi": 32,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/unsigned_ALSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_3_4_8.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 74.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_3_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSC_3_4_8.blif",
        "max_rss(MiB)": 36.9,
        "exec_time(ms)": 12.6,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_3_4_8.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 88.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_3_4_8/no_arch": {
        "test_name": "operators/unsigned_ALSC_3_4_8/no_arch",
        "blif": "unsigned_ALSC_3_4_8.blif",
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 5.7,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 83.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_3_8_4.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 90.8,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_ALSC_3_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSC_3_8_4.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 12.7,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_ALSC_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_3_8_4.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 85,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_ALSC_3_8_4/no_arch": {
        "test_name": "operators/unsigned_ALSC_3_8_4/no_arch",
        "blif": "unsigned_ALSC_3_8_4.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 5.7,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_ALSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_3_8_8.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 92.7,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_3_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSC_3_8_8.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 10.6,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_3_8_8.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 80.2,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_3_8_8/no_arch": {
        "test_name": "operators/unsigned_ALSC_3_8_8/no_arch",
        "blif": "unsigned_ALSC_3_8_8.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 5.8,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_ALSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_65_72_64.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 99.6,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/unsigned_ALSC_65_72_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSC_65_72_64.blif",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 23.1,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/unsigned_ALSC_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSC_65_72_64.blif",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 79.7,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/unsigned_ALSC_65_72_64/no_arch": {
        "test_name": "operators/unsigned_ALSC_65_72_64/no_arch",
        "blif": "unsigned_ALSC_65_72_64.blif",
        "max_rss(MiB)": 34.8,
        "exec_time(ms)": 14.7,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 100,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "operators/unsigned_ALSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_2_4_8.blif",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 102.9,
        "simulation_time(ms)": 3.8,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_2_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSV_2_4_8.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 29.1,
        "simulation_time(ms)": 4.8,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_2_4_8.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 104,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_2_4_8/no_arch": {
        "test_name": "operators/unsigned_ALSV_2_4_8/no_arch",
        "blif": "unsigned_ALSV_2_4_8.blif",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 21.5,
        "simulation_time(ms)": 5.1,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_2_8_4.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 102,
        "simulation_time(ms)": 4.4,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/unsigned_ALSV_2_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSV_2_8_4.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 16.9,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/unsigned_ALSV_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_2_8_4.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 88,
        "simulation_time(ms)": 4.4,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/unsigned_ALSV_2_8_4/no_arch": {
        "test_name": "operators/unsigned_ALSV_2_8_4/no_arch",
        "blif": "unsigned_ALSV_2_8_4.blif",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 12.1,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/unsigned_ALSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_2_8_8.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 112.4,
        "simulation_time(ms)": 8.5,
        "test_coverage(%)": 99.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_2_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSV_2_8_8.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 26.5,
        "simulation_time(ms)": 7.5,
        "test_coverage(%)": 99.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_2_8_8.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 108.5,
        "simulation_time(ms)": 8.6,
        "test_coverage(%)": 99.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_2_8_8/no_arch": {
        "test_name": "operators/unsigned_ALSV_2_8_8/no_arch",
        "blif": "unsigned_ALSV_2_8_8.blif",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 26.3,
        "simulation_time(ms)": 9,
        "test_coverage(%)": 99.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_32_32_64.blif",
        "max_rss(MiB)": 1069.3,
        "exec_time(ms)": 2081.6,
        "simulation_time(ms)": 817.8,
        "test_coverage(%)": 99.5,
        "Pi": 38,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 4,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/unsigned_ALSV_32_32_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSV_32_32_64.blif",
        "max_rss(MiB)": 1060,
        "exec_time(ms)": 1954.4,
        "simulation_time(ms)": 790.5,
        "test_coverage(%)": 99.5,
        "Pi": 38,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/unsigned_ALSV_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_32_32_64.blif",
        "max_rss(MiB)": 1067.4,
        "exec_time(ms)": 2194.1,
        "simulation_time(ms)": 872.6,
        "test_coverage(%)": 99.5,
        "Pi": 38,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/unsigned_ALSV_32_32_64/no_arch": {
        "test_name": "operators/unsigned_ALSV_32_32_64/no_arch",
        "blif": "unsigned_ALSV_32_32_64.blif",
        "max_rss(MiB)": 1057,
        "exec_time(ms)": 2116.2,
        "simulation_time(ms)": 913.2,
        "test_coverage(%)": 99.5,
        "Pi": 38,
        "Po": 64,
        "logic element": 12352,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/unsigned_ALSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_32_64_32.blif",
        "max_rss(MiB)": 541.2,
        "exec_time(ms)": 984.8,
        "simulation_time(ms)": 386.9,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 32,
        "logic element": 6176,
        "generic logic size": 4,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6176,
        "Total Node": 6176
    },
    "operators/unsigned_ALSV_32_64_32/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSV_32_64_32.blif",
        "max_rss(MiB)": 521.7,
        "exec_time(ms)": 889.4,
        "simulation_time(ms)": 378.5,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 32,
        "logic element": 6176,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6176,
        "Total Node": 6176
    },
    "operators/unsigned_ALSV_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_32_64_32.blif",
        "max_rss(MiB)": 540.2,
        "exec_time(ms)": 981,
        "simulation_time(ms)": 383.8,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 32,
        "logic element": 6176,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6176,
        "Total Node": 6176
    },
    "operators/unsigned_ALSV_32_64_32/no_arch": {
        "test_name": "operators/unsigned_ALSV_32_64_32/no_arch",
        "blif": "unsigned_ALSV_32_64_32.blif",
        "max_rss(MiB)": 517.9,
        "exec_time(ms)": 898.2,
        "simulation_time(ms)": 381.3,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 32,
        "logic element": 6176,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6176,
        "Total Node": 6176
    },
    "operators/unsigned_ALSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_32_64_64.blif",
        "max_rss(MiB)": 1093.4,
        "exec_time(ms)": 2327.7,
        "simulation_time(ms)": 1018,
        "test_coverage(%)": 100,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 4,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/unsigned_ALSV_32_64_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSV_32_64_64.blif",
        "max_rss(MiB)": 1079.4,
        "exec_time(ms)": 2130.4,
        "simulation_time(ms)": 967.3,
        "test_coverage(%)": 100,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/unsigned_ALSV_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_32_64_64.blif",
        "max_rss(MiB)": 1090.2,
        "exec_time(ms)": 2343.2,
        "simulation_time(ms)": 949.1,
        "test_coverage(%)": 100,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/unsigned_ALSV_32_64_64/no_arch": {
        "test_name": "operators/unsigned_ALSV_32_64_64/no_arch",
        "blif": "unsigned_ALSV_32_64_64.blif",
        "max_rss(MiB)": 1076.1,
        "exec_time(ms)": 2118.2,
        "simulation_time(ms)": 928.8,
        "test_coverage(%)": 100,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/unsigned_ALSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_3_4_8.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 111,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_3_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSV_3_4_8.blif",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 31.1,
        "simulation_time(ms)": 5.9,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_3_4_8.blif",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 127.7,
        "simulation_time(ms)": 8,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_3_4_8/no_arch": {
        "test_name": "operators/unsigned_ALSV_3_4_8/no_arch",
        "blif": "unsigned_ALSV_3_4_8.blif",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 35.5,
        "simulation_time(ms)": 7.1,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 200,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_3_8_4.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 127.6,
        "simulation_time(ms)": 14.3,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/unsigned_ALSV_3_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSV_3_8_4.blif",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 26.6,
        "simulation_time(ms)": 5.5,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/unsigned_ALSV_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_3_8_4.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 117.4,
        "simulation_time(ms)": 7.5,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/unsigned_ALSV_3_8_4/no_arch": {
        "test_name": "operators/unsigned_ALSV_3_8_4/no_arch",
        "blif": "unsigned_ALSV_3_8_4.blif",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 14.9,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 4,
        "logic element": 100,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "operators/unsigned_ALSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_3_8_8.blif",
        "max_rss(MiB)": 56,
        "exec_time(ms)": 107.2,
        "simulation_time(ms)": 9,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_3_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSV_3_8_8.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 32,
        "simulation_time(ms)": 8.4,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_3_8_8.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 105.1,
        "simulation_time(ms)": 7.1,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_3_8_8/no_arch": {
        "test_name": "operators/unsigned_ALSV_3_8_8/no_arch",
        "blif": "unsigned_ALSV_3_8_8.blif",
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 20.5,
        "simulation_time(ms)": 8.3,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ALSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_65_72_64.blif",
        "max_rss(MiB)": 1281,
        "exec_time(ms)": 2297.9,
        "simulation_time(ms)": 847.2,
        "test_coverage(%)": 100,
        "Pi": 73,
        "Po": 64,
        "logic element": 13888,
        "generic logic size": 4,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 13888,
        "Total Node": 13888
    },
    "operators/unsigned_ALSV_65_72_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ALSV_65_72_64.blif",
        "max_rss(MiB)": 1264.5,
        "exec_time(ms)": 2408.7,
        "simulation_time(ms)": 988.1,
        "test_coverage(%)": 100,
        "Pi": 73,
        "Po": 64,
        "logic element": 13888,
        "generic logic size": 6,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 13888,
        "Total Node": 13888
    },
    "operators/unsigned_ALSV_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ALSV_65_72_64.blif",
        "max_rss(MiB)": 1277.4,
        "exec_time(ms)": 2489.6,
        "simulation_time(ms)": 977.1,
        "test_coverage(%)": 100,
        "Pi": 73,
        "Po": 64,
        "logic element": 13888,
        "generic logic size": 6,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 13888,
        "Total Node": 13888
    },
    "operators/unsigned_ALSV_65_72_64/no_arch": {
        "test_name": "operators/unsigned_ALSV_65_72_64/no_arch",
        "blif": "unsigned_ALSV_65_72_64.blif",
        "max_rss(MiB)": 1262.2,
        "exec_time(ms)": 2206.3,
        "simulation_time(ms)": 852,
        "test_coverage(%)": 100,
        "Pi": 73,
        "Po": 64,
        "logic element": 13888,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 13888,
        "Total Node": 13888
    },
    "operators/unsigned_ARSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_2_4_8.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 95.6,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_ARSV_2_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ARSV_2_4_8.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 27.6,
        "simulation_time(ms)": 4.5,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_ARSV_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_2_4_8.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 98.3,
        "simulation_time(ms)": 4.4,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_ARSV_2_4_8/no_arch": {
        "test_name": "operators/unsigned_ARSV_2_4_8/no_arch",
        "blif": "unsigned_ARSV_2_4_8.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 22.4,
        "simulation_time(ms)": 5.1,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_ARSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_2_8_4.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 91.4,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/unsigned_ARSV_2_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ARSV_2_8_4.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 24.5,
        "simulation_time(ms)": 5.5,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/unsigned_ARSV_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_2_8_4.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 102.9,
        "simulation_time(ms)": 5.6,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/unsigned_ARSV_2_8_4/no_arch": {
        "test_name": "operators/unsigned_ARSV_2_8_4/no_arch",
        "blif": "unsigned_ARSV_2_8_4.blif",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 17.2,
        "simulation_time(ms)": 5.6,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/unsigned_ARSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_2_8_8.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 102.4,
        "simulation_time(ms)": 6.7,
        "test_coverage(%)": 95.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ARSV_2_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ARSV_2_8_8.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 33.8,
        "simulation_time(ms)": 9.1,
        "test_coverage(%)": 95.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ARSV_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_2_8_8.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 96.8,
        "simulation_time(ms)": 8.3,
        "test_coverage(%)": 95.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ARSV_2_8_8/no_arch": {
        "test_name": "operators/unsigned_ARSV_2_8_8/no_arch",
        "blif": "unsigned_ARSV_2_8_8.blif",
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 20.5,
        "simulation_time(ms)": 8,
        "test_coverage(%)": 95.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ARSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/unsigned_ARSV_32_32_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ARSV_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/unsigned_ARSV_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/unsigned_ARSV_32_32_64/no_arch": {
        "test_name": "operators/unsigned_ARSV_32_32_64/no_arch",
        "blif": "unsigned_ARSV_32_32_64.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 2 mismatch:"
        ]
    },
    "operators/unsigned_ARSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_32_64_32.blif",
        "max_rss(MiB)": 529.1,
        "exec_time(ms)": 1169.4,
        "simulation_time(ms)": 495,
        "test_coverage(%)": 99,
        "Pi": 70,
        "Po": 32,
        "logic element": 6656,
        "generic logic size": 4,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6656,
        "Total Node": 6656
    },
    "operators/unsigned_ARSV_32_64_32/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ARSV_32_64_32.blif",
        "max_rss(MiB)": 517.5,
        "exec_time(ms)": 1032.1,
        "simulation_time(ms)": 443.5,
        "test_coverage(%)": 99,
        "Pi": 70,
        "Po": 32,
        "logic element": 6656,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6656,
        "Total Node": 6656
    },
    "operators/unsigned_ARSV_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_32_64_32.blif",
        "max_rss(MiB)": 527.4,
        "exec_time(ms)": 1219.4,
        "simulation_time(ms)": 542.3,
        "test_coverage(%)": 99,
        "Pi": 70,
        "Po": 32,
        "logic element": 6656,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6656,
        "Total Node": 6656
    },
    "operators/unsigned_ARSV_32_64_32/no_arch": {
        "test_name": "operators/unsigned_ARSV_32_64_32/no_arch",
        "blif": "unsigned_ARSV_32_64_32.blif",
        "max_rss(MiB)": 511.8,
        "exec_time(ms)": 1127.5,
        "simulation_time(ms)": 509,
        "test_coverage(%)": 99,
        "Pi": 70,
        "Po": 32,
        "logic element": 6656,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 6656,
        "Total Node": 6656
    },
    "operators/unsigned_ARSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_32_64_64.blif",
        "max_rss(MiB)": 1091.9,
        "exec_time(ms)": 1689.7,
        "simulation_time(ms)": 525.3,
        "test_coverage(%)": 99.5,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 4,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/unsigned_ARSV_32_64_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ARSV_32_64_64.blif",
        "max_rss(MiB)": 1080.4,
        "exec_time(ms)": 1913.9,
        "simulation_time(ms)": 735.3,
        "test_coverage(%)": 99.5,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/unsigned_ARSV_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_32_64_64.blif",
        "max_rss(MiB)": 1091,
        "exec_time(ms)": 1937,
        "simulation_time(ms)": 639.8,
        "test_coverage(%)": 99.5,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "generic logic size": 6,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/unsigned_ARSV_32_64_64/no_arch": {
        "test_name": "operators/unsigned_ARSV_32_64_64/no_arch",
        "blif": "unsigned_ARSV_32_64_64.blif",
        "max_rss(MiB)": 1076.2,
        "exec_time(ms)": 1536.5,
        "simulation_time(ms)": 526.4,
        "test_coverage(%)": 99.5,
        "Pi": 70,
        "Po": 64,
        "logic element": 12352,
        "Longest Path": 69,
        "Average Path": 6,
        "Estimated LUTs": 12352,
        "Total Node": 12352
    },
    "operators/unsigned_ARSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_3_4_8.blif",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 90.2,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_ARSV_3_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ARSV_3_4_8.blif",
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 29.8,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_ARSV_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_3_4_8.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 102.3,
        "simulation_time(ms)": 4.8,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_ARSV_3_4_8/no_arch": {
        "test_name": "operators/unsigned_ARSV_3_4_8/no_arch",
        "blif": "unsigned_ARSV_3_4_8.blif",
        "max_rss(MiB)": 35,
        "exec_time(ms)": 23.2,
        "simulation_time(ms)": 5.4,
        "test_coverage(%)": 95,
        "Pi": 6,
        "Po": 8,
        "logic element": 56,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_ARSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_3_8_4.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 99.3,
        "simulation_time(ms)": 6,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/unsigned_ARSV_3_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ARSV_3_8_4.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 24.8,
        "simulation_time(ms)": 5.3,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/unsigned_ARSV_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_3_8_4.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 105,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/unsigned_ARSV_3_8_4/no_arch": {
        "test_name": "operators/unsigned_ARSV_3_8_4/no_arch",
        "blif": "unsigned_ARSV_3_8_4.blif",
        "max_rss(MiB)": 34.7,
        "exec_time(ms)": 16.3,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 98.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 124,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 124,
        "Total Node": 124
    },
    "operators/unsigned_ARSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_3_8_8.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 111.2,
        "simulation_time(ms)": 8.5,
        "test_coverage(%)": 95.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ARSV_3_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ARSV_3_8_8.blif",
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 32.5,
        "simulation_time(ms)": 8.8,
        "test_coverage(%)": 95.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ARSV_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_3_8_8.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 113.4,
        "simulation_time(ms)": 9.7,
        "test_coverage(%)": 95.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ARSV_3_8_8/no_arch": {
        "test_name": "operators/unsigned_ARSV_3_8_8/no_arch",
        "blif": "unsigned_ARSV_3_8_8.blif",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 26.9,
        "simulation_time(ms)": 9,
        "test_coverage(%)": 95.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 200,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "operators/unsigned_ARSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_65_72_64.blif",
        "max_rss(MiB)": 1471.6,
        "exec_time(ms)": 1617.3,
        "simulation_time(ms)": 510.2,
        "test_coverage(%)": 99,
        "Pi": 81,
        "Po": 64,
        "logic element": 15568,
        "generic logic size": 4,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 15568,
        "Total Node": 15568
    },
    "operators/unsigned_ARSV_65_72_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_ARSV_65_72_64.blif",
        "max_rss(MiB)": 1455.7,
        "exec_time(ms)": 1935.5,
        "simulation_time(ms)": 476.1,
        "test_coverage(%)": 99,
        "Pi": 81,
        "Po": 64,
        "logic element": 15568,
        "generic logic size": 6,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 15568,
        "Total Node": 15568
    },
    "operators/unsigned_ARSV_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_ARSV_65_72_64.blif",
        "max_rss(MiB)": 1470.9,
        "exec_time(ms)": 1629.3,
        "simulation_time(ms)": 528.8,
        "test_coverage(%)": 99,
        "Pi": 81,
        "Po": 64,
        "logic element": 15568,
        "generic logic size": 6,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 15568,
        "Total Node": 15568
    },
    "operators/unsigned_ARSV_65_72_64/no_arch": {
        "test_name": "operators/unsigned_ARSV_65_72_64/no_arch",
        "blif": "unsigned_ARSV_65_72_64.blif",
        "max_rss(MiB)": 1452.9,
        "exec_time(ms)": 1911.1,
        "simulation_time(ms)": 470.8,
        "test_coverage(%)": 99,
        "Pi": 81,
        "Po": 64,
        "logic element": 15568,
        "Longest Path": 77,
        "Average Path": 5,
        "Estimated LUTs": 15568,
        "Total Node": 15568
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
