
<HTML  
><HEAD> <!--Created by TeX4ht from theory-bk-seven.tex--><TITLE></TITLE></HEAD><BODY 
 BGCOLOR="ffffff">[<A 
 HREF="theory-bk-sevense3.html" >next</A>] [<A 
 HREF="theory-bk-sevense1.html" >prev</A>] [<A 
 HREF="theory-bk-sevense1.html#tailtheory-bk-sevense1.html" >prev-tail</A>] [<A 
 HREF="#tailtheory-bk-sevense2.html">tail</A>] [<A 
 HREF="theory-bk-seven.html#theory-bk-sevense2.html" >up</A>]
<H3>7.2 <A 
   NAME="80002-30007.2"> </A><A 
 HREF="theory-bk.html#Q2-80002-3"  NAME="Q1-80002-3">Parallel Random Access Machines</A></H3>
   <P >
<A NAME="80002-3001"> </A>
   <P >The study of sequential computations has been conducted through abstract models,
namely RAM's and Turing transducers. RAM's turned out to be useful for designing such
computations, and Turing transducers were helpful in analyzing them. Viewing parallel
computations as generalizations of sequential ones, calls for similar generalizations to the
associated models. A generalization along such lines to RAM's is introduced
below.
   <P >A <I>parallel random access machine</I>, or <I>PRAM</I>, <IMG 
SRC="theory-bk-seven16x.gif" ALT="^M"> is a system &lt;M, <TT>X</TT>, <TT>Y</TT>, <TT>A</TT>&gt;, of
infinitely many RAM's M<SUB>1</SUB>, M<SUB>2</SUB>, <FONT FACE="SYMBOL">¼</FONT> , infinitely many input cells <TT>X</TT>(1), <TT>X</TT>(2), <FONT FACE="SYMBOL">¼</FONT> , infinitely many
output cells <TT>Y</TT>(1), <TT>Y</TT>(2), <FONT FACE="SYMBOL">¼</FONT> , and infinitely many shared memory cells <TT>A</TT>(1), <TT>A</TT>(2), <FONT FACE="SYMBOL">¼</FONT>  Each M<SUB>i</SUB> is
called a <I>processor</I><A NAME="80002-3002"> </A> of <IMG 
SRC="theory-bk-seven17x.gif" ALT="^M">. All the processors M<SUB>1</SUB>, M<SUB>2</SUB>, <FONT FACE="SYMBOL">¼</FONT>  are assumed to be identical, except for
the ability of each M<SUB>i</SUB> to recognize its own index i.
   <P >At the start of a computation, <IMG 
SRC="theory-bk-seven18x.gif" ALT="^
M"> is presented with some N input values that are
stored in <TT>X</TT>(1), <FONT FACE="SYMBOL">¼</FONT> , <TT>X</TT>(N), respectively. At the end of the computation the output
values are stored in <TT>Y</TT>(1), <FONT FACE="SYMBOL">¼</FONT> , <TT>Y</TT>(K), K <FONT FACE="SYMBOL">³</FONT> 0. During the computation <IMG 
SRC="theory-bk-seven19x.gif" ALT="^
M"> uses m
processors M<SUB>1</SUB>, <FONT FACE="SYMBOL">¼</FONT> , M<SUB>m</SUB>, where m depends only on the input. It is assumed that each of the
processors is aware of the number N of the given input values and of the number m of
processors.
   <P >Each step in a computation consists of the five following phases, carried in parallel by
all the processors.
     <OL TYPE="a" 
>
     <LI><A 
   NAME="80002-3003xa"> </A>Each processor reads a value from one of the input cells <TT>X</TT>(1), <FONT FACE="SYMBOL">¼</FONT> , <TT>X</TT>(N).
     <LI><A 
   NAME="80002-3004xb"> </A>Each processor reads one of the shared memory cells <TT>A</TT>(1), <TT>A</TT>(2), <FONT FACE="SYMBOL">¼</FONT>
     <LI><A 
   NAME="80002-3005xc"> </A>Each processor performs some internal computation.
     <LI><A 
   NAME="80002-3006xd"> </A>Each processor may write into one of the output cells <TT>Y</TT>(1), <TT>Y</TT>(2), <FONT FACE="SYMBOL">¼</FONT>
     <LI><A 
   NAME="80002-3007xe"> </A>Each processor may write into one of the shared memory cells <TT>A</TT>(1), <TT>A</TT>(2), <FONT FACE="SYMBOL">¼</FONT></OL>
Two or more processors may read simultaneously from the same cell. However, a <I>write<A NAME="80002-3008"> </A>
conflict</I> occurs when two or more processors try to write simultaneously into the same cell.
Write conflicts are treated according to the variant of PRAM in use. The following are
three such possible variants.
     <OL TYPE="a" 
>
     <LI><A 
   NAME="80002-3009xa"> </A>CREW  (Concurrent  Read  --  Exclusive  Write).<A NAME="80002-3010"> </A>  In  this  variant  no  write
     conflicts are allowed.
     <LI><A 
   NAME="80002-3011xb"> </A>COMMON. In this variant all the processors that <A NAME="80002-3012"> </A>simultaneously write to the
     same memory cell must write the same value.
     <LI><A 
   NAME="80002-3013xc"> </A>PRIORITY.  In  this  variant  the  write  conflicts  are<A NAME="80002-3014"> </A>  resolved  in  favor  of  the
     processor M<SUB>i</SUB> that has the least index i among those processors involved in the
     conflict.</OL>
The <I>length<A NAME="80002-3015"> </A> n of an input</I> (v<SUB>1</SUB>,<FONT FACE="SYMBOL"> ¼</FONT>, v<SUB>N </SUB>) of a PRAM <IMG 
SRC="theory-bk-seven20x.gif" ALT="^M"> is assumed to equal the length of the
representation of the instance.
   <P >The <I>depth<A NAME="80002-3016"> </A> of a computation</I> of a PRAM, and its <I>depth</I><A NAME="80002-3017"> </A> and <I>size<A NAME="80002-3018"> </A> complexity</I> are
defined with respect to the length n of the inputs in a similar way to that for
parallel programs. The <I>time<A NAME="80002-3019"> </A> requirement of a computation</I> of a PRAM and its <I>time<A NAME="80002-3020"> </A>
complexity</I>, under the uniform and logarithmic cost criteria, are defined in the obvious
way.
   <P >When no confusion arises, because of the obvious relationship between the
number N of values in the input and the length n of the input, N and n are used
interchangeably.
   <P ><STRONG>Example 7.2.1</STRONG> <A 
   NAME="80002-3021t7.2.1"> </A> 
COMMON and PRIORITY PRAM's, <IMG 
SRC="theory-bk-seven21x.gif" ALT="^M"> = &lt;M, <TT>X</TT>, <TT>Y</TT>, <TT>A</TT>&gt; similar to the parallel
programs <IMG 
SRC="theory-bk-seven22x.gif" ALT="^P"><SUB>i</SUB> = &lt;P, <TT>X</TT>, <TT>Y</TT>&gt; of Example <A 
 HREF="theory-bk-sevense1.html#80001-2009t7.1.1">7.1.1</A>, can be used to solve the problem Q of
selecting the smallest element in a given set S of cardinality N. The communication
between the processors can be carried indirectly through the shared memory cells
<TT>A</TT>(1), <TT>A</TT>(2), <FONT FACE="SYMBOL">¼</FONT>
   <P >Specifically, each message to M<SUB>i</SUB> is stored in <TT>A</TT>(i). Where the PRAM's are similar to
<IMG 
SRC="theory-bk-seven23x.gif" ALT="^P"><SUB>
1</SUB>, no problem arises because all the messages are identical. Alternatively, where the
PRAM's are similar to <IMG 
SRC="theory-bk-seven24x.gif" ALT="^P"><SUB>2</SUB> or <IMG 
SRC="theory-bk-seven25x.gif" ALT="P^"><SUB>3</SUB>, no problem arises because no write conflicts occur. <IMG 
SRC="theory-bk-seven15x.gif" ALT=" ***
" 
 >
   <P >
   <P >By definition, each CREW PRAM is also a COMMON PRAM, and each COM-
MON PRAM is also a PRIORITY PRAM. The following result shows that each
PRIORITY PRAM can be simulated by a CREW PRAM.
   <P ><STRONG>Theorem 7.2.1</STRONG> <A 
   NAME="80002-3022t7.2.1"> </A> 
Each PRIORITY PRAM <IMG 
SRC="theory-bk-seven26x.gif" ALT="^M"> of size complexity Z(n) and depth complexity D(n) has an
equivalent CREW PRAM <IMG 
SRC="theory-bk-seven27x.gif" ALT="^M">' of size complexity Z<SUP>2</SUP>(n) and depth complexity
D(n)log Z(n).
   <P >
   <P ><STRONG>Proof </STRONG> <A 
   NAME="80002-3023t"> </A> 
Consider any PRIORITY PRAM <IMG 
SRC="theory-bk-seven28x.gif" ALT="^M"> = &lt;M, <TT>X</TT>, <TT>Y</TT>, <TT>A</TT>&gt;. <IMG 
SRC="theory-bk-seven29x.gif" ALT="M^">' = &lt;<TT>M</TT><SUP> </SUP>', <TT>X</TT>, <TT>Y</TT>, <TT>A</TT>&gt; can be a
CREW PRAM of the following form, whose processors are denoted M<SUB>1 1</SUB>, <FONT FACE="SYMBOL">¼</FONT> , M<SUB>1 m</SUB>,
M<SUB>
2 1</SUB>, <FONT FACE="SYMBOL">¼</FONT> , M<SUB>2 m</SUB>, <FONT FACE="SYMBOL">¼</FONT> , M<SUB>m 1</SUB>, <FONT FACE="SYMBOL">¼</FONT> , M<SUB>m m</SUB>.
   <P >On a given input, <IMG 
SRC="theory-bk-seven30x.gif" ALT="^M">' simulates the computation of <IMG 
SRC="theory-bk-seven31x.gif" ALT="^M">. <IMG 
SRC="theory-bk-seven32x.gif" ALT="^M">' uses the processors
M<SUB>
1 1</SUB>, M<SUB>2 2</SUB>, <FONT FACE="SYMBOL">¼</FONT> , M<SUB>m m</SUB> for simulating the respective processors M<SUB>1</SUB>, M<SUB>2</SUB>, <FONT FACE="SYMBOL">¼</FONT> , M<SUB>m</SUB> of <IMG 
SRC="theory-bk-seven33x.gif" ALT="M^">. Similarly, <IMG 
SRC="theory-bk-seven34x.gif" ALT="^M">'
records in the shared memory cell <TT>A</TT>(m<SUP>2</SUP> + i) the values that <IMG 
SRC="theory-bk-seven35x.gif" ALT="^M"> records in the
shared memory cell <TT>A</TT>(i), i <FONT FACE="SYMBOL">³</FONT> 1. The main difference arises when a write is to be
simulated.
   <P >In such a case, each M<SUB>j j</SUB> communicates to each M<SUB>i i</SUB> the address of the cell where M<SUB>j</SUB>
wants to write. Each M<SUB>i i</SUB> then determines from those addresses, if it has the highest
priority of writing into its designated cell, and accordingly decides whether to
perform the write operation. M<SUB>i i</SUB> employs the processors M<SUB>i 1</SUB>, <FONT FACE="SYMBOL">¼</FONT> , M<SUB>i i-1</SUB> and the shared
memory cells <TT>A</TT>(i, 1), <FONT FACE="SYMBOL">¼</FONT> , <TT>A</TT>(i, i - 1) for such a purpose, where <TT>A</TT>(i<SUB>1</SUB>, i<SUB>2</SUB>) stands for
<TT>A</TT>((i<SUB>1</SUB> - 1)m + i<SUB>2</SUB>).
   <P >To resolve the write conflicts each M<SUB>j j</SUB> stores into <TT>A</TT>(j, j) the address where M<SUB>j</SUB> wants
to write (see Figure <A 
 HREF="#80002-3024r7.2.1">7.2.1</A>).
   <HR><CENTER><TABLE><TR><TD ><A 
   NAME="80002-3024r7.2.1"> </A>
<A 
   NAME="80002-3024r7.2.1"> </A>
<BR><IMG 
SRC="draw-pic/theory-bk-seven-7-2-1.jpg" ALT="[PICT]" 
>
    <BR><TABLE  
><TR VALIGN="BASELINE"><TD><NOBR><STRONG>Figure 7.2.1 </STRONG></NOBR></TD><TD  
>Flow of information for determining the priority of M<SUB>i i</SUB> in writing.                            </TD></TR></TABLE></CENTER>
</TD></TR></TABLE></CENTER><HR>Then M<SUB>i i</SUB> determines in the following manner whether the shared memory cell <TT>A</TT>(i, i)
holds an address that differs from those stored in <TT>A</TT>(1, 1), <FONT FACE="SYMBOL">¼</FONT> , <TT>A</TT>(i - 1, i - 1).
   <P >Each processor M<SUB>ir</SUB>, 1 <FONT FACE="SYMBOL">£</FONT> r &lt; i, starts by reading the addresses stored in <TT>A</TT>(r, r) and in
<TT>A</TT>(i, i), and storing 1 in <TT>A</TT>(i, r) if and only if <TT>A</TT>(r, r) = <TT>A</TT>(i, i). Then the processors
M<SUB>i1</SUB>, <FONT FACE="SYMBOL">¼</FONT> , M<SUB>i<FONT FACE="SYMBOL">é</FONT>(i-1)/2<FONT FACE="SYMBOL">ù</FONT></SUB> are employed in parallel to determine in O(log i) steps whether the
value 1 appears in any of the shared memory cells <TT>A</TT>(i, 1), <FONT FACE="SYMBOL">¼</FONT> , <TT>A</TT>(i, i - 1). At each step the
number of &#34;active&#34; processors and the number of the active shared memory cells
is reduced by half. At any given step each of the active processors M<SUB>ir</SUB> stores
the value 1 in <TT>A</TT>(i, r) if and only if either <TT>A</TT>(i, 2r - 1) or <TT>A</TT>(i, 2r) holds that
value.
   <P >M<SUB>i i</SUB> determines that <TT>A</TT>(i, i) holds an address that differs from those stored in
<TT>A</TT>(1, 1), <FONT FACE="SYMBOL">¼</FONT> , <TT>A</TT>(i - 1, i - 1) by determining that <TT>A</TT>(i, 1) holds a value that differs from 1. In
such a case, M<SUB>i i</SUB> determines that M<SUB>i</SUB> has the highest priority for writing in its designated
cell. Otherwise, M<SUB>i i</SUB> determines that M<SUB>i</SUB> does not have the highest priority. <IMG 
SRC="theory-bk-seven15x.gif" ALT=" ***
" 
 >
   <P >
<A NAME="80002-3025"> </A>
   <P >
   <P >[<A 
 HREF="theory-bk-sevense3.html" >next</A>] [<A 
 HREF="theory-bk-sevense1.html" >prev</A>] [<A 
 HREF="theory-bk-sevense1.html#tailtheory-bk-sevense1.html" >prev-tail</A>] [<A 
 HREF="theory-bk-sevense2.html" >front</A>] [<A 
 HREF="theory-bk-seven.html#theory-bk-sevense2.html" >up</A>] <A 
   NAME="tailtheory-bk-sevense2.html"> </A></BODY></HTML>