
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.cramfs_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401588 <.init>:
  401588:	stp	x29, x30, [sp, #-16]!
  40158c:	mov	x29, sp
  401590:	bl	402590 <ferror@plt+0xbe0>
  401594:	ldp	x29, x30, [sp], #16
  401598:	ret

Disassembly of section .plt:

00000000004015a0 <memcpy@plt-0x20>:
  4015a0:	stp	x16, x30, [sp, #-16]!
  4015a4:	adrp	x16, 417000 <ferror@plt+0x15650>
  4015a8:	ldr	x17, [x16, #4088]
  4015ac:	add	x16, x16, #0xff8
  4015b0:	br	x17
  4015b4:	nop
  4015b8:	nop
  4015bc:	nop

00000000004015c0 <memcpy@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4015c4:	ldr	x17, [x16]
  4015c8:	add	x16, x16, #0x0
  4015cc:	br	x17

00000000004015d0 <memmove@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4015d4:	ldr	x17, [x16, #8]
  4015d8:	add	x16, x16, #0x8
  4015dc:	br	x17

00000000004015e0 <_exit@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4015e4:	ldr	x17, [x16, #16]
  4015e8:	add	x16, x16, #0x10
  4015ec:	br	x17

00000000004015f0 <strtoul@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4015f4:	ldr	x17, [x16, #24]
  4015f8:	add	x16, x16, #0x18
  4015fc:	br	x17

0000000000401600 <strlen@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16650>
  401604:	ldr	x17, [x16, #32]
  401608:	add	x16, x16, #0x20
  40160c:	br	x17

0000000000401610 <fputs@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16650>
  401614:	ldr	x17, [x16, #40]
  401618:	add	x16, x16, #0x28
  40161c:	br	x17

0000000000401620 <exit@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16650>
  401624:	ldr	x17, [x16, #48]
  401628:	add	x16, x16, #0x30
  40162c:	br	x17

0000000000401630 <dup@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16650>
  401634:	ldr	x17, [x16, #56]
  401638:	add	x16, x16, #0x38
  40163c:	br	x17

0000000000401640 <compress@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16650>
  401644:	ldr	x17, [x16, #64]
  401648:	add	x16, x16, #0x40
  40164c:	br	x17

0000000000401650 <strtoimax@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16650>
  401654:	ldr	x17, [x16, #72]
  401658:	add	x16, x16, #0x48
  40165c:	br	x17

0000000000401660 <strtod@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16650>
  401664:	ldr	x17, [x16, #80]
  401668:	add	x16, x16, #0x50
  40166c:	br	x17

0000000000401670 <readlink@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16650>
  401674:	ldr	x17, [x16, #88]
  401678:	add	x16, x16, #0x58
  40167c:	br	x17

0000000000401680 <__cxa_atexit@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16650>
  401684:	ldr	x17, [x16, #96]
  401688:	add	x16, x16, #0x60
  40168c:	br	x17

0000000000401690 <fputc@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16650>
  401694:	ldr	x17, [x16, #104]
  401698:	add	x16, x16, #0x68
  40169c:	br	x17

00000000004016a0 <crc32@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4016a4:	ldr	x17, [x16, #112]
  4016a8:	add	x16, x16, #0x70
  4016ac:	br	x17

00000000004016b0 <snprintf@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4016b4:	ldr	x17, [x16, #120]
  4016b8:	add	x16, x16, #0x78
  4016bc:	br	x17

00000000004016c0 <localeconv@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4016c4:	ldr	x17, [x16, #128]
  4016c8:	add	x16, x16, #0x80
  4016cc:	br	x17

00000000004016d0 <fileno@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4016d4:	ldr	x17, [x16, #136]
  4016d8:	add	x16, x16, #0x88
  4016dc:	br	x17

00000000004016e0 <fsync@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4016e4:	ldr	x17, [x16, #144]
  4016e8:	add	x16, x16, #0x90
  4016ec:	br	x17

00000000004016f0 <malloc@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4016f4:	ldr	x17, [x16, #152]
  4016f8:	add	x16, x16, #0x98
  4016fc:	br	x17

0000000000401700 <open@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16650>
  401704:	ldr	x17, [x16, #160]
  401708:	add	x16, x16, #0xa0
  40170c:	br	x17

0000000000401710 <strncmp@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16650>
  401714:	ldr	x17, [x16, #168]
  401718:	add	x16, x16, #0xa8
  40171c:	br	x17

0000000000401720 <bindtextdomain@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16650>
  401724:	ldr	x17, [x16, #176]
  401728:	add	x16, x16, #0xb0
  40172c:	br	x17

0000000000401730 <__libc_start_main@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16650>
  401734:	ldr	x17, [x16, #184]
  401738:	add	x16, x16, #0xb8
  40173c:	br	x17

0000000000401740 <fgetc@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16650>
  401744:	ldr	x17, [x16, #192]
  401748:	add	x16, x16, #0xc0
  40174c:	br	x17

0000000000401750 <memset@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16650>
  401754:	ldr	x17, [x16, #200]
  401758:	add	x16, x16, #0xc8
  40175c:	br	x17

0000000000401760 <getopt@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16650>
  401764:	ldr	x17, [x16, #208]
  401768:	add	x16, x16, #0xd0
  40176c:	br	x17

0000000000401770 <calloc@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16650>
  401774:	ldr	x17, [x16, #216]
  401778:	add	x16, x16, #0xd8
  40177c:	br	x17

0000000000401780 <realloc@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16650>
  401784:	ldr	x17, [x16, #224]
  401788:	add	x16, x16, #0xe0
  40178c:	br	x17

0000000000401790 <getpagesize@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16650>
  401794:	ldr	x17, [x16, #232]
  401798:	add	x16, x16, #0xe8
  40179c:	br	x17

00000000004017a0 <strdup@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4017a4:	ldr	x17, [x16, #240]
  4017a8:	add	x16, x16, #0xf0
  4017ac:	br	x17

00000000004017b0 <close@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4017b4:	ldr	x17, [x16, #248]
  4017b8:	add	x16, x16, #0xf8
  4017bc:	br	x17

00000000004017c0 <__gmon_start__@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4017c4:	ldr	x17, [x16, #256]
  4017c8:	add	x16, x16, #0x100
  4017cc:	br	x17

00000000004017d0 <write@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4017d4:	ldr	x17, [x16, #264]
  4017d8:	add	x16, x16, #0x108
  4017dc:	br	x17

00000000004017e0 <strtoumax@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4017e4:	ldr	x17, [x16, #272]
  4017e8:	add	x16, x16, #0x110
  4017ec:	br	x17

00000000004017f0 <abort@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4017f4:	ldr	x17, [x16, #280]
  4017f8:	add	x16, x16, #0x118
  4017fc:	br	x17

0000000000401800 <puts@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x16650>
  401804:	ldr	x17, [x16, #288]
  401808:	add	x16, x16, #0x120
  40180c:	br	x17

0000000000401810 <memcmp@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16650>
  401814:	ldr	x17, [x16, #296]
  401818:	add	x16, x16, #0x128
  40181c:	br	x17

0000000000401820 <textdomain@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16650>
  401824:	ldr	x17, [x16, #304]
  401828:	add	x16, x16, #0x130
  40182c:	br	x17

0000000000401830 <strcmp@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16650>
  401834:	ldr	x17, [x16, #312]
  401838:	add	x16, x16, #0x138
  40183c:	br	x17

0000000000401840 <warn@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16650>
  401844:	ldr	x17, [x16, #320]
  401848:	add	x16, x16, #0x140
  40184c:	br	x17

0000000000401850 <__ctype_b_loc@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16650>
  401854:	ldr	x17, [x16, #328]
  401858:	add	x16, x16, #0x148
  40185c:	br	x17

0000000000401860 <mmap@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16650>
  401864:	ldr	x17, [x16, #336]
  401868:	add	x16, x16, #0x150
  40186c:	br	x17

0000000000401870 <strtol@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16650>
  401874:	ldr	x17, [x16, #344]
  401878:	add	x16, x16, #0x158
  40187c:	br	x17

0000000000401880 <free@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16650>
  401884:	ldr	x17, [x16, #352]
  401888:	add	x16, x16, #0x160
  40188c:	br	x17

0000000000401890 <scandir@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16650>
  401894:	ldr	x17, [x16, #360]
  401898:	add	x16, x16, #0x168
  40189c:	br	x17

00000000004018a0 <vasprintf@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4018a4:	ldr	x17, [x16, #368]
  4018a8:	add	x16, x16, #0x170
  4018ac:	br	x17

00000000004018b0 <strndup@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4018b4:	ldr	x17, [x16, #376]
  4018b8:	add	x16, x16, #0x178
  4018bc:	br	x17

00000000004018c0 <strspn@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4018c4:	ldr	x17, [x16, #384]
  4018c8:	add	x16, x16, #0x180
  4018cc:	br	x17

00000000004018d0 <strchr@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4018d4:	ldr	x17, [x16, #392]
  4018d8:	add	x16, x16, #0x188
  4018dc:	br	x17

00000000004018e0 <munmap@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4018e4:	ldr	x17, [x16, #400]
  4018e8:	add	x16, x16, #0x190
  4018ec:	br	x17

00000000004018f0 <fflush@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4018f4:	ldr	x17, [x16, #408]
  4018f8:	add	x16, x16, #0x198
  4018fc:	br	x17

0000000000401900 <__lxstat@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x16650>
  401904:	ldr	x17, [x16, #416]
  401908:	add	x16, x16, #0x1a0
  40190c:	br	x17

0000000000401910 <warnx@plt>:
  401910:	adrp	x16, 418000 <ferror@plt+0x16650>
  401914:	ldr	x17, [x16, #424]
  401918:	add	x16, x16, #0x1a8
  40191c:	br	x17

0000000000401920 <dcgettext@plt>:
  401920:	adrp	x16, 418000 <ferror@plt+0x16650>
  401924:	ldr	x17, [x16, #432]
  401928:	add	x16, x16, #0x1b0
  40192c:	br	x17

0000000000401930 <errx@plt>:
  401930:	adrp	x16, 418000 <ferror@plt+0x16650>
  401934:	ldr	x17, [x16, #440]
  401938:	add	x16, x16, #0x1b8
  40193c:	br	x17

0000000000401940 <strcspn@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x16650>
  401944:	ldr	x17, [x16, #448]
  401948:	add	x16, x16, #0x1c0
  40194c:	br	x17

0000000000401950 <printf@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x16650>
  401954:	ldr	x17, [x16, #456]
  401958:	add	x16, x16, #0x1c8
  40195c:	br	x17

0000000000401960 <__errno_location@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x16650>
  401964:	ldr	x17, [x16, #464]
  401968:	add	x16, x16, #0x1d0
  40196c:	br	x17

0000000000401970 <__xstat@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x16650>
  401974:	ldr	x17, [x16, #472]
  401978:	add	x16, x16, #0x1d8
  40197c:	br	x17

0000000000401980 <fprintf@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x16650>
  401984:	ldr	x17, [x16, #480]
  401988:	add	x16, x16, #0x1e0
  40198c:	br	x17

0000000000401990 <err@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x16650>
  401994:	ldr	x17, [x16, #488]
  401998:	add	x16, x16, #0x1e8
  40199c:	br	x17

00000000004019a0 <setlocale@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4019a4:	ldr	x17, [x16, #496]
  4019a8:	add	x16, x16, #0x1f0
  4019ac:	br	x17

00000000004019b0 <ferror@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x16650>
  4019b4:	ldr	x17, [x16, #504]
  4019b8:	add	x16, x16, #0x1f8
  4019bc:	br	x17

Disassembly of section .text:

00000000004019c0 <.text>:
  4019c0:	stp	x29, x30, [sp, #-288]!
  4019c4:	mov	w2, #0x0                   	// #0
  4019c8:	mov	x29, sp
  4019cc:	stp	x19, x20, [sp, #16]
  4019d0:	mov	x20, x1
  4019d4:	mov	x1, #0x0                   	// #0
  4019d8:	stp	x23, x24, [sp, #48]
  4019dc:	adrp	x23, 418000 <ferror@plt+0x16650>
  4019e0:	add	x19, x23, #0x250
  4019e4:	stp	x21, x22, [sp, #32]
  4019e8:	mov	w21, w0
  4019ec:	mov	x0, #0x4c                  	// #76
  4019f0:	stp	x25, x26, [sp, #64]
  4019f4:	adrp	x22, 405000 <ferror@plt+0x3650>
  4019f8:	add	x22, x22, #0xe1d
  4019fc:	stp	x27, x28, [sp, #80]
  401a00:	str	x0, [sp, #152]
  401a04:	mov	x0, #0x0                   	// #0
  401a08:	bl	4016a0 <crc32@plt>
  401a0c:	str	wzr, [x19, #4]
  401a10:	adrp	x1, 405000 <ferror@plt+0x3650>
  401a14:	add	x1, x1, #0xdc3
  401a18:	str	xzr, [x19, #16]
  401a1c:	str	x0, [sp, #96]
  401a20:	mov	w0, #0x6                   	// #6
  401a24:	bl	4019a0 <setlocale@plt>
  401a28:	adrp	x1, 405000 <ferror@plt+0x3650>
  401a2c:	add	x1, x1, #0xe0b
  401a30:	mov	x0, x22
  401a34:	bl	401720 <bindtextdomain@plt>
  401a38:	mov	x0, x22
  401a3c:	bl	401820 <textdomain@plt>
  401a40:	adrp	x0, 402000 <ferror@plt+0x650>
  401a44:	add	x0, x0, #0x6ec
  401a48:	bl	405950 <ferror@plt+0x3fa0>
  401a4c:	str	x23, [sp, #104]
  401a50:	cmp	w21, #0x1
  401a54:	b.le	401ab8 <ferror@plt+0x108>
  401a58:	ldr	x22, [x20, #8]
  401a5c:	adrp	x1, 405000 <ferror@plt+0x3650>
  401a60:	add	x1, x1, #0xcd6
  401a64:	mov	x0, x22
  401a68:	bl	401830 <strcmp@plt>
  401a6c:	cbnz	w0, 401a74 <ferror@plt+0xc4>
  401a70:	bl	402760 <ferror@plt+0xdb0>
  401a74:	adrp	x1, 405000 <ferror@plt+0x3650>
  401a78:	mov	x0, x22
  401a7c:	add	x1, x1, #0xcc7
  401a80:	bl	401830 <strcmp@plt>
  401a84:	cbnz	w0, 401ab8 <ferror@plt+0x108>
  401a88:	mov	w2, #0x5                   	// #5
  401a8c:	adrp	x1, 405000 <ferror@plt+0x3650>
  401a90:	mov	x0, #0x0                   	// #0
  401a94:	add	x1, x1, #0xe28
  401a98:	bl	401920 <dcgettext@plt>
  401a9c:	adrp	x1, 418000 <ferror@plt+0x16650>
  401aa0:	adrp	x2, 405000 <ferror@plt+0x3650>
  401aa4:	add	x2, x2, #0xe34
  401aa8:	ldr	x1, [x1, #576]
  401aac:	bl	401950 <printf@plt>
  401ab0:	mov	w0, #0x0                   	// #0
  401ab4:	bl	401620 <exit@plt>
  401ab8:	adrp	x23, 405000 <ferror@plt+0x3650>
  401abc:	adrp	x24, 406000 <ferror@plt+0x4650>
  401ac0:	add	x23, x23, #0xee5
  401ac4:	add	x24, x24, #0x228
  401ac8:	mov	w22, #0x1                   	// #1
  401acc:	mov	w0, #0x10                  	// #16
  401ad0:	bl	404340 <ferror@plt+0x2990>
  401ad4:	mov	x2, x23
  401ad8:	mov	x1, x20
  401adc:	mov	w0, w21
  401ae0:	bl	401760 <getopt@plt>
  401ae4:	cmn	w0, #0x1
  401ae8:	b.ne	401b1c <ferror@plt+0x16c>  // b.any
  401aec:	adrp	x0, 418000 <ferror@plt+0x16650>
  401af0:	ldr	w1, [x0, #560]
  401af4:	sub	w21, w21, w1
  401af8:	cmp	w21, #0x2
  401afc:	b.eq	401d04 <ferror@plt+0x354>  // b.none
  401b00:	adrp	x1, 405000 <ferror@plt+0x3650>
  401b04:	add	x1, x1, #0xef7
  401b08:	mov	w2, #0x5                   	// #5
  401b0c:	mov	x0, #0x0                   	// #0
  401b10:	bl	401920 <dcgettext@plt>
  401b14:	bl	401910 <warnx@plt>
  401b18:	b	401b44 <ferror@plt+0x194>
  401b1c:	cmp	w0, #0x7a
  401b20:	b.gt	401b44 <ferror@plt+0x194>
  401b24:	cmp	w0, #0x61
  401b28:	b.gt	401b7c <ferror@plt+0x1cc>
  401b2c:	cmp	w0, #0x4e
  401b30:	b.eq	401c00 <ferror@plt+0x250>  // b.none
  401b34:	cmp	w0, #0x56
  401b38:	b.eq	401a88 <ferror@plt+0xd8>  // b.none
  401b3c:	cmp	w0, #0x45
  401b40:	b.eq	401bc8 <ferror@plt+0x218>  // b.none
  401b44:	adrp	x0, 418000 <ferror@plt+0x16650>
  401b48:	mov	w2, #0x5                   	// #5
  401b4c:	adrp	x1, 405000 <ferror@plt+0x3650>
  401b50:	add	x1, x1, #0xebe
  401b54:	ldr	x19, [x0, #544]
  401b58:	mov	x0, #0x0                   	// #0
  401b5c:	bl	401920 <dcgettext@plt>
  401b60:	adrp	x1, 418000 <ferror@plt+0x16650>
  401b64:	ldr	x2, [x1, #576]
  401b68:	mov	x1, x0
  401b6c:	mov	x0, x19
  401b70:	bl	401980 <fprintf@plt>
  401b74:	mov	w0, #0x10                  	// #16
  401b78:	b	401ab4 <ferror@plt+0x104>
  401b7c:	sub	w2, w0, #0x62
  401b80:	cmp	w2, #0x18
  401b84:	b.hi	401b44 <ferror@plt+0x194>  // b.pmore
  401b88:	ldrb	w0, [x24, w2, uxtw]
  401b8c:	adr	x1, 401b98 <ferror@plt+0x1e8>
  401b90:	add	x0, x1, w0, sxtb #2
  401b94:	br	x0
  401b98:	adrp	x0, 418000 <ferror@plt+0x16650>
  401b9c:	mov	w2, #0x5                   	// #5
  401ba0:	adrp	x1, 405000 <ferror@plt+0x3650>
  401ba4:	add	x1, x1, #0xe46
  401ba8:	ldr	x25, [x0, #552]
  401bac:	mov	x0, #0x0                   	// #0
  401bb0:	bl	401920 <dcgettext@plt>
  401bb4:	mov	x1, x0
  401bb8:	mov	x0, x25
  401bbc:	bl	404964 <ferror@plt+0x2fb4>
  401bc0:	str	w0, [x19, #8]
  401bc4:	b	401ad4 <ferror@plt+0x124>
  401bc8:	str	w22, [x19, #52]
  401bcc:	b	401ad4 <ferror@plt+0x124>
  401bd0:	adrp	x0, 418000 <ferror@plt+0x16650>
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	adrp	x1, 405000 <ferror@plt+0x3650>
  401bdc:	add	x1, x1, #0xe61
  401be0:	ldr	x25, [x0, #552]
  401be4:	mov	x0, #0x0                   	// #0
  401be8:	bl	401920 <dcgettext@plt>
  401bec:	mov	x1, x0
  401bf0:	mov	x0, x25
  401bf4:	bl	404964 <ferror@plt+0x2fb4>
  401bf8:	str	w0, [x19, #56]
  401bfc:	b	401ad4 <ferror@plt+0x124>
  401c00:	adrp	x0, 418000 <ferror@plt+0x16650>
  401c04:	adrp	x1, 405000 <ferror@plt+0x3650>
  401c08:	add	x1, x1, #0xb52
  401c0c:	ldr	x25, [x0, #552]
  401c10:	mov	x0, x25
  401c14:	bl	401830 <strcmp@plt>
  401c18:	cbnz	w0, 401c24 <ferror@plt+0x274>
  401c1c:	str	w22, [x19, #4]
  401c20:	b	401ad4 <ferror@plt+0x124>
  401c24:	adrp	x1, 405000 <ferror@plt+0x3650>
  401c28:	mov	x0, x25
  401c2c:	add	x1, x1, #0xb4b
  401c30:	bl	401830 <strcmp@plt>
  401c34:	cbnz	w0, 401c40 <ferror@plt+0x290>
  401c38:	str	wzr, [x19, #4]
  401c3c:	b	401ad4 <ferror@plt+0x124>
  401c40:	adrp	x1, 405000 <ferror@plt+0x3650>
  401c44:	mov	x0, x25
  401c48:	add	x1, x1, #0xb46
  401c4c:	bl	401830 <strcmp@plt>
  401c50:	cbz	w0, 401ad4 <ferror@plt+0x124>
  401c54:	mov	w2, #0x5                   	// #5
  401c58:	adrp	x1, 405000 <ferror@plt+0x3650>
  401c5c:	mov	x0, #0x0                   	// #0
  401c60:	add	x1, x1, #0xe81
  401c64:	bl	401920 <dcgettext@plt>
  401c68:	mov	x1, x0
  401c6c:	mov	w0, #0x10                  	// #16
  401c70:	bl	401930 <errx@plt>
  401c74:	adrp	x0, 418000 <ferror@plt+0x16650>
  401c78:	add	x1, sp, #0xa0
  401c7c:	ldr	x25, [x0, #552]
  401c80:	str	x25, [x19, #64]
  401c84:	mov	x0, x25
  401c88:	bl	405970 <ferror@plt+0x3fc0>
  401c8c:	tbz	w0, #31, 401cb4 <ferror@plt+0x304>
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	adrp	x1, 405000 <ferror@plt+0x3650>
  401c98:	mov	x0, #0x0                   	// #0
  401c9c:	add	x1, x1, #0xdf9
  401ca0:	bl	401920 <dcgettext@plt>
  401ca4:	mov	x2, x25
  401ca8:	mov	x1, x0
  401cac:	mov	w0, #0x10                  	// #16
  401cb0:	bl	401990 <err@plt>
  401cb4:	ldr	x0, [sp, #208]
  401cb8:	str	w0, [x19, #72]
  401cbc:	ldr	x1, [sp, #152]
  401cc0:	add	w0, w0, #0x3
  401cc4:	add	x0, x1, w0, sxtw
  401cc8:	str	x0, [sp, #152]
  401ccc:	b	401ad4 <ferror@plt+0x124>
  401cd0:	adrp	x0, 418000 <ferror@plt+0x16650>
  401cd4:	ldr	x0, [x0, #552]
  401cd8:	str	x0, [x19, #80]
  401cdc:	b	401ad4 <ferror@plt+0x124>
  401ce0:	mov	w0, #0x200                 	// #512
  401ce4:	str	w0, [x19, #88]
  401ce8:	ldr	x0, [sp, #152]
  401cec:	add	x0, x0, #0x200
  401cf0:	b	401cc8 <ferror@plt+0x318>
  401cf4:	str	w22, [x19, #28]
  401cf8:	b	401ad4 <ferror@plt+0x124>
  401cfc:	str	w22, [x19, #24]
  401d00:	b	401ad4 <ferror@plt+0x124>
  401d04:	sbfiz	x1, x1, #3, #32
  401d08:	ldr	w0, [x19, #8]
  401d0c:	ldr	x21, [x20, x1]
  401d10:	add	x20, x20, x1
  401d14:	ldr	x20, [x20, #8]
  401d18:	cbnz	w0, 401d24 <ferror@plt+0x374>
  401d1c:	bl	401790 <getpagesize@plt>
  401d20:	str	w0, [x19, #8]
  401d24:	add	x1, sp, #0xa0
  401d28:	mov	x0, x21
  401d2c:	bl	405960 <ferror@plt+0x3fb0>
  401d30:	tbz	w0, #31, 401d50 <ferror@plt+0x3a0>
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	adrp	x1, 405000 <ferror@plt+0x3650>
  401d3c:	mov	x0, #0x0                   	// #0
  401d40:	add	x1, x1, #0xdf9
  401d44:	bl	401920 <dcgettext@plt>
  401d48:	mov	x2, x21
  401d4c:	b	401ca8 <ferror@plt+0x2f8>
  401d50:	mov	x0, x20
  401d54:	mov	w2, #0x1b6                 	// #438
  401d58:	mov	w1, #0x241                 	// #577
  401d5c:	bl	401700 <open@plt>
  401d60:	mov	w25, w0
  401d64:	tbz	w0, #31, 401d84 <ferror@plt+0x3d4>
  401d68:	mov	w2, #0x5                   	// #5
  401d6c:	adrp	x1, 405000 <ferror@plt+0x3650>
  401d70:	mov	x0, #0x0                   	// #0
  401d74:	add	x1, x1, #0xd5e
  401d78:	bl	401920 <dcgettext@plt>
  401d7c:	mov	x2, x20
  401d80:	b	401ca8 <ferror@plt+0x2f8>
  401d84:	mov	x1, #0x60                  	// #96
  401d88:	mov	x0, #0x1                   	// #1
  401d8c:	bl	40307c <ferror@plt+0x16cc>
  401d90:	mov	x22, x0
  401d94:	ldr	w1, [sp, #176]
  401d98:	add	x3, sp, #0x98
  401d9c:	str	w1, [x0, #8]
  401da0:	add	x2, x0, #0x50
  401da4:	ldr	x1, [sp, #184]
  401da8:	str	x1, [x0, #16]
  401dac:	mov	x1, x21
  401db0:	mov	w20, #0x4000000             	// #67108864
  401db4:	bl	4030b0 <ferror@plt+0x1700>
  401db8:	str	w0, [x22, #12]
  401dbc:	add	x2, sp, #0x98
  401dc0:	mov	x1, x22
  401dc4:	mov	x0, x22
  401dc8:	bl	402d18 <ferror@plt+0x1368>
  401dcc:	ldr	w1, [x19, #8]
  401dd0:	ldr	x0, [sp, #152]
  401dd4:	sub	w2, w1, #0x1
  401dd8:	udiv	w20, w20, w1
  401ddc:	sub	x0, x0, #0x1
  401de0:	orr	x0, x0, x2
  401de4:	mov	w1, #0xfffb                	// #65531
  401de8:	add	x0, x0, #0x1
  401dec:	str	x0, [sp, #152]
  401df0:	movk	w1, #0x10ff, lsl #16
  401df4:	add	w21, w20, w1
  401df8:	cmp	x0, x21
  401dfc:	b.le	401e28 <ferror@plt+0x478>
  401e00:	mov	w2, #0x5                   	// #5
  401e04:	adrp	x1, 405000 <ferror@plt+0x3650>
  401e08:	mov	x0, #0x0                   	// #0
  401e0c:	add	x1, x1, #0xf01
  401e10:	bl	401920 <dcgettext@plt>
  401e14:	ldr	x1, [sp, #152]
  401e18:	lsr	w2, w21, #20
  401e1c:	asr	x1, x1, #20
  401e20:	bl	401910 <warnx@plt>
  401e24:	str	x21, [sp, #152]
  401e28:	ldr	x1, [sp, #152]
  401e2c:	mov	x5, #0x0                   	// #0
  401e30:	mov	w4, #0xffffffff            	// #-1
  401e34:	mov	w3, #0x22                  	// #34
  401e38:	cmp	x1, #0x0
  401e3c:	mov	w2, #0x3                   	// #3
  401e40:	csinc	x1, x1, xzr, ne  // ne = any
  401e44:	mov	x0, #0x0                   	// #0
  401e48:	bl	401860 <mmap@plt>
  401e4c:	mov	x21, x0
  401e50:	cmn	w0, #0x1
  401e54:	b.ne	401e78 <ferror@plt+0x4c8>  // b.any
  401e58:	adrp	x1, 405000 <ferror@plt+0x3650>
  401e5c:	add	x1, x1, #0xf7a
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	mov	x0, #0x0                   	// #0
  401e68:	bl	401920 <dcgettext@plt>
  401e6c:	mov	x1, x0
  401e70:	mov	w0, #0x8                   	// #8
  401e74:	bl	401990 <err@plt>
  401e78:	ldrsw	x20, [x19, #88]
  401e7c:	mov	w1, #0x0                   	// #0
  401e80:	mov	x2, x20
  401e84:	bl	401750 <memset@plt>
  401e88:	ldr	x23, [x19, #64]
  401e8c:	add	x20, x20, #0x4c
  401e90:	cbz	x23, 401f60 <ferror@plt+0x5b0>
  401e94:	ldr	w0, [x19, #28]
  401e98:	cbz	w0, 401eb8 <ferror@plt+0x508>
  401e9c:	mov	w2, #0x5                   	// #5
  401ea0:	adrp	x1, 405000 <ferror@plt+0x3650>
  401ea4:	mov	x0, #0x0                   	// #0
  401ea8:	add	x1, x1, #0xf88
  401eac:	bl	401920 <dcgettext@plt>
  401eb0:	mov	x1, x23
  401eb4:	bl	401950 <printf@plt>
  401eb8:	ldr	x24, [x19, #64]
  401ebc:	mov	w1, #0x0                   	// #0
  401ec0:	mov	x0, x24
  401ec4:	bl	401700 <open@plt>
  401ec8:	mov	w23, w0
  401ecc:	tbz	w0, #31, 401ef4 <ferror@plt+0x544>
  401ed0:	adrp	x1, 405000 <ferror@plt+0x3650>
  401ed4:	add	x1, x1, #0xd5e
  401ed8:	mov	w2, #0x5                   	// #5
  401edc:	mov	x0, #0x0                   	// #0
  401ee0:	bl	401920 <dcgettext@plt>
  401ee4:	mov	x2, x24
  401ee8:	mov	x1, x0
  401eec:	mov	w0, #0x8                   	// #8
  401ef0:	b	401cb0 <ferror@plt+0x300>
  401ef4:	ldrsw	x27, [x19, #72]
  401ef8:	mov	w4, w0
  401efc:	mov	x5, #0x0                   	// #0
  401f00:	mov	w3, #0x2                   	// #2
  401f04:	mov	x1, x27
  401f08:	mov	w2, #0x1                   	// #1
  401f0c:	add	x28, x21, w20, uxtw
  401f10:	mov	x0, #0x0                   	// #0
  401f14:	bl	401860 <mmap@plt>
  401f18:	mov	x1, x0
  401f1c:	mov	x26, x0
  401f20:	mov	x2, x27
  401f24:	mov	x0, x28
  401f28:	bl	4015c0 <memcpy@plt>
  401f2c:	mov	x1, x27
  401f30:	mov	x0, x26
  401f34:	bl	4018e0 <munmap@plt>
  401f38:	mov	w0, w23
  401f3c:	bl	4017b0 <close@plt>
  401f40:	tbnz	w0, #31, 401fe8 <ferror@plt+0x638>
  401f44:	ldrsw	x2, [x19, #72]
  401f48:	mov	w0, #0x0                   	// #0
  401f4c:	tst	x2, #0x3
  401f50:	b.ne	401ff8 <ferror@plt+0x648>  // b.any
  401f54:	cbz	w0, 401f5c <ferror@plt+0x5ac>
  401f58:	str	w2, [x19, #72]
  401f5c:	add	w20, w2, w20
  401f60:	mov	x0, #0x200                 	// #512
  401f64:	adrp	x27, 405000 <ferror@plt+0x3650>
  401f68:	ldr	x28, [x22, #80]
  401f6c:	bl	4029b0 <ferror@plt+0x1000>
  401f70:	mov	w26, #0x40                  	// #64
  401f74:	mov	x23, x0
  401f78:	add	x0, x27, #0xfac
  401f7c:	str	x0, [sp, #112]
  401f80:	str	wzr, [sp, #128]
  401f84:	ldr	w27, [sp, #128]
  401f88:	cbnz	x28, 402008 <ferror@plt+0x658>
  401f8c:	ldr	w0, [sp, #128]
  401f90:	add	x24, x23, w0, sxtw #3
  401f94:	add	x0, x23, w27, sxtw #3
  401f98:	mov	x1, x0
  401f9c:	sub	x0, x0, #0x8
  401fa0:	cmp	x24, x0
  401fa4:	b.cc	402138 <ferror@plt+0x788>  // b.lo, b.ul, b.last
  401fa8:	cbz	w27, 40214c <ferror@plt+0x79c>
  401fac:	ldur	x28, [x1, #-8]
  401fb0:	sub	w0, w27, #0x1
  401fb4:	str	w0, [sp, #128]
  401fb8:	mov	w2, w20
  401fbc:	mov	x1, x21
  401fc0:	ldr	w0, [x28, #76]
  401fc4:	bl	402d80 <ferror@plt+0x13d0>
  401fc8:	ldr	w0, [x19, #28]
  401fcc:	cbz	w0, 401fe0 <ferror@plt+0x630>
  401fd0:	ldr	x1, [x28]
  401fd4:	adrp	x0, 405000 <ferror@plt+0x3650>
  401fd8:	add	x0, x0, #0xfb2
  401fdc:	bl	401950 <printf@plt>
  401fe0:	ldr	x28, [x28, #80]
  401fe4:	b	401f84 <ferror@plt+0x5d4>
  401fe8:	adrp	x1, 405000 <ferror@plt+0x3650>
  401fec:	mov	w2, #0x5                   	// #5
  401ff0:	add	x1, x1, #0xf97
  401ff4:	b	401edc <ferror@plt+0x52c>
  401ff8:	mov	w0, #0x1                   	// #1
  401ffc:	strb	wzr, [x28, x2]
  402000:	add	x2, x2, #0x1
  402004:	b	401f4c <ferror@plt+0x59c>
  402008:	ldr	x1, [x28]
  40200c:	mov	w6, w20
  402010:	str	x6, [sp, #120]
  402014:	add	x24, x21, w20, uxtw
  402018:	mov	x0, x1
  40201c:	str	x1, [sp, #136]
  402020:	bl	401600 <strlen@plt>
  402024:	mov	x2, x0
  402028:	ldr	x6, [sp, #120]
  40202c:	str	w20, [x28, #76]
  402030:	ldr	w0, [x28, #8]
  402034:	adrp	x1, 418000 <ferror@plt+0x16650>
  402038:	strh	w0, [x21, x6]
  40203c:	ldp	w6, w0, [x28, #12]
  402040:	strh	w0, [x24, #2]
  402044:	ldr	w0, [x28, #20]
  402048:	strb	w0, [x24, #7]
  40204c:	ldr	w0, [x24, #4]
  402050:	bfxil	w0, w6, #0, #24
  402054:	str	w0, [x24, #4]
  402058:	ldr	w0, [x24, #8]
  40205c:	add	w6, w20, #0xc
  402060:	add	w20, w20, #0xc
  402064:	str	x2, [sp, #120]
  402068:	and	w0, w0, #0x3f
  40206c:	str	w0, [x24, #8]
  402070:	adrp	x0, 418000 <ferror@plt+0x16650>
  402074:	add	x20, x21, x20
  402078:	str	w6, [sp, #132]
  40207c:	ldr	x0, [x0, #528]
  402080:	add	x0, x0, #0x1
  402084:	str	x0, [x1, #528]
  402088:	ldr	x1, [sp, #136]
  40208c:	mov	x0, x20
  402090:	bl	4015c0 <memcpy@plt>
  402094:	ldr	w6, [sp, #132]
  402098:	ldr	x2, [sp, #120]
  40209c:	tst	x2, #0x3
  4020a0:	b.ne	40210c <ferror@plt+0x75c>  // b.any
  4020a4:	ldrb	w0, [x24, #8]
  4020a8:	lsr	x1, x2, #2
  4020ac:	add	w20, w6, w2
  4020b0:	bfxil	w0, w1, #0, #6
  4020b4:	strb	w0, [x24, #8]
  4020b8:	ldr	w0, [x19, #28]
  4020bc:	cbz	w0, 4020cc <ferror@plt+0x71c>
  4020c0:	ldr	x1, [x28]
  4020c4:	ldr	x0, [sp, #112]
  4020c8:	bl	401950 <printf@plt>
  4020cc:	ldr	x0, [x28, #80]
  4020d0:	cbz	x0, 402120 <ferror@plt+0x770>
  4020d4:	cmp	w27, w26
  4020d8:	b.lt	402118 <ferror@plt+0x768>  // b.tstop
  4020dc:	lsl	w26, w26, #1
  4020e0:	mov	x0, x23
  4020e4:	sbfiz	x2, x26, #3, #32
  4020e8:	str	x2, [sp, #120]
  4020ec:	mov	x1, x2
  4020f0:	bl	401780 <realloc@plt>
  4020f4:	mov	x23, x0
  4020f8:	ldr	x2, [sp, #120]
  4020fc:	cbnz	x0, 402118 <ferror@plt+0x768>
  402100:	adrp	x1, 405000 <ferror@plt+0x3650>
  402104:	add	x1, x1, #0xd18
  402108:	b	401eec <ferror@plt+0x53c>
  40210c:	strb	wzr, [x20, x2]
  402110:	add	x2, x2, #0x1
  402114:	b	40209c <ferror@plt+0x6ec>
  402118:	str	x28, [x23, w27, sxtw #3]
  40211c:	add	w27, w27, #0x1
  402120:	ldr	w0, [x19, #4]
  402124:	mov	x2, x24
  402128:	mov	x1, x24
  40212c:	bl	403530 <ferror@plt+0x1b80>
  402130:	ldr	x28, [x28, #88]
  402134:	b	401f88 <ferror@plt+0x5d8>
  402138:	ldr	x3, [x0]
  40213c:	ldr	x2, [x24]
  402140:	str	x3, [x24], #8
  402144:	str	x2, [x0]
  402148:	b	401f9c <ferror@plt+0x5ec>
  40214c:	mov	x0, x23
  402150:	bl	401880 <free@plt>
  402154:	ldr	w0, [x19, #28]
  402158:	cbz	w0, 402178 <ferror@plt+0x7c8>
  40215c:	mov	w2, #0x5                   	// #5
  402160:	adrp	x1, 405000 <ferror@plt+0x3650>
  402164:	mov	x0, #0x0                   	// #0
  402168:	add	x1, x1, #0xfb9
  40216c:	bl	401920 <dcgettext@plt>
  402170:	mov	w1, w20
  402174:	bl	401950 <printf@plt>
  402178:	mov	w2, w20
  40217c:	mov	x1, x21
  402180:	mov	x0, x22
  402184:	bl	402e08 <ferror@plt+0x1458>
  402188:	ldr	w23, [x19, #8]
  40218c:	mov	w0, w0
  402190:	sub	x0, x0, #0x1
  402194:	sub	w23, w23, #0x1
  402198:	orr	x23, x23, x0
  40219c:	ldr	w0, [x19, #28]
  4021a0:	add	x23, x23, #0x1
  4021a4:	cbz	w0, 4021c4 <ferror@plt+0x814>
  4021a8:	mov	w2, #0x5                   	// #5
  4021ac:	adrp	x1, 405000 <ferror@plt+0x3650>
  4021b0:	mov	x0, #0x0                   	// #0
  4021b4:	add	x1, x1, #0xfd4
  4021b8:	bl	401920 <dcgettext@plt>
  4021bc:	asr	x1, x23, #10
  4021c0:	bl	401950 <printf@plt>
  4021c4:	ldr	w0, [x19, #88]
  4021c8:	mov	w2, #0x3d45                	// #15685
  4021cc:	ldr	w1, [x19, #72]
  4021d0:	movk	w2, #0x28cd, lsl #16
  4021d4:	add	x20, x21, w0, sxtw
  4021d8:	add	w24, w1, w0
  4021dc:	str	w2, [x21, w0, sxtw]
  4021e0:	mov	w2, #0x3                   	// #3
  4021e4:	ldr	w0, [x19, #24]
  4021e8:	add	w24, w24, #0x4c
  4021ec:	add	x27, x20, #0x30
  4021f0:	cmp	w0, #0x0
  4021f4:	mov	w0, #0x103                 	// #259
  4021f8:	csel	w0, w0, w2, ne  // ne = any
  4021fc:	cmp	w1, #0x0
  402200:	mov	w2, w0
  402204:	orr	w0, w0, #0x400
  402208:	csel	w0, w0, w2, gt
  40220c:	stp	w23, w0, [x20, #4]
  402210:	adrp	x0, 405000 <ferror@plt+0x3650>
  402214:	add	x0, x0, #0xfef
  402218:	mov	w2, #0x0                   	// #0
  40221c:	ldp	x0, x1, [x0]
  402220:	stp	x0, x1, [x20, #16]
  402224:	mov	x1, #0x0                   	// #0
  402228:	mov	x0, #0x0                   	// #0
  40222c:	bl	4016a0 <crc32@plt>
  402230:	str	w0, [x20, #32]
  402234:	ldr	w0, [x19, #56]
  402238:	str	w0, [x20, #36]
  40223c:	ldr	x0, [x19, #16]
  402240:	str	w0, [x20, #40]
  402244:	adrp	x0, 418000 <ferror@plt+0x16650>
  402248:	stp	xzr, xzr, [x20, #48]
  40224c:	ldr	x26, [x19, #80]
  402250:	ldr	x0, [x0, #528]
  402254:	str	w0, [x20, #44]
  402258:	cbz	x26, 40237c <ferror@plt+0x9cc>
  40225c:	mov	x0, x26
  402260:	bl	401600 <strlen@plt>
  402264:	add	x0, x0, #0x1
  402268:	mov	x2, #0x10                  	// #16
  40226c:	cmp	x0, #0x10
  402270:	mov	x1, x26
  402274:	csel	x2, x0, x2, ls  // ls = plast
  402278:	mov	x0, x27
  40227c:	bl	4015c0 <memcpy@plt>
  402280:	ldp	w0, w1, [x22, #8]
  402284:	strh	w0, [x20, #64]
  402288:	ldr	w0, [x22, #16]
  40228c:	lsr	w24, w24, #2
  402290:	strh	w0, [x20, #66]
  402294:	ldr	w0, [x22, #20]
  402298:	strb	w0, [x20, #71]
  40229c:	ldr	w0, [x20, #68]
  4022a0:	bfxil	w0, w1, #0, #24
  4022a4:	str	w0, [x20, #68]
  4022a8:	ldr	w0, [x20, #72]
  4022ac:	mov	x1, x20
  4022b0:	bfi	w0, w24, #6, #26
  4022b4:	str	w0, [x20, #72]
  4022b8:	ldr	w0, [x19, #4]
  4022bc:	bl	4034b8 <ferror@plt+0x1b08>
  4022c0:	ldr	w0, [x19, #4]
  4022c4:	add	x2, x20, #0x40
  4022c8:	mov	x1, x2
  4022cc:	bl	403530 <ferror@plt+0x1b80>
  4022d0:	ldr	w0, [x19, #28]
  4022d4:	cbz	w0, 4022f4 <ferror@plt+0x944>
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	adrp	x1, 406000 <ferror@plt+0x4650>
  4022e0:	mov	x0, #0x0                   	// #0
  4022e4:	add	x1, x1, #0xb
  4022e8:	bl	401920 <dcgettext@plt>
  4022ec:	mov	x1, #0x4c                  	// #76
  4022f0:	bl	401950 <printf@plt>
  4022f4:	ldr	w0, [sp, #96]
  4022f8:	ldr	w1, [x19, #88]
  4022fc:	sub	w2, w23, w1
  402300:	add	x1, x21, w1, sxtw
  402304:	bl	4016a0 <crc32@plt>
  402308:	ldrsw	x22, [x19, #88]
  40230c:	mov	w1, w0
  402310:	mov	x20, x0
  402314:	ldr	w0, [x19, #4]
  402318:	add	x22, x21, x22
  40231c:	bl	4034a8 <ferror@plt+0x1af8>
  402320:	str	w0, [x22, #32]
  402324:	ldr	w0, [x19, #28]
  402328:	cbz	w0, 402348 <ferror@plt+0x998>
  40232c:	mov	w2, #0x5                   	// #5
  402330:	adrp	x1, 406000 <ferror@plt+0x4650>
  402334:	mov	x0, #0x0                   	// #0
  402338:	add	x1, x1, #0x23
  40233c:	bl	401920 <dcgettext@plt>
  402340:	mov	w1, w20
  402344:	bl	401950 <printf@plt>
  402348:	ldr	x0, [sp, #152]
  40234c:	cmp	x0, x23
  402350:	b.ge	402398 <ferror@plt+0x9e8>  // b.tcont
  402354:	mov	w2, #0x5                   	// #5
  402358:	adrp	x1, 406000 <ferror@plt+0x4650>
  40235c:	mov	x0, #0x0                   	// #0
  402360:	add	x1, x1, #0x2c
  402364:	bl	401920 <dcgettext@plt>
  402368:	ldr	x2, [sp, #152]
  40236c:	mov	x3, x23
  402370:	mov	x1, x0
  402374:	mov	w0, #0x8                   	// #8
  402378:	bl	401930 <errx@plt>
  40237c:	adrp	x0, 406000 <ferror@plt+0x4650>
  402380:	add	x0, x0, #0x0
  402384:	ldr	x1, [x0]
  402388:	str	x1, [x20, #48]
  40238c:	ldur	w0, [x0, #7]
  402390:	stur	w0, [x27, #7]
  402394:	b	402280 <ferror@plt+0x8d0>
  402398:	mov	x2, x23
  40239c:	mov	x1, x21
  4023a0:	mov	w0, w25
  4023a4:	bl	4017d0 <write@plt>
  4023a8:	mov	x20, x0
  4023ac:	cmp	x23, x0
  4023b0:	b.eq	4023d4 <ferror@plt+0xa24>  // b.none
  4023b4:	mov	w2, #0x5                   	// #5
  4023b8:	adrp	x1, 406000 <ferror@plt+0x4650>
  4023bc:	mov	x0, #0x0                   	// #0
  4023c0:	add	x1, x1, #0x70
  4023c4:	bl	401920 <dcgettext@plt>
  4023c8:	mov	x3, x23
  4023cc:	mov	x2, x20
  4023d0:	b	402370 <ferror@plt+0x9c0>
  4023d4:	mov	w0, w25
  4023d8:	bl	4016e0 <fsync@plt>
  4023dc:	mov	w20, w0
  4023e0:	mov	w0, w25
  4023e4:	bl	4017b0 <close@plt>
  4023e8:	orr	w20, w20, w0
  4023ec:	cbnz	w20, 402510 <ferror@plt+0xb60>
  4023f0:	ldr	w0, [x19, #32]
  4023f4:	cbz	w0, 402414 <ferror@plt+0xa64>
  4023f8:	mov	w2, #0x5                   	// #5
  4023fc:	adrp	x1, 406000 <ferror@plt+0x4650>
  402400:	mov	x0, #0x0                   	// #0
  402404:	add	x1, x1, #0x9b
  402408:	bl	401920 <dcgettext@plt>
  40240c:	mov	w1, #0xff                  	// #255
  402410:	bl	401910 <warnx@plt>
  402414:	ldr	x0, [sp, #104]
  402418:	ldr	w0, [x0, #592]
  40241c:	cbz	w0, 402438 <ferror@plt+0xa88>
  402420:	adrp	x1, 406000 <ferror@plt+0x4650>
  402424:	add	x1, x1, #0xc5
  402428:	mov	w2, #0x5                   	// #5
  40242c:	mov	x0, #0x0                   	// #0
  402430:	bl	401920 <dcgettext@plt>
  402434:	bl	401910 <warnx@plt>
  402438:	ldr	w0, [x19, #44]
  40243c:	cbz	w0, 40245c <ferror@plt+0xaac>
  402440:	mov	w2, #0x5                   	// #5
  402444:	adrp	x1, 406000 <ferror@plt+0x4650>
  402448:	mov	x0, #0x0                   	// #0
  40244c:	add	x1, x1, #0xf0
  402450:	bl	401920 <dcgettext@plt>
  402454:	mov	x1, #0x10                  	// #16
  402458:	bl	401910 <warnx@plt>
  40245c:	ldr	w0, [x19, #36]
  402460:	cbz	w0, 402480 <ferror@plt+0xad0>
  402464:	mov	w2, #0x5                   	// #5
  402468:	adrp	x1, 406000 <ferror@plt+0x4650>
  40246c:	mov	x0, #0x0                   	// #0
  402470:	add	x1, x1, #0x127
  402474:	bl	401920 <dcgettext@plt>
  402478:	mov	w1, #0x10                  	// #16
  40247c:	bl	401910 <warnx@plt>
  402480:	adrp	x0, 418000 <ferror@plt+0x16650>
  402484:	add	x19, x0, #0x250
  402488:	mov	x20, x0
  40248c:	ldr	w1, [x19, #40]
  402490:	cbz	w1, 4024b0 <ferror@plt+0xb00>
  402494:	mov	w2, #0x5                   	// #5
  402498:	adrp	x1, 406000 <ferror@plt+0x4650>
  40249c:	mov	x0, #0x0                   	// #0
  4024a0:	add	x1, x1, #0x16e
  4024a4:	bl	401920 <dcgettext@plt>
  4024a8:	mov	w1, #0x8                   	// #8
  4024ac:	bl	401910 <warnx@plt>
  4024b0:	ldr	w0, [x19, #48]
  4024b4:	cbz	w0, 4024d4 <ferror@plt+0xb24>
  4024b8:	mov	w2, #0x5                   	// #5
  4024bc:	adrp	x1, 406000 <ferror@plt+0x4650>
  4024c0:	mov	x0, #0x0                   	// #0
  4024c4:	add	x1, x1, #0x1b5
  4024c8:	bl	401920 <dcgettext@plt>
  4024cc:	mov	w1, #0x1a                  	// #26
  4024d0:	bl	401910 <warnx@plt>
  4024d4:	ldr	w0, [x19, #52]
  4024d8:	cbz	w0, 402520 <ferror@plt+0xb70>
  4024dc:	ldp	w0, w2, [x19, #32]
  4024e0:	ldr	w1, [x20, #592]
  4024e4:	orr	w0, w0, w1
  4024e8:	ldr	w1, [x19, #44]
  4024ec:	orr	w1, w1, w2
  4024f0:	ldr	w2, [x19, #48]
  4024f4:	orr	w0, w0, w1
  4024f8:	ldr	w1, [x19, #40]
  4024fc:	orr	w1, w1, w2
  402500:	orr	w0, w0, w1
  402504:	cbz	w0, 402520 <ferror@plt+0xb70>
  402508:	mov	w0, #0x8                   	// #8
  40250c:	b	401ab4 <ferror@plt+0x104>
  402510:	adrp	x1, 406000 <ferror@plt+0x4650>
  402514:	mov	w2, #0x5                   	// #5
  402518:	add	x1, x1, #0x91
  40251c:	b	401e64 <ferror@plt+0x4b4>
  402520:	mov	w0, #0x0                   	// #0
  402524:	ldp	x19, x20, [sp, #16]
  402528:	ldp	x21, x22, [sp, #32]
  40252c:	ldp	x23, x24, [sp, #48]
  402530:	ldp	x25, x26, [sp, #64]
  402534:	ldp	x27, x28, [sp, #80]
  402538:	ldp	x29, x30, [sp], #288
  40253c:	ret
  402540:	mov	x29, #0x0                   	// #0
  402544:	mov	x30, #0x0                   	// #0
  402548:	mov	x5, x0
  40254c:	ldr	x1, [sp]
  402550:	add	x2, sp, #0x8
  402554:	mov	x6, sp
  402558:	movz	x0, #0x0, lsl #48
  40255c:	movk	x0, #0x0, lsl #32
  402560:	movk	x0, #0x40, lsl #16
  402564:	movk	x0, #0x19c0
  402568:	movz	x3, #0x0, lsl #48
  40256c:	movk	x3, #0x0, lsl #32
  402570:	movk	x3, #0x40, lsl #16
  402574:	movk	x3, #0x58c8
  402578:	movz	x4, #0x0, lsl #48
  40257c:	movk	x4, #0x0, lsl #32
  402580:	movk	x4, #0x40, lsl #16
  402584:	movk	x4, #0x5948
  402588:	bl	401730 <__libc_start_main@plt>
  40258c:	bl	4017f0 <abort@plt>
  402590:	adrp	x0, 417000 <ferror@plt+0x15650>
  402594:	ldr	x0, [x0, #4064]
  402598:	cbz	x0, 4025a0 <ferror@plt+0xbf0>
  40259c:	b	4017c0 <__gmon_start__@plt>
  4025a0:	ret
  4025a4:	adrp	x0, 418000 <ferror@plt+0x16650>
  4025a8:	add	x1, x0, #0x220
  4025ac:	adrp	x0, 418000 <ferror@plt+0x16650>
  4025b0:	add	x0, x0, #0x220
  4025b4:	cmp	x1, x0
  4025b8:	b.eq	4025e4 <ferror@plt+0xc34>  // b.none
  4025bc:	sub	sp, sp, #0x10
  4025c0:	adrp	x1, 405000 <ferror@plt+0x3650>
  4025c4:	ldr	x1, [x1, #2456]
  4025c8:	str	x1, [sp, #8]
  4025cc:	cbz	x1, 4025dc <ferror@plt+0xc2c>
  4025d0:	mov	x16, x1
  4025d4:	add	sp, sp, #0x10
  4025d8:	br	x16
  4025dc:	add	sp, sp, #0x10
  4025e0:	ret
  4025e4:	ret
  4025e8:	adrp	x0, 418000 <ferror@plt+0x16650>
  4025ec:	add	x1, x0, #0x220
  4025f0:	adrp	x0, 418000 <ferror@plt+0x16650>
  4025f4:	add	x0, x0, #0x220
  4025f8:	sub	x1, x1, x0
  4025fc:	mov	x2, #0x2                   	// #2
  402600:	asr	x1, x1, #3
  402604:	sdiv	x1, x1, x2
  402608:	cbz	x1, 402634 <ferror@plt+0xc84>
  40260c:	sub	sp, sp, #0x10
  402610:	adrp	x2, 405000 <ferror@plt+0x3650>
  402614:	ldr	x2, [x2, #2464]
  402618:	str	x2, [sp, #8]
  40261c:	cbz	x2, 40262c <ferror@plt+0xc7c>
  402620:	mov	x16, x2
  402624:	add	sp, sp, #0x10
  402628:	br	x16
  40262c:	add	sp, sp, #0x10
  402630:	ret
  402634:	ret
  402638:	stp	x29, x30, [sp, #-32]!
  40263c:	mov	x29, sp
  402640:	str	x19, [sp, #16]
  402644:	adrp	x19, 418000 <ferror@plt+0x16650>
  402648:	ldrb	w0, [x19, #584]
  40264c:	cbnz	w0, 40265c <ferror@plt+0xcac>
  402650:	bl	4025a4 <ferror@plt+0xbf4>
  402654:	mov	w0, #0x1                   	// #1
  402658:	strb	w0, [x19, #584]
  40265c:	ldr	x19, [sp, #16]
  402660:	ldp	x29, x30, [sp], #32
  402664:	ret
  402668:	b	4025e8 <ferror@plt+0xc38>
  40266c:	ldr	x0, [x0]
  402670:	ldr	x1, [x1]
  402674:	add	x0, x0, #0x13
  402678:	add	x1, x1, #0x13
  40267c:	b	401830 <strcmp@plt>
  402680:	stp	x29, x30, [sp, #-32]!
  402684:	mov	x29, sp
  402688:	stp	x19, x20, [sp, #16]
  40268c:	mov	x19, x0
  402690:	bl	401960 <__errno_location@plt>
  402694:	str	wzr, [x0]
  402698:	mov	x20, x0
  40269c:	mov	x0, x19
  4026a0:	bl	4019b0 <ferror@plt>
  4026a4:	cbz	w0, 4026c0 <ferror@plt+0xd10>
  4026a8:	ldr	w0, [x20]
  4026ac:	cmp	w0, #0x9
  4026b0:	csetm	w0, ne  // ne = any
  4026b4:	ldp	x19, x20, [sp, #16]
  4026b8:	ldp	x29, x30, [sp], #32
  4026bc:	ret
  4026c0:	mov	x0, x19
  4026c4:	bl	4018f0 <fflush@plt>
  4026c8:	cbnz	w0, 4026a8 <ferror@plt+0xcf8>
  4026cc:	mov	x0, x19
  4026d0:	bl	4016d0 <fileno@plt>
  4026d4:	tbnz	w0, #31, 4026a8 <ferror@plt+0xcf8>
  4026d8:	bl	401630 <dup@plt>
  4026dc:	tbnz	w0, #31, 4026a8 <ferror@plt+0xcf8>
  4026e0:	bl	4017b0 <close@plt>
  4026e4:	cbz	w0, 4026b4 <ferror@plt+0xd04>
  4026e8:	b	4026a8 <ferror@plt+0xcf8>
  4026ec:	stp	x29, x30, [sp, #-16]!
  4026f0:	adrp	x0, 418000 <ferror@plt+0x16650>
  4026f4:	mov	x29, sp
  4026f8:	ldr	x0, [x0, #568]
  4026fc:	bl	402680 <ferror@plt+0xcd0>
  402700:	cbz	w0, 402748 <ferror@plt+0xd98>
  402704:	bl	401960 <__errno_location@plt>
  402708:	ldr	w0, [x0]
  40270c:	cmp	w0, #0x20
  402710:	b.eq	402748 <ferror@plt+0xd98>  // b.none
  402714:	adrp	x1, 405000 <ferror@plt+0x3650>
  402718:	mov	w2, #0x5                   	// #5
  40271c:	add	x1, x1, #0x9a8
  402720:	cbz	w0, 402738 <ferror@plt+0xd88>
  402724:	mov	x0, #0x0                   	// #0
  402728:	bl	401920 <dcgettext@plt>
  40272c:	bl	401840 <warn@plt>
  402730:	mov	w0, #0x8                   	// #8
  402734:	bl	4015e0 <_exit@plt>
  402738:	mov	x0, #0x0                   	// #0
  40273c:	bl	401920 <dcgettext@plt>
  402740:	bl	401910 <warnx@plt>
  402744:	b	402730 <ferror@plt+0xd80>
  402748:	adrp	x0, 418000 <ferror@plt+0x16650>
  40274c:	ldr	x0, [x0, #544]
  402750:	bl	402680 <ferror@plt+0xcd0>
  402754:	cbnz	w0, 402730 <ferror@plt+0xd80>
  402758:	ldp	x29, x30, [sp], #16
  40275c:	ret
  402760:	stp	x29, x30, [sp, #-32]!
  402764:	mov	w2, #0x5                   	// #5
  402768:	adrp	x1, 405000 <ferror@plt+0x3650>
  40276c:	mov	x29, sp
  402770:	str	x19, [sp, #16]
  402774:	adrp	x19, 418000 <ferror@plt+0x16650>
  402778:	add	x1, x1, #0x9b4
  40277c:	mov	x0, #0x0                   	// #0
  402780:	bl	401920 <dcgettext@plt>
  402784:	ldr	x1, [x19, #568]
  402788:	bl	401610 <fputs@plt>
  40278c:	mov	w2, #0x5                   	// #5
  402790:	adrp	x1, 405000 <ferror@plt+0x3650>
  402794:	mov	x0, #0x0                   	// #0
  402798:	add	x1, x1, #0x9bd
  40279c:	bl	401920 <dcgettext@plt>
  4027a0:	adrp	x1, 418000 <ferror@plt+0x16650>
  4027a4:	ldr	x1, [x1, #576]
  4027a8:	bl	401950 <printf@plt>
  4027ac:	ldr	x1, [x19, #568]
  4027b0:	mov	w0, #0xa                   	// #10
  4027b4:	bl	401690 <fputc@plt>
  4027b8:	adrp	x1, 405000 <ferror@plt+0x3650>
  4027bc:	add	x1, x1, #0xa16
  4027c0:	mov	w2, #0x5                   	// #5
  4027c4:	mov	x0, #0x0                   	// #0
  4027c8:	bl	401920 <dcgettext@plt>
  4027cc:	bl	401800 <puts@plt>
  4027d0:	mov	w2, #0x5                   	// #5
  4027d4:	adrp	x1, 405000 <ferror@plt+0x3650>
  4027d8:	mov	x0, #0x0                   	// #0
  4027dc:	add	x1, x1, #0xa37
  4027e0:	bl	401920 <dcgettext@plt>
  4027e4:	ldr	x1, [x19, #568]
  4027e8:	bl	401610 <fputs@plt>
  4027ec:	adrp	x1, 405000 <ferror@plt+0x3650>
  4027f0:	add	x1, x1, #0xa42
  4027f4:	mov	w2, #0x5                   	// #5
  4027f8:	mov	x0, #0x0                   	// #0
  4027fc:	bl	401920 <dcgettext@plt>
  402800:	bl	401800 <puts@plt>
  402804:	adrp	x1, 405000 <ferror@plt+0x3650>
  402808:	add	x1, x1, #0xa5d
  40280c:	mov	w2, #0x5                   	// #5
  402810:	mov	x0, #0x0                   	// #0
  402814:	bl	401920 <dcgettext@plt>
  402818:	bl	401800 <puts@plt>
  40281c:	adrp	x1, 405000 <ferror@plt+0x3650>
  402820:	add	x1, x1, #0xa9d
  402824:	mov	w2, #0x5                   	// #5
  402828:	mov	x0, #0x0                   	// #0
  40282c:	bl	401920 <dcgettext@plt>
  402830:	bl	401800 <puts@plt>
  402834:	adrp	x1, 405000 <ferror@plt+0x3650>
  402838:	add	x1, x1, #0xad6
  40283c:	mov	w2, #0x5                   	// #5
  402840:	mov	x0, #0x0                   	// #0
  402844:	bl	401920 <dcgettext@plt>
  402848:	bl	401800 <puts@plt>
  40284c:	mov	w2, #0x5                   	// #5
  402850:	adrp	x1, 405000 <ferror@plt+0x3650>
  402854:	mov	x0, #0x0                   	// #0
  402858:	add	x1, x1, #0xb08
  40285c:	bl	401920 <dcgettext@plt>
  402860:	adrp	x4, 405000 <ferror@plt+0x3650>
  402864:	add	x4, x4, #0xb46
  402868:	mov	x3, x4
  40286c:	adrp	x2, 405000 <ferror@plt+0x3650>
  402870:	adrp	x1, 405000 <ferror@plt+0x3650>
  402874:	add	x2, x2, #0xb4b
  402878:	add	x1, x1, #0xb52
  40287c:	bl	401950 <printf@plt>
  402880:	adrp	x1, 405000 <ferror@plt+0x3650>
  402884:	add	x1, x1, #0xb56
  402888:	mov	w2, #0x5                   	// #5
  40288c:	mov	x0, #0x0                   	// #0
  402890:	bl	401920 <dcgettext@plt>
  402894:	bl	401800 <puts@plt>
  402898:	adrp	x1, 405000 <ferror@plt+0x3650>
  40289c:	add	x1, x1, #0xb8e
  4028a0:	mov	w2, #0x5                   	// #5
  4028a4:	mov	x0, #0x0                   	// #0
  4028a8:	bl	401920 <dcgettext@plt>
  4028ac:	bl	401800 <puts@plt>
  4028b0:	mov	w2, #0x5                   	// #5
  4028b4:	adrp	x1, 405000 <ferror@plt+0x3650>
  4028b8:	mov	x0, #0x0                   	// #0
  4028bc:	add	x1, x1, #0xbbc
  4028c0:	bl	401920 <dcgettext@plt>
  4028c4:	mov	w1, #0x200                 	// #512
  4028c8:	bl	401950 <printf@plt>
  4028cc:	adrp	x1, 405000 <ferror@plt+0x3650>
  4028d0:	add	x1, x1, #0xbeb
  4028d4:	mov	w2, #0x5                   	// #5
  4028d8:	mov	x0, #0x0                   	// #0
  4028dc:	bl	401920 <dcgettext@plt>
  4028e0:	bl	401800 <puts@plt>
  4028e4:	adrp	x1, 405000 <ferror@plt+0x3650>
  4028e8:	add	x1, x1, #0xc28
  4028ec:	mov	w2, #0x5                   	// #5
  4028f0:	mov	x0, #0x0                   	// #0
  4028f4:	bl	401920 <dcgettext@plt>
  4028f8:	bl	401800 <puts@plt>
  4028fc:	adrp	x1, 405000 <ferror@plt+0x3650>
  402900:	add	x1, x1, #0xc4c
  402904:	mov	w2, #0x5                   	// #5
  402908:	mov	x0, #0x0                   	// #0
  40290c:	bl	401920 <dcgettext@plt>
  402910:	bl	401800 <puts@plt>
  402914:	adrp	x1, 405000 <ferror@plt+0x3650>
  402918:	add	x1, x1, #0xc84
  40291c:	mov	w2, #0x5                   	// #5
  402920:	mov	x0, #0x0                   	// #0
  402924:	bl	401920 <dcgettext@plt>
  402928:	bl	401800 <puts@plt>
  40292c:	ldr	x1, [x19, #568]
  402930:	mov	w0, #0xa                   	// #10
  402934:	bl	401690 <fputc@plt>
  402938:	mov	w2, #0x5                   	// #5
  40293c:	adrp	x1, 405000 <ferror@plt+0x3650>
  402940:	mov	x0, #0x0                   	// #0
  402944:	add	x1, x1, #0xca0
  402948:	bl	401920 <dcgettext@plt>
  40294c:	mov	x19, x0
  402950:	mov	w2, #0x5                   	// #5
  402954:	adrp	x1, 405000 <ferror@plt+0x3650>
  402958:	mov	x0, #0x0                   	// #0
  40295c:	add	x1, x1, #0xcb2
  402960:	bl	401920 <dcgettext@plt>
  402964:	mov	x4, x0
  402968:	adrp	x3, 405000 <ferror@plt+0x3650>
  40296c:	add	x3, x3, #0xcc2
  402970:	mov	x2, x19
  402974:	adrp	x1, 405000 <ferror@plt+0x3650>
  402978:	adrp	x0, 405000 <ferror@plt+0x3650>
  40297c:	add	x1, x1, #0xcd1
  402980:	add	x0, x0, #0xcdd
  402984:	bl	401950 <printf@plt>
  402988:	mov	w2, #0x5                   	// #5
  40298c:	adrp	x1, 405000 <ferror@plt+0x3650>
  402990:	mov	x0, #0x0                   	// #0
  402994:	add	x1, x1, #0xcee
  402998:	bl	401920 <dcgettext@plt>
  40299c:	adrp	x1, 405000 <ferror@plt+0x3650>
  4029a0:	add	x1, x1, #0xd09
  4029a4:	bl	401950 <printf@plt>
  4029a8:	mov	w0, #0x0                   	// #0
  4029ac:	bl	401620 <exit@plt>
  4029b0:	stp	x29, x30, [sp, #-32]!
  4029b4:	mov	x29, sp
  4029b8:	str	x19, [sp, #16]
  4029bc:	mov	x19, x0
  4029c0:	bl	4016f0 <malloc@plt>
  4029c4:	cbnz	x0, 4029dc <ferror@plt+0x102c>
  4029c8:	adrp	x1, 405000 <ferror@plt+0x3650>
  4029cc:	mov	x2, x19
  4029d0:	add	x1, x1, #0xd18
  4029d4:	mov	w0, #0x8                   	// #8
  4029d8:	bl	401990 <err@plt>
  4029dc:	ldr	x19, [sp, #16]
  4029e0:	ldp	x29, x30, [sp], #32
  4029e4:	ret
  4029e8:	stp	x29, x30, [sp, #-16]!
  4029ec:	mov	x29, sp
  4029f0:	bl	4017a0 <strdup@plt>
  4029f4:	cbnz	x0, 402a08 <ferror@plt+0x1058>
  4029f8:	adrp	x1, 405000 <ferror@plt+0x3650>
  4029fc:	mov	w0, #0x8                   	// #8
  402a00:	add	x1, x1, #0xd32
  402a04:	bl	401990 <err@plt>
  402a08:	ldp	x29, x30, [sp], #16
  402a0c:	ret
  402a10:	stp	x29, x30, [sp, #-48]!
  402a14:	mov	x29, sp
  402a18:	stp	x19, x20, [sp, #16]
  402a1c:	str	x21, [sp, #32]
  402a20:	cbz	w1, 402a8c <ferror@plt+0x10dc>
  402a24:	and	w2, w2, #0xf000
  402a28:	mov	x21, x0
  402a2c:	mov	w19, w1
  402a30:	cmp	w2, #0xa, lsl #12
  402a34:	b.ne	402aa4 <ferror@plt+0x10f4>  // b.any
  402a38:	mov	w20, w1
  402a3c:	mov	x0, x20
  402a40:	bl	4029b0 <ferror@plt+0x1000>
  402a44:	mov	x2, x20
  402a48:	mov	x19, x0
  402a4c:	mov	x1, x0
  402a50:	mov	x0, x21
  402a54:	bl	401670 <readlink@plt>
  402a58:	tbz	x0, #63, 402a90 <ferror@plt+0x10e0>
  402a5c:	mov	w2, #0x5                   	// #5
  402a60:	adrp	x1, 405000 <ferror@plt+0x3650>
  402a64:	mov	x0, #0x0                   	// #0
  402a68:	add	x1, x1, #0xd4a
  402a6c:	bl	401920 <dcgettext@plt>
  402a70:	mov	x1, x21
  402a74:	bl	401840 <warn@plt>
  402a78:	adrp	x0, 418000 <ferror@plt+0x16650>
  402a7c:	mov	w1, #0x1                   	// #1
  402a80:	str	w1, [x0, #592]
  402a84:	mov	x0, x19
  402a88:	bl	401880 <free@plt>
  402a8c:	mov	x19, #0x0                   	// #0
  402a90:	mov	x0, x19
  402a94:	ldp	x19, x20, [sp, #16]
  402a98:	ldr	x21, [sp, #32]
  402a9c:	ldp	x29, x30, [sp], #48
  402aa0:	ret
  402aa4:	mov	w1, #0x0                   	// #0
  402aa8:	bl	401700 <open@plt>
  402aac:	mov	w20, w0
  402ab0:	tbz	w0, #31, 402ae4 <ferror@plt+0x1134>
  402ab4:	mov	w2, #0x5                   	// #5
  402ab8:	adrp	x1, 405000 <ferror@plt+0x3650>
  402abc:	mov	x0, #0x0                   	// #0
  402ac0:	add	x1, x1, #0xd5e
  402ac4:	bl	401920 <dcgettext@plt>
  402ac8:	mov	x19, #0x0                   	// #0
  402acc:	mov	x1, x21
  402ad0:	bl	401840 <warn@plt>
  402ad4:	adrp	x0, 418000 <ferror@plt+0x16650>
  402ad8:	mov	w1, #0x1                   	// #1
  402adc:	str	w1, [x0, #592]
  402ae0:	b	402a84 <ferror@plt+0x10d4>
  402ae4:	mov	w4, w0
  402ae8:	mov	w1, w19
  402aec:	mov	x5, #0x0                   	// #0
  402af0:	mov	w3, #0x2                   	// #2
  402af4:	mov	w2, #0x1                   	// #1
  402af8:	mov	x0, #0x0                   	// #0
  402afc:	bl	401860 <mmap@plt>
  402b00:	mov	x19, x0
  402b04:	mov	w0, w20
  402b08:	bl	4017b0 <close@plt>
  402b0c:	cmn	x19, #0x1
  402b10:	b.ne	402a90 <ferror@plt+0x10e0>  // b.any
  402b14:	adrp	x1, 405000 <ferror@plt+0x3650>
  402b18:	mov	w0, #0x8                   	// #8
  402b1c:	add	x1, x1, #0xd6d
  402b20:	bl	401990 <err@plt>
  402b24:	and	w2, w2, #0xf000
  402b28:	cmp	w2, #0xa, lsl #12
  402b2c:	b.ne	402b34 <ferror@plt+0x1184>  // b.any
  402b30:	b	401880 <free@plt>
  402b34:	mov	w1, w1
  402b38:	b	4018e0 <munmap@plt>
  402b3c:	stp	x29, x30, [sp, #-128]!
  402b40:	mov	x29, sp
  402b44:	ldp	w2, w1, [x0, #8]
  402b48:	stp	x19, x20, [sp, #16]
  402b4c:	mov	x19, x0
  402b50:	ldr	x0, [x0, #48]
  402b54:	bl	402a10 <ferror@plt+0x1060>
  402b58:	cbnz	x0, 402b74 <ferror@plt+0x11c4>
  402b5c:	ldrb	w0, [x19, #40]
  402b60:	orr	w0, w0, #0x2
  402b64:	strb	w0, [x19, #40]
  402b68:	ldp	x19, x20, [sp, #16]
  402b6c:	ldp	x29, x30, [sp], #128
  402b70:	ret
  402b74:	mov	x20, x0
  402b78:	add	x0, sp, #0x28
  402b7c:	bl	403544 <ferror@plt+0x1b94>
  402b80:	ldr	w2, [x19, #12]
  402b84:	mov	x1, x20
  402b88:	add	x0, sp, #0x28
  402b8c:	bl	403f6c <ferror@plt+0x25bc>
  402b90:	add	x1, sp, #0x28
  402b94:	add	x0, x19, #0x18
  402b98:	bl	404080 <ferror@plt+0x26d0>
  402b9c:	ldp	w2, w1, [x19, #8]
  402ba0:	mov	x0, x20
  402ba4:	bl	402b24 <ferror@plt+0x1174>
  402ba8:	ldrb	w0, [x19, #40]
  402bac:	orr	w0, w0, #0x1
  402bb0:	b	402b64 <ferror@plt+0x11b4>
  402bb4:	cmp	x0, x1
  402bb8:	b.ne	402bc4 <ferror@plt+0x1214>  // b.any
  402bbc:	mov	w0, #0x1                   	// #1
  402bc0:	ret
  402bc4:	stp	x29, x30, [sp, #-80]!
  402bc8:	mov	x29, sp
  402bcc:	stp	x19, x20, [sp, #16]
  402bd0:	mov	x19, x0
  402bd4:	stp	x21, x22, [sp, #32]
  402bd8:	stp	x23, x24, [sp, #48]
  402bdc:	str	x25, [sp, #64]
  402be0:	cbz	x0, 402d10 <ferror@plt+0x1360>
  402be4:	mov	x20, x1
  402be8:	mov	x21, x2
  402bec:	ldr	w1, [x1, #12]
  402bf0:	ldr	w2, [x0, #12]
  402bf4:	cmp	w2, w1
  402bf8:	b.ne	402c78 <ferror@plt+0x12c8>  // b.any
  402bfc:	ldr	x1, [x0, #48]
  402c00:	cbz	x1, 402c78 <ferror@plt+0x12c8>
  402c04:	ldrb	w1, [x0, #40]
  402c08:	cbnz	w1, 402c10 <ferror@plt+0x1260>
  402c0c:	bl	402b3c <ferror@plt+0x118c>
  402c10:	ldrb	w0, [x20, #40]
  402c14:	cbnz	w0, 402c20 <ferror@plt+0x1270>
  402c18:	mov	x0, x20
  402c1c:	bl	402b3c <ferror@plt+0x118c>
  402c20:	ldrb	w0, [x19, #40]
  402c24:	tbz	w0, #0, 402c78 <ferror@plt+0x12c8>
  402c28:	ldrb	w0, [x20, #40]
  402c2c:	tbz	w0, #0, 402c78 <ferror@plt+0x12c8>
  402c30:	add	x1, x20, #0x18
  402c34:	add	x0, x19, #0x18
  402c38:	mov	x2, #0x10                  	// #16
  402c3c:	bl	401810 <memcmp@plt>
  402c40:	cbnz	w0, 402c78 <ferror@plt+0x12c8>
  402c44:	ldp	w2, w1, [x19, #8]
  402c48:	ldr	x0, [x19, #48]
  402c4c:	bl	402a10 <ferror@plt+0x1060>
  402c50:	mov	x22, x0
  402c54:	cbz	x0, 402c78 <ferror@plt+0x12c8>
  402c58:	ldp	w2, w1, [x20, #8]
  402c5c:	ldr	x0, [x20, #48]
  402c60:	bl	402a10 <ferror@plt+0x1060>
  402c64:	mov	x23, x0
  402c68:	cbnz	x0, 402ca8 <ferror@plt+0x12f8>
  402c6c:	ldp	w2, w1, [x19, #8]
  402c70:	mov	x0, x22
  402c74:	bl	402b24 <ferror@plt+0x1174>
  402c78:	ldr	x0, [x19, #80]
  402c7c:	mov	x2, x21
  402c80:	mov	x1, x20
  402c84:	bl	402bb4 <ferror@plt+0x1204>
  402c88:	cbnz	w0, 402cf4 <ferror@plt+0x1344>
  402c8c:	ldr	x0, [x19, #88]
  402c90:	mov	x2, x21
  402c94:	mov	x1, x20
  402c98:	bl	402bb4 <ferror@plt+0x1204>
  402c9c:	cmp	w0, #0x0
  402ca0:	cset	w0, ne  // ne = any
  402ca4:	b	402cf8 <ferror@plt+0x1348>
  402ca8:	ldr	w25, [x19, #12]
  402cac:	mov	x1, x0
  402cb0:	mov	x0, x22
  402cb4:	mov	w2, w25
  402cb8:	bl	401810 <memcmp@plt>
  402cbc:	ldr	w2, [x19, #8]
  402cc0:	mov	w24, w0
  402cc4:	mov	w1, w25
  402cc8:	mov	x0, x22
  402ccc:	bl	402b24 <ferror@plt+0x1174>
  402cd0:	ldp	w2, w1, [x20, #8]
  402cd4:	mov	x0, x23
  402cd8:	bl	402b24 <ferror@plt+0x1174>
  402cdc:	cbnz	w24, 402c78 <ferror@plt+0x12c8>
  402ce0:	ldr	x0, [x21]
  402ce4:	str	x19, [x20, #64]
  402ce8:	ldr	w1, [x20, #12]
  402cec:	sub	x0, x0, x1
  402cf0:	str	x0, [x21]
  402cf4:	mov	w0, #0x1                   	// #1
  402cf8:	ldp	x19, x20, [sp, #16]
  402cfc:	ldp	x21, x22, [sp, #32]
  402d00:	ldp	x23, x24, [sp, #48]
  402d04:	ldr	x25, [sp, #64]
  402d08:	ldp	x29, x30, [sp], #80
  402d0c:	ret
  402d10:	mov	w0, #0x0                   	// #0
  402d14:	b	402cf8 <ferror@plt+0x1348>
  402d18:	stp	x29, x30, [sp, #-48]!
  402d1c:	mov	x29, sp
  402d20:	stp	x19, x20, [sp, #16]
  402d24:	mov	x20, x0
  402d28:	mov	x19, x1
  402d2c:	str	x21, [sp, #32]
  402d30:	mov	x21, x2
  402d34:	cbz	x19, 402d70 <ferror@plt+0x13c0>
  402d38:	ldr	w0, [x19, #12]
  402d3c:	cbz	w0, 402d58 <ferror@plt+0x13a8>
  402d40:	ldr	x0, [x19, #48]
  402d44:	cbz	x0, 402d58 <ferror@plt+0x13a8>
  402d48:	mov	x2, x21
  402d4c:	mov	x1, x19
  402d50:	mov	x0, x20
  402d54:	bl	402bb4 <ferror@plt+0x1204>
  402d58:	ldr	x1, [x19, #80]
  402d5c:	mov	x2, x21
  402d60:	mov	x0, x20
  402d64:	bl	402d18 <ferror@plt+0x1368>
  402d68:	ldr	x19, [x19, #88]
  402d6c:	b	402d34 <ferror@plt+0x1384>
  402d70:	ldp	x19, x20, [sp, #16]
  402d74:	ldr	x21, [sp, #32]
  402d78:	ldp	x29, x30, [sp], #48
  402d7c:	ret
  402d80:	stp	x29, x30, [sp, #-48]!
  402d84:	mov	x29, sp
  402d88:	str	x21, [sp, #32]
  402d8c:	adrp	x21, 418000 <ferror@plt+0x16650>
  402d90:	add	x21, x21, #0x250
  402d94:	stp	x19, x20, [sp, #16]
  402d98:	add	x19, x1, w0, uxtw
  402d9c:	mov	x20, x2
  402da0:	mov	x1, x19
  402da4:	ldr	w0, [x21, #4]
  402da8:	mov	x2, x19
  402dac:	bl	403520 <ferror@plt+0x1b70>
  402db0:	mov	x0, #0xfffffff             	// #268435455
  402db4:	cmp	x20, x0
  402db8:	b.ls	402ddc <ferror@plt+0x142c>  // b.plast
  402dbc:	mov	w2, #0x5                   	// #5
  402dc0:	adrp	x1, 405000 <ferror@plt+0x3650>
  402dc4:	mov	x0, #0x0                   	// #0
  402dc8:	add	x1, x1, #0xd72
  402dcc:	bl	401920 <dcgettext@plt>
  402dd0:	mov	x1, x0
  402dd4:	mov	w0, #0x8                   	// #8
  402dd8:	bl	401930 <errx@plt>
  402ddc:	ldr	w0, [x19, #8]
  402de0:	lsr	x20, x20, #2
  402de4:	mov	x2, x19
  402de8:	mov	x1, x19
  402dec:	bfi	w0, w20, #6, #26
  402df0:	str	w0, [x19, #8]
  402df4:	ldr	w0, [x21, #4]
  402df8:	ldp	x19, x20, [sp, #16]
  402dfc:	ldr	x21, [sp, #32]
  402e00:	ldp	x29, x30, [sp], #48
  402e04:	b	403530 <ferror@plt+0x1b80>
  402e08:	stp	x29, x30, [sp, #-144]!
  402e0c:	mov	x29, sp
  402e10:	stp	x19, x20, [sp, #16]
  402e14:	adrp	x20, 418000 <ferror@plt+0x16650>
  402e18:	mov	w19, w2
  402e1c:	add	x20, x20, #0x250
  402e20:	stp	x23, x24, [sp, #48]
  402e24:	mov	x24, x1
  402e28:	stp	x27, x28, [sp, #80]
  402e2c:	mov	x27, x0
  402e30:	stp	x21, x22, [sp, #32]
  402e34:	stp	x25, x26, [sp, #64]
  402e38:	cbnz	x27, 402e5c <ferror@plt+0x14ac>
  402e3c:	mov	w0, w19
  402e40:	ldp	x19, x20, [sp, #16]
  402e44:	ldp	x21, x22, [sp, #32]
  402e48:	ldp	x23, x24, [sp, #48]
  402e4c:	ldp	x25, x26, [sp, #64]
  402e50:	ldp	x27, x28, [sp, #80]
  402e54:	ldp	x29, x30, [sp], #144
  402e58:	ret
  402e5c:	ldr	x0, [x27, #48]
  402e60:	cbz	x0, 403060 <ferror@plt+0x16b0>
  402e64:	ldr	x0, [x27, #64]
  402e68:	cbz	x0, 402e90 <ferror@plt+0x14e0>
  402e6c:	ldr	w2, [x0, #72]
  402e70:	mov	x1, x24
  402e74:	ldr	w0, [x27, #76]
  402e78:	bl	402d80 <ferror@plt+0x13d0>
  402e7c:	ldr	x0, [x27, #64]
  402e80:	ldr	w0, [x0, #72]
  402e84:	str	w0, [x27, #72]
  402e88:	ldr	x27, [x27, #88]
  402e8c:	b	402e38 <ferror@plt+0x1488>
  402e90:	ldr	w0, [x27, #12]
  402e94:	cbz	w0, 402e88 <ferror@plt+0x14d8>
  402e98:	ldr	w0, [x27, #76]
  402e9c:	mov	w23, w19
  402ea0:	mov	x2, x23
  402ea4:	mov	x1, x24
  402ea8:	bl	402d80 <ferror@plt+0x13d0>
  402eac:	ldr	w22, [x27, #12]
  402eb0:	ldr	x0, [x27]
  402eb4:	str	x0, [sp, #112]
  402eb8:	ldr	w0, [x27, #8]
  402ebc:	mov	w1, w22
  402ec0:	str	w0, [sp, #108]
  402ec4:	mov	w2, w0
  402ec8:	str	w19, [x27, #72]
  402ecc:	ldr	x0, [x27, #48]
  402ed0:	bl	402a10 <ferror@plt+0x1060>
  402ed4:	mov	x25, x0
  402ed8:	cbz	x0, 402e88 <ferror@plt+0x14d8>
  402edc:	ldr	w1, [x20, #8]
  402ee0:	sub	w0, w22, #0x1
  402ee4:	mov	x26, x25
  402ee8:	mov	w28, w22
  402eec:	udiv	w0, w0, w1
  402ef0:	ldr	x1, [x20, #16]
  402ef4:	add	w0, w0, #0x1
  402ef8:	add	x21, x23, w0, uxtw #2
  402efc:	add	x0, x1, w0, uxtw
  402f00:	str	x0, [x20, #16]
  402f04:	ldr	w3, [x20, #8]
  402f08:	cmp	w3, w28
  402f0c:	lsl	w0, w3, #1
  402f10:	str	x0, [sp, #136]
  402f14:	ldr	w0, [x20, #24]
  402f18:	csel	w2, w3, w28, ls  // ls = plast
  402f1c:	csel	w3, w3, w28, ls  // ls = plast
  402f20:	sub	w28, w28, w2
  402f24:	cbz	w0, 402f80 <ferror@plt+0x15d0>
  402f28:	cbz	w2, 402fa0 <ferror@plt+0x15f0>
  402f2c:	ldrb	w0, [x26]
  402f30:	cbnz	w0, 402f80 <ferror@plt+0x15d0>
  402f34:	cmp	w2, #0x1
  402f38:	b.eq	402fa0 <ferror@plt+0x15f0>  // b.none
  402f3c:	ldrb	w0, [x26, #1]
  402f40:	cbnz	w0, 402f80 <ferror@plt+0x15d0>
  402f44:	cmp	w2, #0x2
  402f48:	b.eq	402fa0 <ferror@plt+0x15f0>  // b.none
  402f4c:	ldrb	w0, [x26, #2]
  402f50:	cbnz	w0, 402f80 <ferror@plt+0x15d0>
  402f54:	cmp	w2, #0x3
  402f58:	b.eq	402fa0 <ferror@plt+0x15f0>  // b.none
  402f5c:	ldrb	w0, [x26, #3]
  402f60:	cbnz	w0, 402f80 <ferror@plt+0x15d0>
  402f64:	sub	w2, w2, #0x4
  402f68:	add	x1, x26, #0x4
  402f6c:	mov	x0, x26
  402f70:	str	x3, [sp, #120]
  402f74:	bl	401810 <memcmp@plt>
  402f78:	ldr	x3, [sp, #120]
  402f7c:	cbz	w0, 402fa0 <ferror@plt+0x15f0>
  402f80:	add	x0, x24, x21
  402f84:	mov	x2, x26
  402f88:	add	x1, sp, #0x88
  402f8c:	str	x3, [sp, #120]
  402f90:	bl	401640 <compress@plt>
  402f94:	ldr	x0, [sp, #136]
  402f98:	ldr	x3, [sp, #120]
  402f9c:	add	x21, x21, x0
  402fa0:	ldr	w0, [x20, #8]
  402fa4:	add	x26, x26, x3
  402fa8:	ldr	x1, [sp, #136]
  402fac:	lsl	w0, w0, #1
  402fb0:	cmp	x0, x1
  402fb4:	b.cs	402fdc <ferror@plt+0x162c>  // b.hs, b.nlast
  402fb8:	mov	w2, #0x5                   	// #5
  402fbc:	adrp	x1, 405000 <ferror@plt+0x3650>
  402fc0:	mov	x0, #0x0                   	// #0
  402fc4:	add	x1, x1, #0xd90
  402fc8:	bl	401920 <dcgettext@plt>
  402fcc:	ldr	x1, [sp, #136]
  402fd0:	bl	401950 <printf@plt>
  402fd4:	mov	w0, #0x8                   	// #8
  402fd8:	bl	401620 <exit@plt>
  402fdc:	ldr	w0, [x20, #4]
  402fe0:	mov	w2, w19
  402fe4:	mov	w1, w21
  402fe8:	str	x2, [sp, #120]
  402fec:	add	w19, w19, #0x4
  402ff0:	bl	4034a8 <ferror@plt+0x1af8>
  402ff4:	ldr	x2, [sp, #120]
  402ff8:	str	w0, [x24, x2]
  402ffc:	cbnz	w28, 402f04 <ferror@plt+0x1554>
  403000:	ldr	w2, [sp, #108]
  403004:	mov	x0, x25
  403008:	mov	w1, w22
  40300c:	add	x19, x21, #0x3
  403010:	and	x19, x19, #0xfffffffffffffffc
  403014:	bl	402b24 <ferror@plt+0x1174>
  403018:	ldr	w0, [x20, #28]
  40301c:	cbz	w0, 402e88 <ferror@plt+0x14d8>
  403020:	add	x23, x23, w22, uxtw
  403024:	adrp	x0, 405000 <ferror@plt+0x3650>
  403028:	sub	x23, x19, x23
  40302c:	add	x1, x0, #0xdc4
  403030:	mov	w2, #0x5                   	// #5
  403034:	mov	x0, #0x0                   	// #0
  403038:	bl	401920 <dcgettext@plt>
  40303c:	mov	x1, #0x64                  	// #100
  403040:	ucvtf	d0, w22
  403044:	ldr	x2, [sp, #112]
  403048:	mul	x1, x23, x1
  40304c:	scvtf	d1, x1
  403050:	mov	x1, x23
  403054:	fdiv	d0, d1, d0
  403058:	bl	401950 <printf@plt>
  40305c:	b	402e88 <ferror@plt+0x14d8>
  403060:	ldr	x0, [x27, #80]
  403064:	cbz	x0, 402e88 <ferror@plt+0x14d8>
  403068:	mov	w2, w19
  40306c:	mov	x1, x24
  403070:	bl	402e08 <ferror@plt+0x1458>
  403074:	mov	w19, w0
  403078:	b	402e88 <ferror@plt+0x14d8>
  40307c:	stp	x29, x30, [sp, #-16]!
  403080:	mov	x1, #0x60                  	// #96
  403084:	mov	x0, #0x1                   	// #1
  403088:	mov	x29, sp
  40308c:	bl	401770 <calloc@plt>
  403090:	cbnz	x0, 4030a8 <ferror@plt+0x16f8>
  403094:	adrp	x1, 405000 <ferror@plt+0x3650>
  403098:	mov	x2, #0x60                  	// #96
  40309c:	add	x1, x1, #0xd18
  4030a0:	mov	w0, #0x8                   	// #8
  4030a4:	bl	401990 <err@plt>
  4030a8:	ldp	x29, x30, [sp], #16
  4030ac:	ret
  4030b0:	stp	x29, x30, [sp, #-272]!
  4030b4:	mov	x29, sp
  4030b8:	stp	x19, x20, [sp, #16]
  4030bc:	mov	x19, x1
  4030c0:	stp	x21, x22, [sp, #32]
  4030c4:	mov	x22, x3
  4030c8:	stp	x23, x24, [sp, #48]
  4030cc:	stp	x25, x26, [sp, #64]
  4030d0:	mov	x26, x2
  4030d4:	stp	x27, x28, [sp, #80]
  4030d8:	str	x0, [sp, #112]
  4030dc:	mov	x0, x1
  4030e0:	bl	401600 <strlen@plt>
  4030e4:	mov	x21, x0
  4030e8:	add	x0, x0, #0x101
  4030ec:	bl	4029b0 <ferror@plt+0x1000>
  4030f0:	mov	x20, x0
  4030f4:	mov	x2, x21
  4030f8:	mov	x1, x19
  4030fc:	bl	4015c0 <memcpy@plt>
  403100:	mov	w0, #0x2f                  	// #47
  403104:	add	x1, sp, #0x88
  403108:	adrp	x3, 402000 <ferror@plt+0x650>
  40310c:	mov	x2, #0x0                   	// #0
  403110:	add	x3, x3, #0x66c
  403114:	strb	w0, [x20, x21]
  403118:	mov	x0, x19
  40311c:	bl	401890 <scandir@plt>
  403120:	str	w0, [sp, #108]
  403124:	add	x25, x20, x21
  403128:	mov	w0, w0
  40312c:	tbz	w0, #31, 4033a4 <ferror@plt+0x19f4>
  403130:	mov	w2, #0x5                   	// #5
  403134:	adrp	x1, 405000 <ferror@plt+0x3650>
  403138:	mov	x0, #0x0                   	// #0
  40313c:	add	x1, x1, #0xddd
  403140:	bl	401920 <dcgettext@plt>
  403144:	mov	x1, x0
  403148:	mov	x2, x19
  40314c:	mov	w0, #0x8                   	// #8
  403150:	bl	401990 <err@plt>
  403154:	ldr	x0, [x19, x23, lsl #3]
  403158:	ldrsb	w1, [x0, #19]
  40315c:	cmp	w1, #0x2e
  403160:	b.ne	403178 <ferror@plt+0x17c8>  // b.any
  403164:	ldrsb	w1, [x0, #20]
  403168:	cbz	w1, 4031dc <ferror@plt+0x182c>
  40316c:	ldrsh	w1, [x0, #20]
  403170:	cmp	w1, #0x2e
  403174:	b.eq	4031dc <ferror@plt+0x182c>  // b.none
  403178:	add	x24, x0, #0x13
  40317c:	mov	x0, x24
  403180:	bl	401600 <strlen@plt>
  403184:	mov	x19, x0
  403188:	cmp	x0, #0xff
  40318c:	b.ls	40319c <ferror@plt+0x17ec>  // b.plast
  403190:	mov	w0, #0x1                   	// #1
  403194:	mov	x19, #0xff                  	// #255
  403198:	str	w0, [x21, #32]
  40319c:	add	x2, x19, #0x1
  4031a0:	mov	x1, x24
  4031a4:	mov	x0, x25
  4031a8:	bl	4015c0 <memcpy@plt>
  4031ac:	add	x1, sp, #0x90
  4031b0:	mov	x0, x20
  4031b4:	bl	405970 <ferror@plt+0x3fc0>
  4031b8:	tbz	w0, #31, 403220 <ferror@plt+0x1870>
  4031bc:	ldr	x1, [sp, #120]
  4031c0:	mov	w2, #0x5                   	// #5
  4031c4:	mov	x0, #0x0                   	// #0
  4031c8:	bl	401920 <dcgettext@plt>
  4031cc:	mov	x1, x25
  4031d0:	bl	401840 <warn@plt>
  4031d4:	mov	w0, #0x1                   	// #1
  4031d8:	str	w0, [x21]
  4031dc:	add	x23, x23, #0x1
  4031e0:	ldr	w0, [sp, #108]
  4031e4:	ldr	x19, [sp, #136]
  4031e8:	cmp	w0, w23
  4031ec:	b.gt	403154 <ferror@plt+0x17a4>
  4031f0:	mov	x0, x20
  4031f4:	bl	401880 <free@plt>
  4031f8:	mov	x0, x19
  4031fc:	bl	401880 <free@plt>
  403200:	mov	w0, w27
  403204:	ldp	x19, x20, [sp, #16]
  403208:	ldp	x21, x22, [sp, #32]
  40320c:	ldp	x23, x24, [sp, #48]
  403210:	ldp	x25, x26, [sp, #64]
  403214:	ldp	x27, x28, [sp, #80]
  403218:	ldp	x29, x30, [sp], #272
  40321c:	ret
  403220:	mov	x1, #0x60                  	// #96
  403224:	mov	x0, #0x1                   	// #1
  403228:	bl	40307c <ferror@plt+0x16cc>
  40322c:	mov	x28, x0
  403230:	mov	x1, x19
  403234:	mov	x0, x24
  403238:	bl	4018b0 <strndup@plt>
  40323c:	cbnz	x0, 403250 <ferror@plt+0x18a0>
  403240:	adrp	x1, 405000 <ferror@plt+0x3650>
  403244:	mov	w0, #0x8                   	// #8
  403248:	add	x1, x1, #0xd32
  40324c:	bl	401990 <err@plt>
  403250:	ldr	x1, [sp, #192]
  403254:	str	x0, [x28]
  403258:	ldr	w0, [sp, #160]
  40325c:	mov	w2, #0xffff                	// #65535
  403260:	str	w1, [x28, #12]
  403264:	ldr	w1, [sp, #168]
  403268:	str	w0, [x28, #8]
  40326c:	str	w1, [x28, #16]
  403270:	cmp	w1, w2
  403274:	b.ls	403280 <ferror@plt+0x18d0>  // b.plast
  403278:	mov	w1, #0x1                   	// #1
  40327c:	str	w1, [x21, #36]
  403280:	ldr	w1, [sp, #172]
  403284:	str	w1, [x28, #20]
  403288:	cmp	w1, #0xff
  40328c:	b.ls	403298 <ferror@plt+0x18e8>  // b.plast
  403290:	mov	w1, #0x1                   	// #1
  403294:	str	w1, [x21, #40]
  403298:	add	w19, w19, #0x3
  40329c:	and	w0, w0, #0xf000
  4032a0:	ldr	x1, [x22]
  4032a4:	and	w19, w19, #0xfffffffc
  4032a8:	add	w19, w19, #0xc
  4032ac:	cmp	w0, #0x4, lsl #12
  4032b0:	add	x1, x1, w19, uxtw
  4032b4:	str	x1, [x22]
  4032b8:	b.ne	40331c <ferror@plt+0x196c>  // b.any
  4032bc:	ldr	x0, [sp, #112]
  4032c0:	mov	x3, x22
  4032c4:	add	x2, x28, #0x50
  4032c8:	mov	x1, x20
  4032cc:	bl	4030b0 <ferror@plt+0x1700>
  4032d0:	str	w0, [x28, #12]
  4032d4:	ldr	w0, [sp, #160]
  4032d8:	mov	w1, #0xd000                	// #53248
  4032dc:	and	w0, w0, w1
  4032e0:	cmp	w0, #0x8, lsl #12
  4032e4:	b.ne	403378 <ferror@plt+0x19c8>  // b.any
  4032e8:	ldr	w1, [x28, #12]
  4032ec:	cbz	w1, 403378 <ferror@plt+0x19c8>
  4032f0:	ldr	w2, [x21, #8]
  4032f4:	sub	w0, w1, #0x1
  4032f8:	add	w1, w1, #0x3
  4032fc:	udiv	w2, w0, w2
  403300:	mov	w0, #0x1e                  	// #30
  403304:	madd	w0, w2, w0, w0
  403308:	add	w0, w0, w1
  40330c:	ldr	x1, [x22]
  403310:	add	x0, x1, x0
  403314:	str	x0, [x22]
  403318:	b	403378 <ferror@plt+0x19c8>
  40331c:	cmp	w0, #0x8, lsl #12
  403320:	b.ne	40334c <ferror@plt+0x199c>  // b.any
  403324:	mov	x0, x20
  403328:	bl	4029e8 <ferror@plt+0x1038>
  40332c:	ldr	w1, [x28, #12]
  403330:	str	x0, [x28, #48]
  403334:	mov	w0, #0xffffff              	// #16777215
  403338:	cmp	w1, w0
  40333c:	b.ls	4032d4 <ferror@plt+0x1924>  // b.plast
  403340:	mov	w1, #0x1                   	// #1
  403344:	str	w1, [x21, #44]
  403348:	b	4032d0 <ferror@plt+0x1920>
  40334c:	cmp	w0, #0xa, lsl #12
  403350:	b.ne	403364 <ferror@plt+0x19b4>  // b.any
  403354:	mov	x0, x20
  403358:	bl	4029e8 <ferror@plt+0x1038>
  40335c:	str	x0, [x28, #48]
  403360:	b	4032d4 <ferror@plt+0x1924>
  403364:	cmp	w0, #0x1, lsl #12
  403368:	mov	w1, #0xc000                	// #49152
  40336c:	ccmp	w0, w1, #0x4, ne  // ne = any
  403370:	b.ne	403388 <ferror@plt+0x19d8>  // b.any
  403374:	str	wzr, [x28, #12]
  403378:	add	w27, w27, w19
  40337c:	str	x28, [x26]
  403380:	add	x26, x28, #0x58
  403384:	b	4031dc <ferror@plt+0x182c>
  403388:	ldr	x0, [sp, #176]
  40338c:	str	w0, [x28, #12]
  403390:	tst	w0, #0xff000000
  403394:	b.eq	403378 <ferror@plt+0x19c8>  // b.none
  403398:	mov	w0, #0x1                   	// #1
  40339c:	str	w0, [x21, #48]
  4033a0:	b	403378 <ferror@plt+0x19c8>
  4033a4:	adrp	x21, 418000 <ferror@plt+0x16650>
  4033a8:	adrp	x28, 405000 <ferror@plt+0x3650>
  4033ac:	add	x25, x25, #0x1
  4033b0:	add	x0, x28, #0xdf9
  4033b4:	add	x21, x21, #0x250
  4033b8:	mov	x23, #0x0                   	// #0
  4033bc:	mov	w27, #0x0                   	// #0
  4033c0:	str	x0, [sp, #120]
  4033c4:	b	4031e0 <ferror@plt+0x1830>
  4033c8:	mov	w7, w1
  4033cc:	mov	x1, x2
  4033d0:	cmp	w0, w7
  4033d4:	b.ne	4033e4 <ferror@plt+0x1a34>  // b.any
  4033d8:	mov	x0, x3
  4033dc:	mov	x2, #0xc                   	// #12
  4033e0:	b	4015d0 <memmove@plt>
  4033e4:	sub	sp, sp, #0x10
  4033e8:	ldrh	w0, [x2]
  4033ec:	ldrb	w4, [x2, #8]
  4033f0:	rev16	w0, w0
  4033f4:	ldrb	w6, [x2, #11]
  4033f8:	strh	w0, [sp]
  4033fc:	ldrh	w0, [x2, #2]
  403400:	ldrb	w5, [x2, #10]
  403404:	rev16	w0, w0
  403408:	strh	w0, [sp, #2]
  40340c:	ldurh	w0, [x2, #5]
  403410:	rev16	w0, w0
  403414:	strh	w0, [sp, #4]
  403418:	ldrb	w0, [x2, #4]
  40341c:	strb	w0, [sp, #6]
  403420:	ldrb	w0, [x2, #7]
  403424:	strb	w0, [sp, #7]
  403428:	ldrb	w2, [x2, #9]
  40342c:	cbz	w7, 403478 <ferror@plt+0x1ac8>
  403430:	lsr	w0, w6, #6
  403434:	orr	w0, w0, w4, lsl #2
  403438:	lsr	w4, w4, #6
  40343c:	strb	w0, [sp, #8]
  403440:	lsr	w0, w5, #6
  403444:	orr	w6, w0, w6, lsl #2
  403448:	lsr	w0, w2, #6
  40344c:	orr	w2, w4, w2, lsl #2
  403450:	orr	w5, w0, w5, lsl #2
  403454:	strb	w6, [sp, #9]
  403458:	strb	w5, [sp, #10]
  40345c:	strb	w2, [sp, #11]
  403460:	ldr	x0, [sp]
  403464:	str	x0, [x3]
  403468:	ldr	w0, [sp, #8]
  40346c:	str	w0, [x3, #8]
  403470:	add	sp, sp, #0x10
  403474:	ret
  403478:	lsl	w0, w6, #6
  40347c:	orr	w0, w0, w4, lsr #2
  403480:	strb	w0, [sp, #8]
  403484:	lsl	w0, w5, #6
  403488:	lsl	w4, w4, #6
  40348c:	orr	w6, w0, w6, lsr #2
  403490:	lsl	w0, w2, #6
  403494:	orr	w5, w0, w5, lsr #2
  403498:	orr	w2, w4, w2, lsr #2
  40349c:	strb	w6, [sp, #9]
  4034a0:	strb	w5, [sp, #10]
  4034a4:	b	40345c <ferror@plt+0x1aac>
  4034a8:	cbz	w0, 4034b0 <ferror@plt+0x1b00>
  4034ac:	rev	w1, w1
  4034b0:	mov	w0, w1
  4034b4:	ret
  4034b8:	cbz	w0, 40351c <ferror@plt+0x1b6c>
  4034bc:	ldr	w0, [x1]
  4034c0:	rev	w0, w0
  4034c4:	str	w0, [x1]
  4034c8:	ldr	w0, [x1, #4]
  4034cc:	rev	w0, w0
  4034d0:	str	w0, [x1, #4]
  4034d4:	ldr	w0, [x1, #8]
  4034d8:	rev	w0, w0
  4034dc:	str	w0, [x1, #8]
  4034e0:	ldr	w0, [x1, #12]
  4034e4:	rev	w0, w0
  4034e8:	str	w0, [x1, #12]
  4034ec:	ldr	w0, [x1, #32]
  4034f0:	rev	w0, w0
  4034f4:	str	w0, [x1, #32]
  4034f8:	ldr	w0, [x1, #36]
  4034fc:	rev	w0, w0
  403500:	str	w0, [x1, #36]
  403504:	ldr	w0, [x1, #40]
  403508:	rev	w0, w0
  40350c:	str	w0, [x1, #40]
  403510:	ldr	w0, [x1, #44]
  403514:	rev	w0, w0
  403518:	str	w0, [x1, #44]
  40351c:	ret
  403520:	mov	x3, x2
  403524:	mov	x2, x1
  403528:	mov	w1, #0x0                   	// #0
  40352c:	b	4033c8 <ferror@plt+0x1a18>
  403530:	mov	x3, x2
  403534:	mov	x2, x1
  403538:	mov	w1, w0
  40353c:	mov	w0, #0x0                   	// #0
  403540:	b	4033c8 <ferror@plt+0x1a18>
  403544:	mov	x1, #0x2301                	// #8961
  403548:	str	xzr, [x0, #16]
  40354c:	movk	x1, #0x6745, lsl #16
  403550:	movk	x1, #0xab89, lsl #32
  403554:	movk	x1, #0xefcd, lsl #48
  403558:	str	x1, [x0]
  40355c:	mov	x1, #0xdcfe                	// #56574
  403560:	movk	x1, #0x98ba, lsl #16
  403564:	movk	x1, #0x5476, lsl #32
  403568:	movk	x1, #0x1032, lsl #48
  40356c:	str	x1, [x0, #8]
  403570:	ret
  403574:	stp	x29, x30, [sp, #-80]!
  403578:	mov	x29, sp
  40357c:	ldp	w8, w9, [x0, #8]
  403580:	stp	x19, x20, [sp, #16]
  403584:	ldr	w18, [x1, #40]
  403588:	ldp	w11, w10, [x0]
  40358c:	eor	w2, w8, w9
  403590:	ldp	w20, w17, [x1]
  403594:	and	w2, w2, w10
  403598:	eor	w2, w2, w9
  40359c:	eor	w5, w10, w8
  4035a0:	add	w3, w2, w11
  4035a4:	mov	w2, #0xa478                	// #42104
  4035a8:	movk	w2, #0xd76a, lsl #16
  4035ac:	add	w2, w20, w2
  4035b0:	add	w2, w2, w3
  4035b4:	stp	x21, x22, [sp, #32]
  4035b8:	ror	w2, w2, #25
  4035bc:	add	w2, w10, w2
  4035c0:	stp	x23, x24, [sp, #48]
  4035c4:	and	w5, w5, w2
  4035c8:	eor	w5, w5, w8
  4035cc:	eor	w12, w10, w2
  4035d0:	add	w3, w5, w9
  4035d4:	mov	w5, #0xb756                	// #46934
  4035d8:	movk	w5, #0xe8c7, lsl #16
  4035dc:	add	w5, w17, w5
  4035e0:	add	w5, w5, w3
  4035e4:	ldp	w14, w22, [x1, #8]
  4035e8:	ror	w5, w5, #20
  4035ec:	add	w5, w2, w5
  4035f0:	and	w12, w12, w5
  4035f4:	eor	w7, w2, w5
  4035f8:	eor	w12, w12, w10
  4035fc:	add	w3, w12, w8
  403600:	mov	w12, #0x70db                	// #28891
  403604:	movk	w12, #0x2420, lsl #16
  403608:	add	w12, w14, w12
  40360c:	add	w12, w12, w3
  403610:	ldp	w13, w19, [x1, #24]
  403614:	ror	w12, w12, #15
  403618:	add	w12, w5, w12
  40361c:	and	w7, w7, w12
  403620:	eor	w7, w7, w2
  403624:	add	w3, w7, w10
  403628:	mov	w7, #0xceee                	// #52974
  40362c:	movk	w7, #0xc1bd, lsl #16
  403630:	add	w7, w22, w7
  403634:	add	w7, w7, w3
  403638:	eor	w3, w5, w12
  40363c:	ror	w7, w7, #10
  403640:	add	w7, w12, w7
  403644:	and	w3, w3, w7
  403648:	eor	w6, w12, w7
  40364c:	eor	w3, w3, w5
  403650:	add	w4, w3, w2
  403654:	ldr	w2, [x1, #16]
  403658:	mov	w3, #0xfaf                 	// #4015
  40365c:	movk	w3, #0xf57c, lsl #16
  403660:	add	w3, w2, w3
  403664:	add	w3, w3, w4
  403668:	ror	w3, w3, #25
  40366c:	add	w3, w7, w3
  403670:	and	w6, w6, w3
  403674:	eor	w16, w7, w3
  403678:	eor	w6, w6, w12
  40367c:	add	w4, w6, w5
  403680:	ldr	w5, [x1, #20]
  403684:	mov	w6, #0xc62a                	// #50730
  403688:	movk	w6, #0x4787, lsl #16
  40368c:	add	w6, w5, w6
  403690:	add	w6, w6, w4
  403694:	ror	w6, w6, #20
  403698:	add	w6, w3, w6
  40369c:	and	w16, w16, w6
  4036a0:	eor	w4, w3, w6
  4036a4:	eor	w16, w16, w7
  4036a8:	add	w12, w16, w12
  4036ac:	mov	w16, #0x4613                	// #17939
  4036b0:	movk	w16, #0xa830, lsl #16
  4036b4:	add	w16, w13, w16
  4036b8:	add	w16, w16, w12
  4036bc:	ror	w16, w16, #15
  4036c0:	add	w16, w6, w16
  4036c4:	and	w4, w4, w16
  4036c8:	eor	w4, w4, w3
  4036cc:	add	w4, w4, w7
  4036d0:	mov	w7, #0x9501                	// #38145
  4036d4:	movk	w7, #0xfd46, lsl #16
  4036d8:	add	w7, w19, w7
  4036dc:	add	w7, w7, w4
  4036e0:	eor	w4, w6, w16
  4036e4:	ror	w7, w7, #10
  4036e8:	add	w7, w16, w7
  4036ec:	and	w4, w4, w7
  4036f0:	eor	w15, w16, w7
  4036f4:	eor	w4, w4, w6
  4036f8:	add	w12, w4, w3
  4036fc:	ldr	w3, [x1, #32]
  403700:	mov	w4, #0x98d8                	// #39128
  403704:	movk	w4, #0x6980, lsl #16
  403708:	add	w4, w3, w4
  40370c:	add	w4, w4, w12
  403710:	ldr	w12, [x1, #36]
  403714:	ror	w4, w4, #25
  403718:	add	w4, w7, w4
  40371c:	and	w15, w15, w4
  403720:	eor	w21, w7, w4
  403724:	eor	w15, w15, w16
  403728:	add	w15, w15, w6
  40372c:	mov	w6, #0xf7af                	// #63407
  403730:	movk	w6, #0x8b44, lsl #16
  403734:	add	w6, w12, w6
  403738:	add	w6, w6, w15
  40373c:	mov	w15, #0xffff5bb1            	// #-42063
  403740:	ror	w6, w6, #20
  403744:	add	w6, w4, w6
  403748:	and	w21, w21, w6
  40374c:	eor	w21, w21, w7
  403750:	add	w16, w21, w16
  403754:	add	w21, w18, w15
  403758:	add	w16, w21, w16
  40375c:	eor	w15, w4, w6
  403760:	ror	w21, w16, #15
  403764:	add	w21, w6, w21
  403768:	ldr	w16, [x1, #44]
  40376c:	and	w15, w15, w21
  403770:	eor	w23, w6, w21
  403774:	eor	w15, w15, w4
  403778:	add	w7, w15, w7
  40377c:	mov	w15, #0xd7be                	// #55230
  403780:	movk	w15, #0x895c, lsl #16
  403784:	add	w15, w16, w15
  403788:	add	w15, w15, w7
  40378c:	ror	w15, w15, #10
  403790:	add	w15, w21, w15
  403794:	and	w23, w23, w15
  403798:	eor	w24, w21, w15
  40379c:	eor	w23, w23, w6
  4037a0:	add	w7, w23, w4
  4037a4:	ldr	w4, [x1, #48]
  4037a8:	mov	w23, #0x1122                	// #4386
  4037ac:	movk	w23, #0x6b90, lsl #16
  4037b0:	add	w23, w4, w23
  4037b4:	add	w23, w23, w7
  4037b8:	ldr	w7, [x1, #52]
  4037bc:	ror	w23, w23, #25
  4037c0:	add	w23, w15, w23
  4037c4:	and	w24, w24, w23
  4037c8:	eor	w24, w24, w21
  4037cc:	add	w6, w24, w6
  4037d0:	mov	w24, #0x7193                	// #29075
  4037d4:	movk	w24, #0xfd98, lsl #16
  4037d8:	add	w24, w7, w24
  4037dc:	add	w24, w24, w6
  4037e0:	ldr	w6, [x1, #56]
  4037e4:	str	x25, [sp, #64]
  4037e8:	eor	w25, w15, w23
  4037ec:	ror	w24, w24, #20
  4037f0:	add	w24, w23, w24
  4037f4:	and	w25, w25, w24
  4037f8:	eor	w25, w25, w15
  4037fc:	add	w25, w25, w21
  403800:	mov	w21, #0x438e                	// #17294
  403804:	movk	w21, #0xa679, lsl #16
  403808:	add	w21, w6, w21
  40380c:	add	w21, w21, w25
  403810:	eor	w25, w23, w24
  403814:	ror	w21, w21, #15
  403818:	add	w21, w24, w21
  40381c:	and	w25, w25, w21
  403820:	eor	w25, w25, w23
  403824:	add	w25, w25, w15
  403828:	ldr	w15, [x1, #60]
  40382c:	mov	w1, #0x821                 	// #2081
  403830:	movk	w1, #0x49b4, lsl #16
  403834:	add	w1, w15, w1
  403838:	add	w1, w1, w25
  40383c:	ror	w1, w1, #10
  403840:	add	w1, w21, w1
  403844:	eor	w30, w21, w1
  403848:	and	w30, w30, w24
  40384c:	eor	w30, w30, w21
  403850:	add	w23, w30, w23
  403854:	mov	w30, #0x2562                	// #9570
  403858:	movk	w30, #0xf61e, lsl #16
  40385c:	add	w30, w17, w30
  403860:	add	w30, w30, w23
  403864:	ror	w30, w30, #27
  403868:	add	w30, w1, w30
  40386c:	eor	w23, w1, w30
  403870:	and	w23, w23, w21
  403874:	eor	w23, w23, w1
  403878:	add	w24, w23, w24
  40387c:	mov	w23, #0xb340                	// #45888
  403880:	movk	w23, #0xc040, lsl #16
  403884:	add	w23, w13, w23
  403888:	add	w23, w23, w24
  40388c:	ror	w23, w23, #23
  403890:	add	w23, w30, w23
  403894:	eor	w24, w30, w23
  403898:	and	w24, w24, w1
  40389c:	eor	w24, w24, w30
  4038a0:	add	w24, w24, w21
  4038a4:	mov	w21, #0x5a51                	// #23121
  4038a8:	movk	w21, #0x265e, lsl #16
  4038ac:	add	w21, w16, w21
  4038b0:	add	w21, w21, w24
  4038b4:	ror	w21, w21, #18
  4038b8:	add	w21, w23, w21
  4038bc:	eor	w24, w23, w21
  4038c0:	and	w24, w24, w30
  4038c4:	eor	w24, w24, w23
  4038c8:	add	w24, w24, w1
  4038cc:	mov	w1, #0xc7aa                	// #51114
  4038d0:	movk	w1, #0xe9b6, lsl #16
  4038d4:	add	w1, w20, w1
  4038d8:	add	w1, w1, w24
  4038dc:	ror	w1, w1, #12
  4038e0:	add	w1, w21, w1
  4038e4:	eor	w24, w21, w1
  4038e8:	and	w24, w24, w23
  4038ec:	eor	w24, w24, w21
  4038f0:	add	w24, w24, w30
  4038f4:	mov	w30, #0x105d                	// #4189
  4038f8:	movk	w30, #0xd62f, lsl #16
  4038fc:	add	w30, w5, w30
  403900:	add	w30, w30, w24
  403904:	ror	w30, w30, #27
  403908:	add	w30, w1, w30
  40390c:	eor	w24, w1, w30
  403910:	and	w24, w24, w21
  403914:	eor	w24, w24, w1
  403918:	add	w24, w24, w23
  40391c:	mov	w23, #0x1453                	// #5203
  403920:	movk	w23, #0x244, lsl #16
  403924:	add	w23, w18, w23
  403928:	add	w23, w23, w24
  40392c:	ror	w23, w23, #23
  403930:	add	w23, w30, w23
  403934:	eor	w24, w30, w23
  403938:	and	w24, w24, w1
  40393c:	eor	w24, w24, w30
  403940:	add	w24, w24, w21
  403944:	mov	w21, #0xe681                	// #59009
  403948:	movk	w21, #0xd8a1, lsl #16
  40394c:	add	w21, w15, w21
  403950:	add	w21, w21, w24
  403954:	ror	w21, w21, #18
  403958:	add	w21, w23, w21
  40395c:	eor	w24, w23, w21
  403960:	and	w24, w24, w30
  403964:	eor	w24, w24, w23
  403968:	add	w24, w24, w1
  40396c:	mov	w1, #0xfbc8                	// #64456
  403970:	movk	w1, #0xe7d3, lsl #16
  403974:	add	w1, w2, w1
  403978:	add	w1, w1, w24
  40397c:	ror	w1, w1, #12
  403980:	add	w1, w21, w1
  403984:	eor	w24, w21, w1
  403988:	and	w24, w24, w23
  40398c:	eor	w24, w24, w21
  403990:	add	w24, w24, w30
  403994:	mov	w30, #0xcde6                	// #52710
  403998:	movk	w30, #0x21e1, lsl #16
  40399c:	add	w30, w12, w30
  4039a0:	add	w30, w30, w24
  4039a4:	ror	w30, w30, #27
  4039a8:	add	w30, w1, w30
  4039ac:	eor	w24, w1, w30
  4039b0:	and	w24, w24, w21
  4039b4:	eor	w24, w24, w1
  4039b8:	add	w24, w24, w23
  4039bc:	mov	w23, #0x7d6                 	// #2006
  4039c0:	movk	w23, #0xc337, lsl #16
  4039c4:	add	w23, w6, w23
  4039c8:	add	w23, w23, w24
  4039cc:	ror	w23, w23, #23
  4039d0:	add	w23, w30, w23
  4039d4:	eor	w24, w30, w23
  4039d8:	and	w24, w24, w1
  4039dc:	eor	w24, w24, w30
  4039e0:	add	w24, w24, w21
  4039e4:	mov	w21, #0xd87                 	// #3463
  4039e8:	movk	w21, #0xf4d5, lsl #16
  4039ec:	add	w21, w22, w21
  4039f0:	add	w21, w21, w24
  4039f4:	ror	w21, w21, #18
  4039f8:	add	w21, w23, w21
  4039fc:	eor	w24, w23, w21
  403a00:	and	w24, w24, w30
  403a04:	eor	w24, w24, w23
  403a08:	add	w24, w24, w1
  403a0c:	mov	w1, #0x14ed                	// #5357
  403a10:	movk	w1, #0x455a, lsl #16
  403a14:	add	w1, w3, w1
  403a18:	add	w1, w1, w24
  403a1c:	ror	w1, w1, #12
  403a20:	add	w1, w21, w1
  403a24:	eor	w24, w21, w1
  403a28:	and	w24, w24, w23
  403a2c:	eor	w24, w24, w21
  403a30:	add	w24, w24, w30
  403a34:	mov	w30, #0xe905                	// #59653
  403a38:	movk	w30, #0xa9e3, lsl #16
  403a3c:	add	w30, w7, w30
  403a40:	add	w30, w30, w24
  403a44:	ror	w30, w30, #27
  403a48:	add	w30, w1, w30
  403a4c:	eor	w24, w1, w30
  403a50:	and	w24, w24, w21
  403a54:	eor	w24, w24, w1
  403a58:	add	w24, w24, w23
  403a5c:	mov	w23, #0xa3f8                	// #41976
  403a60:	movk	w23, #0xfcef, lsl #16
  403a64:	add	w23, w14, w23
  403a68:	add	w23, w23, w24
  403a6c:	ror	w23, w23, #23
  403a70:	add	w23, w30, w23
  403a74:	eor	w24, w30, w23
  403a78:	and	w24, w24, w1
  403a7c:	eor	w24, w24, w30
  403a80:	add	w21, w24, w21
  403a84:	mov	w24, #0x2d9                 	// #729
  403a88:	movk	w24, #0x676f, lsl #16
  403a8c:	add	w24, w19, w24
  403a90:	add	w24, w24, w21
  403a94:	ror	w24, w24, #18
  403a98:	add	w24, w23, w24
  403a9c:	eor	w25, w23, w24
  403aa0:	and	w21, w25, w30
  403aa4:	eor	w21, w21, w23
  403aa8:	add	w1, w21, w1
  403aac:	mov	w21, #0x4c8a                	// #19594
  403ab0:	movk	w21, #0x8d2a, lsl #16
  403ab4:	add	w21, w4, w21
  403ab8:	add	w21, w21, w1
  403abc:	ror	w21, w21, #12
  403ac0:	add	w21, w24, w21
  403ac4:	eor	w25, w25, w21
  403ac8:	eor	w1, w24, w21
  403acc:	add	w30, w25, w30
  403ad0:	sub	w25, w5, #0x5c, lsl #12
  403ad4:	sub	w25, w25, #0x6be
  403ad8:	add	w30, w25, w30
  403adc:	ror	w30, w30, #28
  403ae0:	add	w30, w21, w30
  403ae4:	eor	w1, w1, w30
  403ae8:	add	w23, w1, w23
  403aec:	mov	w1, #0xf681                	// #63105
  403af0:	movk	w1, #0x8771, lsl #16
  403af4:	add	w1, w3, w1
  403af8:	add	w1, w1, w23
  403afc:	eor	w23, w21, w30
  403b00:	ror	w1, w1, #21
  403b04:	add	w1, w30, w1
  403b08:	eor	w23, w23, w1
  403b0c:	add	w24, w23, w24
  403b10:	mov	w23, #0x6122                	// #24866
  403b14:	movk	w23, #0x6d9d, lsl #16
  403b18:	add	w23, w16, w23
  403b1c:	add	w23, w23, w24
  403b20:	eor	w24, w30, w1
  403b24:	ror	w23, w23, #16
  403b28:	add	w23, w1, w23
  403b2c:	eor	w24, w24, w23
  403b30:	add	w24, w24, w21
  403b34:	mov	w21, #0x380c                	// #14348
  403b38:	movk	w21, #0xfde5, lsl #16
  403b3c:	add	w21, w6, w21
  403b40:	add	w21, w21, w24
  403b44:	eor	w24, w1, w23
  403b48:	ror	w21, w21, #9
  403b4c:	add	w21, w23, w21
  403b50:	eor	w24, w24, w21
  403b54:	add	w24, w24, w30
  403b58:	mov	w30, #0xea44                	// #59972
  403b5c:	movk	w30, #0xa4be, lsl #16
  403b60:	add	w30, w17, w30
  403b64:	add	w30, w30, w24
  403b68:	eor	w24, w23, w21
  403b6c:	ror	w30, w30, #28
  403b70:	add	w30, w21, w30
  403b74:	eor	w24, w24, w30
  403b78:	add	w24, w24, w1
  403b7c:	mov	w1, #0xcfa9                	// #53161
  403b80:	movk	w1, #0x4bde, lsl #16
  403b84:	add	w1, w2, w1
  403b88:	add	w1, w1, w24
  403b8c:	eor	w24, w21, w30
  403b90:	ror	w1, w1, #21
  403b94:	add	w1, w30, w1
  403b98:	eor	w24, w24, w1
  403b9c:	add	w24, w24, w23
  403ba0:	mov	w23, #0x4b60                	// #19296
  403ba4:	movk	w23, #0xf6bb, lsl #16
  403ba8:	add	w23, w19, w23
  403bac:	add	w23, w23, w24
  403bb0:	eor	w24, w30, w1
  403bb4:	ror	w23, w23, #16
  403bb8:	add	w23, w1, w23
  403bbc:	eor	w24, w24, w23
  403bc0:	add	w24, w24, w21
  403bc4:	mov	w21, #0xbc70                	// #48240
  403bc8:	movk	w21, #0xbebf, lsl #16
  403bcc:	add	w21, w18, w21
  403bd0:	add	w21, w21, w24
  403bd4:	eor	w24, w1, w23
  403bd8:	ror	w21, w21, #9
  403bdc:	add	w21, w23, w21
  403be0:	eor	w24, w24, w21
  403be4:	add	w24, w24, w30
  403be8:	mov	w30, #0x7ec6                	// #32454
  403bec:	movk	w30, #0x289b, lsl #16
  403bf0:	add	w30, w7, w30
  403bf4:	add	w30, w30, w24
  403bf8:	eor	w24, w23, w21
  403bfc:	ror	w30, w30, #28
  403c00:	add	w30, w21, w30
  403c04:	eor	w24, w24, w30
  403c08:	add	w24, w24, w1
  403c0c:	mov	w1, #0x27fa                	// #10234
  403c10:	movk	w1, #0xeaa1, lsl #16
  403c14:	add	w1, w20, w1
  403c18:	add	w1, w1, w24
  403c1c:	eor	w24, w21, w30
  403c20:	ror	w1, w1, #21
  403c24:	add	w1, w30, w1
  403c28:	eor	w24, w24, w1
  403c2c:	add	w24, w24, w23
  403c30:	mov	w23, #0x3085                	// #12421
  403c34:	movk	w23, #0xd4ef, lsl #16
  403c38:	add	w23, w22, w23
  403c3c:	add	w23, w23, w24
  403c40:	eor	w24, w30, w1
  403c44:	ror	w23, w23, #16
  403c48:	add	w23, w1, w23
  403c4c:	eor	w24, w24, w23
  403c50:	add	w24, w24, w21
  403c54:	mov	w21, #0x1d05                	// #7429
  403c58:	movk	w21, #0x488, lsl #16
  403c5c:	add	w21, w13, w21
  403c60:	add	w21, w21, w24
  403c64:	eor	w24, w1, w23
  403c68:	ror	w21, w21, #9
  403c6c:	add	w21, w23, w21
  403c70:	eor	w24, w24, w21
  403c74:	add	w24, w24, w30
  403c78:	mov	w30, #0xd039                	// #53305
  403c7c:	movk	w30, #0xd9d4, lsl #16
  403c80:	add	w30, w12, w30
  403c84:	add	w30, w30, w24
  403c88:	eor	w24, w23, w21
  403c8c:	ror	w30, w30, #28
  403c90:	add	w30, w21, w30
  403c94:	eor	w24, w24, w30
  403c98:	add	w24, w24, w1
  403c9c:	mov	w1, #0x99e5                	// #39397
  403ca0:	movk	w1, #0xe6db, lsl #16
  403ca4:	add	w1, w4, w1
  403ca8:	add	w1, w1, w24
  403cac:	eor	w24, w21, w30
  403cb0:	ror	w1, w1, #21
  403cb4:	add	w1, w30, w1
  403cb8:	eor	w24, w24, w1
  403cbc:	add	w24, w24, w23
  403cc0:	mov	w23, #0x7cf8                	// #31992
  403cc4:	movk	w23, #0x1fa2, lsl #16
  403cc8:	add	w23, w15, w23
  403ccc:	add	w23, w23, w24
  403cd0:	eor	w24, w30, w1
  403cd4:	ror	w23, w23, #16
  403cd8:	add	w23, w1, w23
  403cdc:	eor	w24, w24, w23
  403ce0:	add	w24, w24, w21
  403ce4:	mov	w21, #0x5665                	// #22117
  403ce8:	movk	w21, #0xc4ac, lsl #16
  403cec:	add	w21, w14, w21
  403cf0:	add	w21, w21, w24
  403cf4:	ror	w21, w21, #9
  403cf8:	add	w21, w23, w21
  403cfc:	orn	w24, w21, w1
  403d00:	eor	w24, w24, w23
  403d04:	add	w24, w24, w30
  403d08:	mov	w30, #0x2244                	// #8772
  403d0c:	movk	w30, #0xf429, lsl #16
  403d10:	add	w30, w20, w30
  403d14:	add	w30, w30, w24
  403d18:	ror	w30, w30, #26
  403d1c:	add	w30, w21, w30
  403d20:	orn	w20, w30, w23
  403d24:	eor	w20, w20, w21
  403d28:	add	w20, w20, w1
  403d2c:	mov	w1, #0xff97                	// #65431
  403d30:	movk	w1, #0x432a, lsl #16
  403d34:	add	w1, w19, w1
  403d38:	add	w1, w1, w20
  403d3c:	ror	w1, w1, #22
  403d40:	add	w1, w30, w1
  403d44:	orn	w20, w1, w21
  403d48:	eor	w20, w20, w30
  403d4c:	add	w23, w20, w23
  403d50:	mov	w20, #0x23a7                	// #9127
  403d54:	movk	w20, #0xab94, lsl #16
  403d58:	add	w20, w6, w20
  403d5c:	add	w20, w20, w23
  403d60:	ror	w20, w20, #17
  403d64:	add	w20, w1, w20
  403d68:	orn	w19, w20, w30
  403d6c:	eor	w19, w19, w1
  403d70:	add	w21, w19, w21
  403d74:	mov	w19, #0xa039                	// #41017
  403d78:	movk	w19, #0xfc93, lsl #16
  403d7c:	add	w19, w5, w19
  403d80:	add	w19, w19, w21
  403d84:	ror	w19, w19, #11
  403d88:	add	w19, w20, w19
  403d8c:	orn	w5, w19, w1
  403d90:	eor	w5, w5, w20
  403d94:	add	w5, w5, w30
  403d98:	mov	w30, #0x59c3                	// #22979
  403d9c:	movk	w30, #0x655b, lsl #16
  403da0:	add	w30, w4, w30
  403da4:	add	w30, w30, w5
  403da8:	ror	w30, w30, #26
  403dac:	add	w30, w19, w30
  403db0:	orn	w4, w30, w20
  403db4:	eor	w4, w4, w19
  403db8:	add	w4, w4, w1
  403dbc:	mov	w1, #0xcc92                	// #52370
  403dc0:	movk	w1, #0x8f0c, lsl #16
  403dc4:	add	w1, w22, w1
  403dc8:	add	w1, w1, w4
  403dcc:	ror	w1, w1, #22
  403dd0:	add	w1, w30, w1
  403dd4:	orn	w6, w1, w19
  403dd8:	eor	w6, w6, w30
  403ddc:	add	w20, w6, w20
  403de0:	sub	w6, w18, #0x100, lsl #12
  403de4:	sub	w6, w6, #0xb83
  403de8:	add	w6, w6, w20
  403dec:	ror	w6, w6, #17
  403df0:	add	w6, w1, w6
  403df4:	orn	w5, w6, w30
  403df8:	eor	w5, w5, w1
  403dfc:	add	w19, w5, w19
  403e00:	mov	w5, #0x5dd1                	// #24017
  403e04:	movk	w5, #0x8584, lsl #16
  403e08:	add	w5, w17, w5
  403e0c:	add	w5, w5, w19
  403e10:	ror	w5, w5, #11
  403e14:	add	w5, w6, w5
  403e18:	orn	w4, w5, w1
  403e1c:	eor	w4, w4, w6
  403e20:	add	w30, w4, w30
  403e24:	mov	w4, #0x7e4f                	// #32335
  403e28:	movk	w4, #0x6fa8, lsl #16
  403e2c:	add	w4, w3, w4
  403e30:	add	w4, w4, w30
  403e34:	ror	w4, w4, #26
  403e38:	add	w4, w5, w4
  403e3c:	orn	w3, w4, w6
  403e40:	eor	w3, w3, w5
  403e44:	add	w1, w3, w1
  403e48:	mov	w3, #0xe6e0                	// #59104
  403e4c:	movk	w3, #0xfe2c, lsl #16
  403e50:	add	w15, w15, w3
  403e54:	add	w15, w15, w1
  403e58:	ror	w15, w15, #22
  403e5c:	add	w3, w4, w15
  403e60:	orn	w1, w3, w5
  403e64:	eor	w1, w1, w4
  403e68:	add	w1, w1, w6
  403e6c:	mov	w6, #0x4314                	// #17172
  403e70:	movk	w6, #0xa301, lsl #16
  403e74:	add	w6, w13, w6
  403e78:	add	w6, w6, w1
  403e7c:	ror	w6, w6, #17
  403e80:	add	w6, w3, w6
  403e84:	orn	w1, w6, w4
  403e88:	eor	w1, w1, w3
  403e8c:	add	w1, w1, w5
  403e90:	mov	w5, #0x11a1                	// #4513
  403e94:	movk	w5, #0x4e08, lsl #16
  403e98:	add	w5, w7, w5
  403e9c:	add	w5, w5, w1
  403ea0:	ror	w5, w5, #11
  403ea4:	add	w5, w6, w5
  403ea8:	orn	w7, w5, w3
  403eac:	eor	w7, w7, w6
  403eb0:	add	w4, w7, w4
  403eb4:	mov	w7, #0x7e82                	// #32386
  403eb8:	movk	w7, #0xf753, lsl #16
  403ebc:	add	w7, w2, w7
  403ec0:	add	w7, w7, w4
  403ec4:	ror	w7, w7, #26
  403ec8:	add	w1, w5, w7
  403ecc:	orn	w2, w1, w6
  403ed0:	eor	w2, w2, w5
  403ed4:	add	w2, w2, w3
  403ed8:	mov	w3, #0xf235                	// #62005
  403edc:	movk	w3, #0xbd3a, lsl #16
  403ee0:	add	w3, w16, w3
  403ee4:	add	w3, w3, w2
  403ee8:	ror	w3, w3, #22
  403eec:	add	w3, w1, w3
  403ef0:	orn	w2, w3, w5
  403ef4:	eor	w2, w2, w1
  403ef8:	add	w6, w2, w6
  403efc:	mov	w2, #0xd2bb                	// #53947
  403f00:	movk	w2, #0x2ad7, lsl #16
  403f04:	add	w2, w14, w2
  403f08:	add	w2, w2, w6
  403f0c:	ror	w2, w2, #17
  403f10:	add	w2, w3, w2
  403f14:	orn	w4, w2, w1
  403f18:	add	w1, w11, w1
  403f1c:	eor	w4, w4, w3
  403f20:	add	w10, w10, w2
  403f24:	add	w5, w4, w5
  403f28:	mov	w4, #0xd391                	// #54161
  403f2c:	movk	w4, #0xeb86, lsl #16
  403f30:	add	w4, w12, w4
  403f34:	add	w4, w4, w5
  403f38:	str	w1, [x0]
  403f3c:	add	w2, w8, w2
  403f40:	add	w3, w9, w3
  403f44:	ror	w1, w4, #11
  403f48:	add	w1, w1, w10
  403f4c:	stp	w1, w2, [x0, #4]
  403f50:	str	w3, [x0, #12]
  403f54:	ldp	x19, x20, [sp, #16]
  403f58:	ldp	x21, x22, [sp, #32]
  403f5c:	ldp	x23, x24, [sp, #48]
  403f60:	ldr	x25, [sp, #64]
  403f64:	ldp	x29, x30, [sp], #80
  403f68:	ret
  403f6c:	stp	x29, x30, [sp, #-64]!
  403f70:	mov	x29, sp
  403f74:	stp	x19, x20, [sp, #16]
  403f78:	mov	x20, x0
  403f7c:	mov	w19, w2
  403f80:	stp	x23, x24, [sp, #48]
  403f84:	ldr	w23, [x0, #16]
  403f88:	lsl	w0, w2, #3
  403f8c:	stp	x21, x22, [sp, #32]
  403f90:	adds	w0, w0, w23
  403f94:	str	w0, [x20, #16]
  403f98:	mov	x21, x1
  403f9c:	b.cc	403fac <ferror@plt+0x25fc>  // b.lo, b.ul, b.last
  403fa0:	ldr	w0, [x20, #20]
  403fa4:	add	w0, w0, #0x1
  403fa8:	str	w0, [x20, #20]
  403fac:	ldr	w0, [x20, #20]
  403fb0:	ubfx	x23, x23, #3, #6
  403fb4:	add	x22, x20, #0x18
  403fb8:	add	w0, w0, w19, lsr #29
  403fbc:	str	w0, [x20, #20]
  403fc0:	cbz	w23, 40401c <ferror@plt+0x266c>
  403fc4:	mov	w0, w23
  403fc8:	mov	w24, #0x40                  	// #64
  403fcc:	sub	w24, w24, w23
  403fd0:	add	x0, x22, x0
  403fd4:	cmp	w19, w24
  403fd8:	b.cs	403ff8 <ferror@plt+0x2648>  // b.hs, b.nlast
  403fdc:	mov	w2, w19
  403fe0:	mov	x1, x21
  403fe4:	ldp	x19, x20, [sp, #16]
  403fe8:	ldp	x21, x22, [sp, #32]
  403fec:	ldp	x23, x24, [sp, #48]
  403ff0:	ldp	x29, x30, [sp], #64
  403ff4:	b	4015c0 <memcpy@plt>
  403ff8:	sub	w19, w19, #0x40
  403ffc:	mov	x1, x21
  404000:	mov	x2, x24
  404004:	add	x21, x21, x24
  404008:	add	w19, w19, w23
  40400c:	bl	4015c0 <memcpy@plt>
  404010:	mov	x1, x22
  404014:	mov	x0, x20
  404018:	bl	403574 <ferror@plt+0x1bc4>
  40401c:	mov	x23, x21
  404020:	add	w24, w19, w21
  404024:	sub	w0, w24, w23
  404028:	cmp	w0, #0x3f
  40402c:	b.hi	40404c <ferror@plt+0x269c>  // b.pmore
  404030:	lsr	w0, w19, #6
  404034:	mov	w2, #0xffffffc0            	// #-64
  404038:	lsl	w1, w0, #6
  40403c:	madd	w2, w0, w2, w19
  404040:	add	x1, x21, x1
  404044:	mov	x0, x22
  404048:	b	403fe4 <ferror@plt+0x2634>
  40404c:	ldp	x0, x1, [x23]
  404050:	stp	x0, x1, [x22]
  404054:	add	x23, x23, #0x40
  404058:	ldp	x0, x1, [x23, #-48]
  40405c:	stp	x0, x1, [x22, #16]
  404060:	ldp	x0, x1, [x23, #-32]
  404064:	stp	x0, x1, [x22, #32]
  404068:	ldp	x0, x1, [x23, #-16]
  40406c:	stp	x0, x1, [x22, #48]
  404070:	mov	x1, x22
  404074:	mov	x0, x20
  404078:	bl	403574 <ferror@plt+0x1bc4>
  40407c:	b	404024 <ferror@plt+0x2674>
  404080:	stp	x29, x30, [sp, #-48]!
  404084:	mov	x29, sp
  404088:	stp	x19, x20, [sp, #16]
  40408c:	add	x20, x1, #0x18
  404090:	mov	x19, x1
  404094:	ldr	w1, [x1, #16]
  404098:	str	x21, [sp, #32]
  40409c:	mov	x21, x0
  4040a0:	ubfx	x2, x1, #3, #6
  4040a4:	mov	w1, #0x3f                  	// #63
  4040a8:	add	x3, x20, x2
  4040ac:	sub	w1, w1, w2
  4040b0:	add	x0, x3, #0x1
  4040b4:	mov	w3, #0xffffff80            	// #-128
  4040b8:	strb	w3, [x20, x2]
  4040bc:	cmp	w1, #0x7
  4040c0:	b.hi	404130 <ferror@plt+0x2780>  // b.pmore
  4040c4:	mov	w2, w1
  4040c8:	mov	w1, #0x0                   	// #0
  4040cc:	bl	401750 <memset@plt>
  4040d0:	mov	x1, x20
  4040d4:	mov	x0, x19
  4040d8:	bl	403574 <ferror@plt+0x1bc4>
  4040dc:	stp	xzr, xzr, [x19, #24]
  4040e0:	stp	xzr, xzr, [x20, #16]
  4040e4:	stp	xzr, xzr, [x20, #32]
  4040e8:	str	xzr, [x20, #48]
  4040ec:	ldr	x0, [x19, #16]
  4040f0:	str	x0, [x19, #80]
  4040f4:	mov	x1, x20
  4040f8:	mov	x0, x19
  4040fc:	bl	403574 <ferror@plt+0x1bc4>
  404100:	ldp	x0, x1, [x19]
  404104:	stp	x0, x1, [x21]
  404108:	stp	xzr, xzr, [x19]
  40410c:	stp	xzr, xzr, [x19, #16]
  404110:	stp	xzr, xzr, [x19, #32]
  404114:	stp	xzr, xzr, [x19, #48]
  404118:	stp	xzr, xzr, [x19, #64]
  40411c:	ldr	x21, [sp, #32]
  404120:	str	xzr, [x19, #80]
  404124:	ldp	x19, x20, [sp, #16]
  404128:	ldp	x29, x30, [sp], #48
  40412c:	ret
  404130:	mov	w1, #0x37                  	// #55
  404134:	sub	w2, w1, w2
  404138:	mov	w1, #0x0                   	// #0
  40413c:	bl	401750 <memset@plt>
  404140:	b	4040ec <ferror@plt+0x273c>
  404144:	str	xzr, [x1]
  404148:	cbz	x0, 404180 <ferror@plt+0x27d0>
  40414c:	ldrsb	w2, [x0]
  404150:	cmp	w2, #0x2f
  404154:	b.ne	4041a0 <ferror@plt+0x27f0>  // b.any
  404158:	ldrsb	w2, [x0, #1]
  40415c:	cmp	w2, #0x2f
  404160:	b.eq	404184 <ferror@plt+0x27d4>  // b.none
  404164:	mov	x2, #0x1                   	// #1
  404168:	str	x2, [x1]
  40416c:	add	x2, x0, x2
  404170:	ldrsb	w3, [x2]
  404174:	cmp	w3, #0x2f
  404178:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40417c:	b.ne	40418c <ferror@plt+0x27dc>  // b.any
  404180:	ret
  404184:	add	x0, x0, #0x1
  404188:	b	404148 <ferror@plt+0x2798>
  40418c:	ldr	x3, [x1]
  404190:	add	x2, x2, #0x1
  404194:	add	x3, x3, #0x1
  404198:	str	x3, [x1]
  40419c:	b	404170 <ferror@plt+0x27c0>
  4041a0:	cbnz	w2, 404164 <ferror@plt+0x27b4>
  4041a4:	mov	x0, #0x0                   	// #0
  4041a8:	b	404180 <ferror@plt+0x27d0>
  4041ac:	stp	x29, x30, [sp, #-64]!
  4041b0:	mov	x29, sp
  4041b4:	stp	x21, x22, [sp, #32]
  4041b8:	mov	x22, x0
  4041bc:	str	x23, [sp, #48]
  4041c0:	mov	x23, x1
  4041c4:	stp	x19, x20, [sp, #16]
  4041c8:	mov	x20, #0x0                   	// #0
  4041cc:	mov	w19, #0x0                   	// #0
  4041d0:	ldrsb	w1, [x22, x20]
  4041d4:	mov	w21, w20
  4041d8:	cbz	w1, 4041f4 <ferror@plt+0x2844>
  4041dc:	cbnz	w19, 404210 <ferror@plt+0x2860>
  4041e0:	cmp	w1, #0x5c
  4041e4:	b.eq	40421c <ferror@plt+0x286c>  // b.none
  4041e8:	mov	x0, x23
  4041ec:	bl	4018d0 <strchr@plt>
  4041f0:	cbz	x0, 404214 <ferror@plt+0x2864>
  4041f4:	sub	w0, w21, w19
  4041f8:	ldp	x19, x20, [sp, #16]
  4041fc:	sxtw	x0, w0
  404200:	ldp	x21, x22, [sp, #32]
  404204:	ldr	x23, [sp, #48]
  404208:	ldp	x29, x30, [sp], #64
  40420c:	ret
  404210:	mov	w19, #0x0                   	// #0
  404214:	add	x20, x20, #0x1
  404218:	b	4041d0 <ferror@plt+0x2820>
  40421c:	mov	w19, #0x1                   	// #1
  404220:	b	404214 <ferror@plt+0x2864>
  404224:	stp	x29, x30, [sp, #-64]!
  404228:	mov	x29, sp
  40422c:	stp	x19, x20, [sp, #16]
  404230:	mov	x19, x0
  404234:	stp	x21, x22, [sp, #32]
  404238:	mov	x21, x1
  40423c:	mov	w22, w2
  404240:	str	xzr, [sp, #56]
  404244:	bl	401960 <__errno_location@plt>
  404248:	str	wzr, [x0]
  40424c:	mov	x20, x0
  404250:	cbz	x19, 40428c <ferror@plt+0x28dc>
  404254:	ldrsb	w0, [x19]
  404258:	cbz	w0, 40428c <ferror@plt+0x28dc>
  40425c:	add	x1, sp, #0x38
  404260:	mov	w2, w22
  404264:	mov	x0, x19
  404268:	bl	4017e0 <strtoumax@plt>
  40426c:	ldr	w1, [x20]
  404270:	cbnz	w1, 40428c <ferror@plt+0x28dc>
  404274:	ldr	x1, [sp, #56]
  404278:	cmp	x1, x19
  40427c:	b.eq	40428c <ferror@plt+0x28dc>  // b.none
  404280:	cbz	x1, 4042b8 <ferror@plt+0x2908>
  404284:	ldrsb	w1, [x1]
  404288:	cbz	w1, 4042b8 <ferror@plt+0x2908>
  40428c:	ldr	w1, [x20]
  404290:	adrp	x0, 418000 <ferror@plt+0x16650>
  404294:	mov	x3, x19
  404298:	mov	x2, x21
  40429c:	cmp	w1, #0x22
  4042a0:	ldr	w0, [x0, #536]
  4042a4:	adrp	x1, 406000 <ferror@plt+0x4650>
  4042a8:	add	x1, x1, #0x241
  4042ac:	b.ne	4042b4 <ferror@plt+0x2904>  // b.any
  4042b0:	bl	401990 <err@plt>
  4042b4:	bl	401930 <errx@plt>
  4042b8:	ldp	x19, x20, [sp, #16]
  4042bc:	ldp	x21, x22, [sp, #32]
  4042c0:	ldp	x29, x30, [sp], #64
  4042c4:	ret
  4042c8:	stp	x29, x30, [sp, #-32]!
  4042cc:	mov	x29, sp
  4042d0:	stp	x19, x20, [sp, #16]
  4042d4:	mov	x19, x1
  4042d8:	mov	x20, x0
  4042dc:	bl	401960 <__errno_location@plt>
  4042e0:	mov	w1, #0x22                  	// #34
  4042e4:	str	w1, [x0]
  4042e8:	adrp	x0, 418000 <ferror@plt+0x16650>
  4042ec:	adrp	x1, 406000 <ferror@plt+0x4650>
  4042f0:	mov	x3, x20
  4042f4:	mov	x2, x19
  4042f8:	ldr	w0, [x0, #536]
  4042fc:	add	x1, x1, #0x241
  404300:	bl	401990 <err@plt>
  404304:	stp	x29, x30, [sp, #-32]!
  404308:	mov	x29, sp
  40430c:	stp	x19, x20, [sp, #16]
  404310:	mov	x20, x1
  404314:	mov	x19, x0
  404318:	bl	404224 <ferror@plt+0x2874>
  40431c:	mov	x1, #0xffffffff            	// #4294967295
  404320:	cmp	x0, x1
  404324:	b.ls	404334 <ferror@plt+0x2984>  // b.plast
  404328:	mov	x1, x20
  40432c:	mov	x0, x19
  404330:	bl	4042c8 <ferror@plt+0x2918>
  404334:	ldp	x19, x20, [sp, #16]
  404338:	ldp	x29, x30, [sp], #32
  40433c:	ret
  404340:	adrp	x1, 418000 <ferror@plt+0x16650>
  404344:	str	w0, [x1, #536]
  404348:	ret
  40434c:	stp	x29, x30, [sp, #-128]!
  404350:	mov	x29, sp
  404354:	stp	x19, x20, [sp, #16]
  404358:	stp	x21, x22, [sp, #32]
  40435c:	stp	x23, x24, [sp, #48]
  404360:	stp	x25, x26, [sp, #64]
  404364:	stp	x27, x28, [sp, #80]
  404368:	str	xzr, [x1]
  40436c:	cbnz	x0, 404384 <ferror@plt+0x29d4>
  404370:	mov	w23, #0xffffffea            	// #-22
  404374:	bl	401960 <__errno_location@plt>
  404378:	neg	w1, w23
  40437c:	str	w1, [x0]
  404380:	b	404680 <ferror@plt+0x2cd0>
  404384:	mov	x21, x0
  404388:	ldrsb	w0, [x0]
  40438c:	cbz	w0, 404370 <ferror@plt+0x29c0>
  404390:	mov	x20, x1
  404394:	mov	x22, x2
  404398:	bl	401850 <__ctype_b_loc@plt>
  40439c:	mov	x25, x0
  4043a0:	mov	x0, x21
  4043a4:	ldr	x3, [x25]
  4043a8:	ldrb	w2, [x0]
  4043ac:	ldrsb	w1, [x0]
  4043b0:	ldrh	w2, [x3, x2, lsl #1]
  4043b4:	tbnz	w2, #13, 404418 <ferror@plt+0x2a68>
  4043b8:	cmp	w1, #0x2d
  4043bc:	b.eq	404370 <ferror@plt+0x29c0>  // b.none
  4043c0:	bl	401960 <__errno_location@plt>
  4043c4:	mov	x24, x0
  4043c8:	add	x26, sp, #0x78
  4043cc:	mov	x0, x21
  4043d0:	mov	x1, x26
  4043d4:	mov	w2, #0x0                   	// #0
  4043d8:	str	wzr, [x24]
  4043dc:	str	xzr, [sp, #120]
  4043e0:	bl	4017e0 <strtoumax@plt>
  4043e4:	ldr	w23, [x24]
  4043e8:	ldr	x28, [sp, #120]
  4043ec:	mov	x19, x0
  4043f0:	cmp	x28, x21
  4043f4:	b.eq	404408 <ferror@plt+0x2a58>  // b.none
  4043f8:	cbz	w23, 404420 <ferror@plt+0x2a70>
  4043fc:	sub	x0, x0, #0x1
  404400:	cmn	x0, #0x3
  404404:	b.ls	404420 <ferror@plt+0x2a70>  // b.plast
  404408:	cbz	w23, 404370 <ferror@plt+0x29c0>
  40440c:	neg	w23, w23
  404410:	tbnz	w23, #31, 404374 <ferror@plt+0x29c4>
  404414:	b	404680 <ferror@plt+0x2cd0>
  404418:	add	x0, x0, #0x1
  40441c:	b	4043a8 <ferror@plt+0x29f8>
  404420:	cbz	x28, 404678 <ferror@plt+0x2cc8>
  404424:	ldrsb	w0, [x28]
  404428:	cbz	w0, 404678 <ferror@plt+0x2cc8>
  40442c:	mov	w21, #0x0                   	// #0
  404430:	mov	x27, #0x0                   	// #0
  404434:	ldrsb	w0, [x28, #1]
  404438:	cmp	w0, #0x69
  40443c:	b.ne	404514 <ferror@plt+0x2b64>  // b.any
  404440:	ldrsb	w0, [x28, #2]
  404444:	and	w0, w0, #0xffffffdf
  404448:	cmp	w0, #0x42
  40444c:	b.ne	404458 <ferror@plt+0x2aa8>  // b.any
  404450:	ldrsb	w0, [x28, #3]
  404454:	cbz	w0, 404620 <ferror@plt+0x2c70>
  404458:	bl	4016c0 <localeconv@plt>
  40445c:	mov	x3, x0
  404460:	cbz	x0, 4045fc <ferror@plt+0x2c4c>
  404464:	ldr	x3, [x0]
  404468:	cbz	x3, 4045fc <ferror@plt+0x2c4c>
  40446c:	mov	x0, x3
  404470:	str	x3, [sp, #104]
  404474:	bl	401600 <strlen@plt>
  404478:	mov	x23, x0
  40447c:	ldr	x3, [sp, #104]
  404480:	cbnz	x27, 404370 <ferror@plt+0x29c0>
  404484:	ldrsb	w0, [x28]
  404488:	cbz	w0, 404370 <ferror@plt+0x29c0>
  40448c:	cbz	x3, 404370 <ferror@plt+0x29c0>
  404490:	mov	x2, x23
  404494:	mov	x1, x28
  404498:	mov	x0, x3
  40449c:	bl	401710 <strncmp@plt>
  4044a0:	cbnz	w0, 404370 <ferror@plt+0x29c0>
  4044a4:	add	x23, x28, x23
  4044a8:	sub	w1, w21, w23
  4044ac:	ldrsb	w0, [x23]
  4044b0:	add	w21, w1, w23
  4044b4:	cmp	w0, #0x30
  4044b8:	b.eq	404604 <ferror@plt+0x2c54>  // b.none
  4044bc:	ldr	x1, [x25]
  4044c0:	ldrh	w0, [x1, w0, sxtw #1]
  4044c4:	tbz	w0, #11, 40460c <ferror@plt+0x2c5c>
  4044c8:	str	wzr, [x24]
  4044cc:	mov	x0, x23
  4044d0:	mov	x1, x26
  4044d4:	mov	w2, #0x0                   	// #0
  4044d8:	str	xzr, [sp, #120]
  4044dc:	bl	4017e0 <strtoumax@plt>
  4044e0:	mov	x27, x0
  4044e4:	ldr	x0, [sp, #120]
  4044e8:	cmp	x0, x23
  4044ec:	ldr	w23, [x24]
  4044f0:	b.eq	404408 <ferror@plt+0x2a58>  // b.none
  4044f4:	cbz	w23, 404618 <ferror@plt+0x2c68>
  4044f8:	sub	x1, x27, #0x1
  4044fc:	cmn	x1, #0x3
  404500:	b.hi	404408 <ferror@plt+0x2a58>  // b.pmore
  404504:	cbz	x0, 404370 <ferror@plt+0x29c0>
  404508:	ldrsb	w0, [x0]
  40450c:	cbnz	w0, 404610 <ferror@plt+0x2c60>
  404510:	b	404370 <ferror@plt+0x29c0>
  404514:	and	w1, w0, #0xffffffdf
  404518:	cmp	w1, #0x42
  40451c:	b.ne	404454 <ferror@plt+0x2aa4>  // b.any
  404520:	ldrsb	w0, [x28, #2]
  404524:	cbnz	w0, 404458 <ferror@plt+0x2aa8>
  404528:	mov	w24, #0x3e8                 	// #1000
  40452c:	adrp	x3, 406000 <ferror@plt+0x4650>
  404530:	ldrsb	w25, [x28]
  404534:	add	x23, x3, #0x24a
  404538:	mov	w1, w25
  40453c:	mov	x0, x23
  404540:	bl	4018d0 <strchr@plt>
  404544:	mov	x3, x0
  404548:	cbz	x0, 404628 <ferror@plt+0x2c78>
  40454c:	sub	x3, x3, x23
  404550:	sxtw	x4, w24
  404554:	add	w3, w3, #0x1
  404558:	mov	w1, w3
  40455c:	mov	w0, w3
  404560:	cbnz	w0, 404648 <ferror@plt+0x2c98>
  404564:	mov	w23, #0x0                   	// #0
  404568:	cbz	x22, 404570 <ferror@plt+0x2bc0>
  40456c:	str	w3, [x22]
  404570:	cmp	x27, #0x0
  404574:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  404578:	b.eq	4045f4 <ferror@plt+0x2c44>  // b.none
  40457c:	sxtw	x0, w24
  404580:	mov	x2, #0x1                   	// #1
  404584:	umulh	x3, x2, x0
  404588:	sub	w1, w1, #0x1
  40458c:	cbnz	x3, 404598 <ferror@plt+0x2be8>
  404590:	mul	x2, x2, x0
  404594:	cbnz	w1, 404584 <ferror@plt+0x2bd4>
  404598:	mov	x0, #0xa                   	// #10
  40459c:	mov	x1, x0
  4045a0:	cmp	x27, x0
  4045a4:	b.hi	404664 <ferror@plt+0x2cb4>  // b.pmore
  4045a8:	mov	w1, #0x0                   	// #0
  4045ac:	mov	x3, #0xa                   	// #10
  4045b0:	cmp	w21, w1
  4045b4:	b.ne	40466c <ferror@plt+0x2cbc>  // b.any
  4045b8:	mov	x3, #0x1                   	// #1
  4045bc:	mov	x4, #0xa                   	// #10
  4045c0:	udiv	x1, x27, x4
  4045c4:	mov	x6, x27
  4045c8:	msub	x5, x1, x4, x27
  4045cc:	mov	x27, x1
  4045d0:	mov	x1, x3
  4045d4:	mul	x3, x3, x4
  4045d8:	cbz	x5, 4045ec <ferror@plt+0x2c3c>
  4045dc:	udiv	x1, x0, x1
  4045e0:	udiv	x1, x1, x5
  4045e4:	udiv	x1, x2, x1
  4045e8:	add	x19, x19, x1
  4045ec:	cmp	x6, #0x9
  4045f0:	b.hi	4045c0 <ferror@plt+0x2c10>  // b.pmore
  4045f4:	str	x19, [x20]
  4045f8:	b	404410 <ferror@plt+0x2a60>
  4045fc:	mov	x23, #0x0                   	// #0
  404600:	b	404480 <ferror@plt+0x2ad0>
  404604:	add	x23, x23, #0x1
  404608:	b	4044ac <ferror@plt+0x2afc>
  40460c:	str	x23, [sp, #120]
  404610:	ldr	x28, [sp, #120]
  404614:	b	404434 <ferror@plt+0x2a84>
  404618:	cbnz	x27, 404504 <ferror@plt+0x2b54>
  40461c:	b	404610 <ferror@plt+0x2c60>
  404620:	mov	w24, #0x400                 	// #1024
  404624:	b	40452c <ferror@plt+0x2b7c>
  404628:	adrp	x3, 406000 <ferror@plt+0x4650>
  40462c:	add	x23, x3, #0x253
  404630:	mov	w1, w25
  404634:	mov	x0, x23
  404638:	bl	4018d0 <strchr@plt>
  40463c:	mov	x3, x0
  404640:	cbnz	x0, 40454c <ferror@plt+0x2b9c>
  404644:	b	404370 <ferror@plt+0x29c0>
  404648:	umulh	x2, x19, x4
  40464c:	sub	w0, w0, #0x1
  404650:	cbnz	x2, 40465c <ferror@plt+0x2cac>
  404654:	mul	x19, x19, x4
  404658:	b	404560 <ferror@plt+0x2bb0>
  40465c:	mov	w23, #0xffffffde            	// #-34
  404660:	b	404568 <ferror@plt+0x2bb8>
  404664:	mul	x0, x0, x1
  404668:	b	4045a0 <ferror@plt+0x2bf0>
  40466c:	mul	x0, x0, x3
  404670:	add	w1, w1, #0x1
  404674:	b	4045b0 <ferror@plt+0x2c00>
  404678:	mov	w23, #0x0                   	// #0
  40467c:	str	x19, [x20]
  404680:	mov	w0, w23
  404684:	ldp	x19, x20, [sp, #16]
  404688:	ldp	x21, x22, [sp, #32]
  40468c:	ldp	x23, x24, [sp, #48]
  404690:	ldp	x25, x26, [sp, #64]
  404694:	ldp	x27, x28, [sp, #80]
  404698:	ldp	x29, x30, [sp], #128
  40469c:	ret
  4046a0:	mov	x2, #0x0                   	// #0
  4046a4:	b	40434c <ferror@plt+0x299c>
  4046a8:	stp	x29, x30, [sp, #-48]!
  4046ac:	mov	x29, sp
  4046b0:	stp	x19, x20, [sp, #16]
  4046b4:	mov	x20, x1
  4046b8:	mov	x19, x0
  4046bc:	stp	x21, x22, [sp, #32]
  4046c0:	mov	x21, x0
  4046c4:	cbz	x19, 404720 <ferror@plt+0x2d70>
  4046c8:	ldrsb	w22, [x19]
  4046cc:	cbnz	w22, 4046fc <ferror@plt+0x2d4c>
  4046d0:	cbnz	x20, 404724 <ferror@plt+0x2d74>
  4046d4:	cmp	x19, #0x0
  4046d8:	ccmp	x21, x19, #0x2, ne  // ne = any
  4046dc:	b.cs	4046e8 <ferror@plt+0x2d38>  // b.hs, b.nlast
  4046e0:	ldrsb	w0, [x19]
  4046e4:	cbz	w0, 404718 <ferror@plt+0x2d68>
  4046e8:	mov	w0, #0x0                   	// #0
  4046ec:	ldp	x19, x20, [sp, #16]
  4046f0:	ldp	x21, x22, [sp, #32]
  4046f4:	ldp	x29, x30, [sp], #48
  4046f8:	ret
  4046fc:	bl	401850 <__ctype_b_loc@plt>
  404700:	ubfiz	x22, x22, #1, #8
  404704:	ldr	x0, [x0]
  404708:	ldrh	w0, [x0, x22]
  40470c:	tbz	w0, #11, 4046d0 <ferror@plt+0x2d20>
  404710:	add	x19, x19, #0x1
  404714:	b	4046c4 <ferror@plt+0x2d14>
  404718:	mov	w0, #0x1                   	// #1
  40471c:	b	4046ec <ferror@plt+0x2d3c>
  404720:	cbz	x20, 4046e8 <ferror@plt+0x2d38>
  404724:	str	x19, [x20]
  404728:	b	4046d4 <ferror@plt+0x2d24>
  40472c:	stp	x29, x30, [sp, #-48]!
  404730:	mov	x29, sp
  404734:	stp	x19, x20, [sp, #16]
  404738:	mov	x20, x1
  40473c:	mov	x19, x0
  404740:	stp	x21, x22, [sp, #32]
  404744:	mov	x21, x0
  404748:	cbz	x19, 4047a4 <ferror@plt+0x2df4>
  40474c:	ldrsb	w22, [x19]
  404750:	cbnz	w22, 404780 <ferror@plt+0x2dd0>
  404754:	cbnz	x20, 4047a8 <ferror@plt+0x2df8>
  404758:	cmp	x19, #0x0
  40475c:	ccmp	x21, x19, #0x2, ne  // ne = any
  404760:	b.cs	40476c <ferror@plt+0x2dbc>  // b.hs, b.nlast
  404764:	ldrsb	w0, [x19]
  404768:	cbz	w0, 40479c <ferror@plt+0x2dec>
  40476c:	mov	w0, #0x0                   	// #0
  404770:	ldp	x19, x20, [sp, #16]
  404774:	ldp	x21, x22, [sp, #32]
  404778:	ldp	x29, x30, [sp], #48
  40477c:	ret
  404780:	bl	401850 <__ctype_b_loc@plt>
  404784:	ubfiz	x22, x22, #1, #8
  404788:	ldr	x0, [x0]
  40478c:	ldrh	w0, [x0, x22]
  404790:	tbz	w0, #12, 404754 <ferror@plt+0x2da4>
  404794:	add	x19, x19, #0x1
  404798:	b	404748 <ferror@plt+0x2d98>
  40479c:	mov	w0, #0x1                   	// #1
  4047a0:	b	404770 <ferror@plt+0x2dc0>
  4047a4:	cbz	x20, 40476c <ferror@plt+0x2dbc>
  4047a8:	str	x19, [x20]
  4047ac:	b	404758 <ferror@plt+0x2da8>
  4047b0:	stp	x29, x30, [sp, #-128]!
  4047b4:	mov	x29, sp
  4047b8:	stp	x19, x20, [sp, #16]
  4047bc:	mov	x19, x0
  4047c0:	add	x0, sp, #0x80
  4047c4:	mov	x20, x1
  4047c8:	stp	x21, x22, [sp, #32]
  4047cc:	add	x21, sp, #0x80
  4047d0:	stp	x0, x0, [sp, #48]
  4047d4:	add	x0, sp, #0x50
  4047d8:	str	x0, [sp, #64]
  4047dc:	mov	w0, #0xffffffd0            	// #-48
  4047e0:	str	w0, [sp, #72]
  4047e4:	str	wzr, [sp, #76]
  4047e8:	stp	x2, x3, [sp, #80]
  4047ec:	stp	x4, x5, [sp, #96]
  4047f0:	stp	x6, x7, [sp, #112]
  4047f4:	ldr	w1, [sp, #72]
  4047f8:	ldr	x0, [sp, #48]
  4047fc:	tbnz	w1, #31, 404860 <ferror@plt+0x2eb0>
  404800:	add	x1, x0, #0xf
  404804:	and	x1, x1, #0xfffffffffffffff8
  404808:	str	x1, [sp, #48]
  40480c:	ldr	x1, [x0]
  404810:	cbz	x1, 404890 <ferror@plt+0x2ee0>
  404814:	ldr	w2, [sp, #72]
  404818:	ldr	x0, [sp, #48]
  40481c:	tbnz	w2, #31, 404878 <ferror@plt+0x2ec8>
  404820:	add	x2, x0, #0xf
  404824:	and	x2, x2, #0xfffffffffffffff8
  404828:	str	x2, [sp, #48]
  40482c:	ldr	x22, [x0]
  404830:	cbz	x22, 404890 <ferror@plt+0x2ee0>
  404834:	mov	x0, x19
  404838:	bl	401830 <strcmp@plt>
  40483c:	cbz	w0, 4048ac <ferror@plt+0x2efc>
  404840:	mov	x1, x22
  404844:	mov	x0, x19
  404848:	bl	401830 <strcmp@plt>
  40484c:	cbnz	w0, 4047f4 <ferror@plt+0x2e44>
  404850:	ldp	x19, x20, [sp, #16]
  404854:	ldp	x21, x22, [sp, #32]
  404858:	ldp	x29, x30, [sp], #128
  40485c:	ret
  404860:	add	w2, w1, #0x8
  404864:	str	w2, [sp, #72]
  404868:	cmp	w2, #0x0
  40486c:	b.gt	404800 <ferror@plt+0x2e50>
  404870:	add	x0, x21, w1, sxtw
  404874:	b	40480c <ferror@plt+0x2e5c>
  404878:	add	w3, w2, #0x8
  40487c:	str	w3, [sp, #72]
  404880:	cmp	w3, #0x0
  404884:	b.gt	404820 <ferror@plt+0x2e70>
  404888:	add	x0, x21, w2, sxtw
  40488c:	b	40482c <ferror@plt+0x2e7c>
  404890:	adrp	x0, 418000 <ferror@plt+0x16650>
  404894:	adrp	x1, 406000 <ferror@plt+0x4650>
  404898:	mov	x3, x19
  40489c:	mov	x2, x20
  4048a0:	ldr	w0, [x0, #536]
  4048a4:	add	x1, x1, #0x241
  4048a8:	bl	401930 <errx@plt>
  4048ac:	mov	w0, #0x1                   	// #1
  4048b0:	b	404850 <ferror@plt+0x2ea0>
  4048b4:	add	x1, x0, x1
  4048b8:	sxtb	w2, w2
  4048bc:	cmp	x0, x1
  4048c0:	b.eq	4048cc <ferror@plt+0x2f1c>  // b.none
  4048c4:	ldrsb	w3, [x0]
  4048c8:	cbnz	w3, 4048d4 <ferror@plt+0x2f24>
  4048cc:	mov	x0, #0x0                   	// #0
  4048d0:	ret
  4048d4:	cmp	w2, w3
  4048d8:	b.eq	4048d0 <ferror@plt+0x2f20>  // b.none
  4048dc:	add	x0, x0, #0x1
  4048e0:	b	4048bc <ferror@plt+0x2f0c>
  4048e4:	stp	x29, x30, [sp, #-32]!
  4048e8:	mov	w2, #0xa                   	// #10
  4048ec:	mov	x29, sp
  4048f0:	stp	x19, x20, [sp, #16]
  4048f4:	mov	x20, x1
  4048f8:	mov	x19, x0
  4048fc:	bl	404304 <ferror@plt+0x2954>
  404900:	mov	w1, #0xffff                	// #65535
  404904:	cmp	w0, w1
  404908:	b.ls	404918 <ferror@plt+0x2f68>  // b.plast
  40490c:	mov	x1, x20
  404910:	mov	x0, x19
  404914:	bl	4042c8 <ferror@plt+0x2918>
  404918:	ldp	x19, x20, [sp, #16]
  40491c:	ldp	x29, x30, [sp], #32
  404920:	ret
  404924:	stp	x29, x30, [sp, #-32]!
  404928:	mov	w2, #0x10                  	// #16
  40492c:	mov	x29, sp
  404930:	stp	x19, x20, [sp, #16]
  404934:	mov	x20, x1
  404938:	mov	x19, x0
  40493c:	bl	404304 <ferror@plt+0x2954>
  404940:	mov	w1, #0xffff                	// #65535
  404944:	cmp	w0, w1
  404948:	b.ls	404958 <ferror@plt+0x2fa8>  // b.plast
  40494c:	mov	x1, x20
  404950:	mov	x0, x19
  404954:	bl	4042c8 <ferror@plt+0x2918>
  404958:	ldp	x19, x20, [sp, #16]
  40495c:	ldp	x29, x30, [sp], #32
  404960:	ret
  404964:	mov	w2, #0xa                   	// #10
  404968:	b	404304 <ferror@plt+0x2954>
  40496c:	mov	w2, #0x10                  	// #16
  404970:	b	404304 <ferror@plt+0x2954>
  404974:	stp	x29, x30, [sp, #-64]!
  404978:	mov	x29, sp
  40497c:	stp	x19, x20, [sp, #16]
  404980:	mov	x19, x0
  404984:	str	x21, [sp, #32]
  404988:	mov	x21, x1
  40498c:	str	xzr, [sp, #56]
  404990:	bl	401960 <__errno_location@plt>
  404994:	str	wzr, [x0]
  404998:	mov	x20, x0
  40499c:	cbz	x19, 4049d8 <ferror@plt+0x3028>
  4049a0:	ldrsb	w0, [x19]
  4049a4:	cbz	w0, 4049d8 <ferror@plt+0x3028>
  4049a8:	add	x1, sp, #0x38
  4049ac:	mov	x0, x19
  4049b0:	mov	w2, #0xa                   	// #10
  4049b4:	bl	401650 <strtoimax@plt>
  4049b8:	ldr	w1, [x20]
  4049bc:	cbnz	w1, 4049d8 <ferror@plt+0x3028>
  4049c0:	ldr	x1, [sp, #56]
  4049c4:	cmp	x1, x19
  4049c8:	b.eq	4049d8 <ferror@plt+0x3028>  // b.none
  4049cc:	cbz	x1, 404a04 <ferror@plt+0x3054>
  4049d0:	ldrsb	w1, [x1]
  4049d4:	cbz	w1, 404a04 <ferror@plt+0x3054>
  4049d8:	ldr	w1, [x20]
  4049dc:	adrp	x0, 418000 <ferror@plt+0x16650>
  4049e0:	mov	x3, x19
  4049e4:	mov	x2, x21
  4049e8:	cmp	w1, #0x22
  4049ec:	ldr	w0, [x0, #536]
  4049f0:	adrp	x1, 406000 <ferror@plt+0x4650>
  4049f4:	add	x1, x1, #0x241
  4049f8:	b.ne	404a00 <ferror@plt+0x3050>  // b.any
  4049fc:	bl	401990 <err@plt>
  404a00:	bl	401930 <errx@plt>
  404a04:	ldp	x19, x20, [sp, #16]
  404a08:	ldr	x21, [sp, #32]
  404a0c:	ldp	x29, x30, [sp], #64
  404a10:	ret
  404a14:	stp	x29, x30, [sp, #-32]!
  404a18:	mov	x29, sp
  404a1c:	stp	x19, x20, [sp, #16]
  404a20:	mov	x19, x1
  404a24:	mov	x20, x0
  404a28:	bl	404974 <ferror@plt+0x2fc4>
  404a2c:	mov	x1, #0x80000000            	// #2147483648
  404a30:	add	x1, x0, x1
  404a34:	mov	x2, #0xffffffff            	// #4294967295
  404a38:	cmp	x1, x2
  404a3c:	b.ls	404a68 <ferror@plt+0x30b8>  // b.plast
  404a40:	bl	401960 <__errno_location@plt>
  404a44:	mov	w1, #0x22                  	// #34
  404a48:	str	w1, [x0]
  404a4c:	adrp	x0, 418000 <ferror@plt+0x16650>
  404a50:	adrp	x1, 406000 <ferror@plt+0x4650>
  404a54:	mov	x3, x20
  404a58:	mov	x2, x19
  404a5c:	ldr	w0, [x0, #536]
  404a60:	add	x1, x1, #0x241
  404a64:	bl	401990 <err@plt>
  404a68:	ldp	x19, x20, [sp, #16]
  404a6c:	ldp	x29, x30, [sp], #32
  404a70:	ret
  404a74:	stp	x29, x30, [sp, #-32]!
  404a78:	mov	x29, sp
  404a7c:	stp	x19, x20, [sp, #16]
  404a80:	mov	x19, x1
  404a84:	mov	x20, x0
  404a88:	bl	404a14 <ferror@plt+0x3064>
  404a8c:	add	w2, w0, #0x8, lsl #12
  404a90:	mov	w1, #0xffff                	// #65535
  404a94:	cmp	w2, w1
  404a98:	b.ls	404ac4 <ferror@plt+0x3114>  // b.plast
  404a9c:	bl	401960 <__errno_location@plt>
  404aa0:	mov	w1, #0x22                  	// #34
  404aa4:	str	w1, [x0]
  404aa8:	adrp	x0, 418000 <ferror@plt+0x16650>
  404aac:	adrp	x1, 406000 <ferror@plt+0x4650>
  404ab0:	mov	x3, x20
  404ab4:	mov	x2, x19
  404ab8:	ldr	w0, [x0, #536]
  404abc:	add	x1, x1, #0x241
  404ac0:	bl	401990 <err@plt>
  404ac4:	ldp	x19, x20, [sp, #16]
  404ac8:	ldp	x29, x30, [sp], #32
  404acc:	ret
  404ad0:	mov	w2, #0xa                   	// #10
  404ad4:	b	404224 <ferror@plt+0x2874>
  404ad8:	mov	w2, #0x10                  	// #16
  404adc:	b	404224 <ferror@plt+0x2874>
  404ae0:	stp	x29, x30, [sp, #-64]!
  404ae4:	mov	x29, sp
  404ae8:	stp	x19, x20, [sp, #16]
  404aec:	mov	x19, x0
  404af0:	str	x21, [sp, #32]
  404af4:	mov	x21, x1
  404af8:	str	xzr, [sp, #56]
  404afc:	bl	401960 <__errno_location@plt>
  404b00:	str	wzr, [x0]
  404b04:	mov	x20, x0
  404b08:	cbz	x19, 404b40 <ferror@plt+0x3190>
  404b0c:	ldrsb	w0, [x19]
  404b10:	cbz	w0, 404b40 <ferror@plt+0x3190>
  404b14:	mov	x0, x19
  404b18:	add	x1, sp, #0x38
  404b1c:	bl	401660 <strtod@plt>
  404b20:	ldr	w0, [x20]
  404b24:	cbnz	w0, 404b40 <ferror@plt+0x3190>
  404b28:	ldr	x0, [sp, #56]
  404b2c:	cmp	x0, x19
  404b30:	b.eq	404b40 <ferror@plt+0x3190>  // b.none
  404b34:	cbz	x0, 404b6c <ferror@plt+0x31bc>
  404b38:	ldrsb	w0, [x0]
  404b3c:	cbz	w0, 404b6c <ferror@plt+0x31bc>
  404b40:	ldr	w1, [x20]
  404b44:	adrp	x0, 418000 <ferror@plt+0x16650>
  404b48:	mov	x3, x19
  404b4c:	mov	x2, x21
  404b50:	cmp	w1, #0x22
  404b54:	ldr	w0, [x0, #536]
  404b58:	adrp	x1, 406000 <ferror@plt+0x4650>
  404b5c:	add	x1, x1, #0x241
  404b60:	b.ne	404b68 <ferror@plt+0x31b8>  // b.any
  404b64:	bl	401990 <err@plt>
  404b68:	bl	401930 <errx@plt>
  404b6c:	ldp	x19, x20, [sp, #16]
  404b70:	ldr	x21, [sp, #32]
  404b74:	ldp	x29, x30, [sp], #64
  404b78:	ret
  404b7c:	stp	x29, x30, [sp, #-64]!
  404b80:	mov	x29, sp
  404b84:	stp	x19, x20, [sp, #16]
  404b88:	mov	x19, x0
  404b8c:	str	x21, [sp, #32]
  404b90:	mov	x21, x1
  404b94:	str	xzr, [sp, #56]
  404b98:	bl	401960 <__errno_location@plt>
  404b9c:	str	wzr, [x0]
  404ba0:	mov	x20, x0
  404ba4:	cbz	x19, 404be0 <ferror@plt+0x3230>
  404ba8:	ldrsb	w0, [x19]
  404bac:	cbz	w0, 404be0 <ferror@plt+0x3230>
  404bb0:	add	x1, sp, #0x38
  404bb4:	mov	x0, x19
  404bb8:	mov	w2, #0xa                   	// #10
  404bbc:	bl	401870 <strtol@plt>
  404bc0:	ldr	w1, [x20]
  404bc4:	cbnz	w1, 404be0 <ferror@plt+0x3230>
  404bc8:	ldr	x1, [sp, #56]
  404bcc:	cmp	x1, x19
  404bd0:	b.eq	404be0 <ferror@plt+0x3230>  // b.none
  404bd4:	cbz	x1, 404c0c <ferror@plt+0x325c>
  404bd8:	ldrsb	w1, [x1]
  404bdc:	cbz	w1, 404c0c <ferror@plt+0x325c>
  404be0:	ldr	w1, [x20]
  404be4:	adrp	x0, 418000 <ferror@plt+0x16650>
  404be8:	mov	x3, x19
  404bec:	mov	x2, x21
  404bf0:	cmp	w1, #0x22
  404bf4:	ldr	w0, [x0, #536]
  404bf8:	adrp	x1, 406000 <ferror@plt+0x4650>
  404bfc:	add	x1, x1, #0x241
  404c00:	b.ne	404c08 <ferror@plt+0x3258>  // b.any
  404c04:	bl	401990 <err@plt>
  404c08:	bl	401930 <errx@plt>
  404c0c:	ldp	x19, x20, [sp, #16]
  404c10:	ldr	x21, [sp, #32]
  404c14:	ldp	x29, x30, [sp], #64
  404c18:	ret
  404c1c:	stp	x29, x30, [sp, #-64]!
  404c20:	mov	x29, sp
  404c24:	stp	x19, x20, [sp, #16]
  404c28:	mov	x19, x0
  404c2c:	str	x21, [sp, #32]
  404c30:	mov	x21, x1
  404c34:	str	xzr, [sp, #56]
  404c38:	bl	401960 <__errno_location@plt>
  404c3c:	str	wzr, [x0]
  404c40:	mov	x20, x0
  404c44:	cbz	x19, 404c80 <ferror@plt+0x32d0>
  404c48:	ldrsb	w0, [x19]
  404c4c:	cbz	w0, 404c80 <ferror@plt+0x32d0>
  404c50:	add	x1, sp, #0x38
  404c54:	mov	x0, x19
  404c58:	mov	w2, #0xa                   	// #10
  404c5c:	bl	4015f0 <strtoul@plt>
  404c60:	ldr	w1, [x20]
  404c64:	cbnz	w1, 404c80 <ferror@plt+0x32d0>
  404c68:	ldr	x1, [sp, #56]
  404c6c:	cmp	x1, x19
  404c70:	b.eq	404c80 <ferror@plt+0x32d0>  // b.none
  404c74:	cbz	x1, 404cac <ferror@plt+0x32fc>
  404c78:	ldrsb	w1, [x1]
  404c7c:	cbz	w1, 404cac <ferror@plt+0x32fc>
  404c80:	ldr	w1, [x20]
  404c84:	adrp	x0, 418000 <ferror@plt+0x16650>
  404c88:	mov	x3, x19
  404c8c:	mov	x2, x21
  404c90:	cmp	w1, #0x22
  404c94:	ldr	w0, [x0, #536]
  404c98:	adrp	x1, 406000 <ferror@plt+0x4650>
  404c9c:	add	x1, x1, #0x241
  404ca0:	b.ne	404ca8 <ferror@plt+0x32f8>  // b.any
  404ca4:	bl	401990 <err@plt>
  404ca8:	bl	401930 <errx@plt>
  404cac:	ldp	x19, x20, [sp, #16]
  404cb0:	ldr	x21, [sp, #32]
  404cb4:	ldp	x29, x30, [sp], #64
  404cb8:	ret
  404cbc:	stp	x29, x30, [sp, #-48]!
  404cc0:	mov	x29, sp
  404cc4:	stp	x19, x20, [sp, #16]
  404cc8:	mov	x19, x1
  404ccc:	mov	x20, x0
  404cd0:	add	x1, sp, #0x28
  404cd4:	bl	4046a0 <ferror@plt+0x2cf0>
  404cd8:	cbnz	w0, 404cec <ferror@plt+0x333c>
  404cdc:	ldp	x19, x20, [sp, #16]
  404ce0:	ldr	x0, [sp, #40]
  404ce4:	ldp	x29, x30, [sp], #48
  404ce8:	ret
  404cec:	bl	401960 <__errno_location@plt>
  404cf0:	mov	x1, x0
  404cf4:	adrp	x0, 418000 <ferror@plt+0x16650>
  404cf8:	mov	x3, x20
  404cfc:	ldr	w2, [x1]
  404d00:	adrp	x1, 406000 <ferror@plt+0x4650>
  404d04:	ldr	w0, [x0, #536]
  404d08:	cbz	w2, 404d18 <ferror@plt+0x3368>
  404d0c:	mov	x2, x19
  404d10:	add	x1, x1, #0x241
  404d14:	bl	401990 <err@plt>
  404d18:	mov	x2, x19
  404d1c:	add	x1, x1, #0x241
  404d20:	bl	401930 <errx@plt>
  404d24:	stp	x29, x30, [sp, #-32]!
  404d28:	mov	x29, sp
  404d2c:	str	x19, [sp, #16]
  404d30:	mov	x19, x1
  404d34:	mov	x1, x2
  404d38:	bl	404ae0 <ferror@plt+0x3130>
  404d3c:	fcvtzs	d1, d0
  404d40:	mov	x0, #0x848000000000        	// #145685290680320
  404d44:	movk	x0, #0x412e, lsl #48
  404d48:	str	d1, [x19]
  404d4c:	scvtf	d1, d1
  404d50:	fsub	d0, d0, d1
  404d54:	fmov	d1, x0
  404d58:	fmul	d0, d0, d1
  404d5c:	fcvtzs	d0, d0
  404d60:	str	d0, [x19, #8]
  404d64:	ldr	x19, [sp, #16]
  404d68:	ldp	x29, x30, [sp], #32
  404d6c:	ret
  404d70:	mov	w3, w0
  404d74:	mov	x0, x1
  404d78:	and	w1, w3, #0xf000
  404d7c:	cmp	w1, #0x4, lsl #12
  404d80:	b.ne	404eb0 <ferror@plt+0x3500>  // b.any
  404d84:	mov	w1, #0x64                  	// #100
  404d88:	mov	w2, #0x1                   	// #1
  404d8c:	strb	w1, [x0]
  404d90:	and	x4, x2, #0xffff
  404d94:	add	w5, w2, #0x1
  404d98:	and	x5, x5, #0x3
  404d9c:	tst	x3, #0x100
  404da0:	mov	w6, #0x2d                  	// #45
  404da4:	mov	w1, #0x72                  	// #114
  404da8:	csel	w1, w1, w6, ne  // ne = any
  404dac:	tst	x3, #0x80
  404db0:	strb	w1, [x0, x4]
  404db4:	mov	w1, #0x77                  	// #119
  404db8:	csel	w1, w1, w6, ne  // ne = any
  404dbc:	strb	w1, [x0, x5]
  404dc0:	add	w4, w2, #0x2
  404dc4:	and	w1, w3, #0x40
  404dc8:	and	w4, w4, #0xffff
  404dcc:	tbz	w3, #11, 404f18 <ferror@plt+0x3568>
  404dd0:	cmp	w1, #0x0
  404dd4:	mov	w5, #0x53                  	// #83
  404dd8:	mov	w1, #0x73                  	// #115
  404ddc:	csel	w1, w1, w5, ne  // ne = any
  404de0:	and	x4, x4, #0xffff
  404de4:	add	w5, w2, #0x3
  404de8:	and	x5, x5, #0x7
  404dec:	tst	x3, #0x20
  404df0:	mov	w6, #0x2d                  	// #45
  404df4:	strb	w1, [x0, x4]
  404df8:	add	w4, w2, #0x4
  404dfc:	and	x4, x4, #0xf
  404e00:	mov	w1, #0x72                  	// #114
  404e04:	csel	w1, w1, w6, ne  // ne = any
  404e08:	tst	x3, #0x10
  404e0c:	strb	w1, [x0, x5]
  404e10:	mov	w1, #0x77                  	// #119
  404e14:	csel	w1, w1, w6, ne  // ne = any
  404e18:	strb	w1, [x0, x4]
  404e1c:	add	w5, w2, #0x5
  404e20:	and	w1, w3, #0x8
  404e24:	and	w5, w5, #0xffff
  404e28:	tbz	w3, #10, 404f28 <ferror@plt+0x3578>
  404e2c:	cmp	w1, #0x0
  404e30:	mov	w4, #0x53                  	// #83
  404e34:	mov	w1, #0x73                  	// #115
  404e38:	csel	w1, w1, w4, ne  // ne = any
  404e3c:	and	x5, x5, #0xffff
  404e40:	add	w4, w2, #0x6
  404e44:	and	x4, x4, #0xf
  404e48:	tst	x3, #0x4
  404e4c:	mov	w6, #0x2d                  	// #45
  404e50:	strb	w1, [x0, x5]
  404e54:	add	w5, w2, #0x7
  404e58:	and	x5, x5, #0xf
  404e5c:	mov	w1, #0x72                  	// #114
  404e60:	csel	w1, w1, w6, ne  // ne = any
  404e64:	tst	x3, #0x2
  404e68:	strb	w1, [x0, x4]
  404e6c:	mov	w1, #0x77                  	// #119
  404e70:	csel	w1, w1, w6, ne  // ne = any
  404e74:	strb	w1, [x0, x5]
  404e78:	add	w4, w2, #0x8
  404e7c:	and	w1, w3, #0x1
  404e80:	and	w4, w4, #0xffff
  404e84:	tbz	w3, #9, 404f38 <ferror@plt+0x3588>
  404e88:	cmp	w1, #0x0
  404e8c:	mov	w3, #0x54                  	// #84
  404e90:	mov	w1, #0x74                  	// #116
  404e94:	csel	w1, w1, w3, ne  // ne = any
  404e98:	and	x3, x4, #0xffff
  404e9c:	add	w2, w2, #0x9
  404ea0:	and	x2, x2, #0xffff
  404ea4:	strb	w1, [x0, x3]
  404ea8:	strb	wzr, [x0, x2]
  404eac:	ret
  404eb0:	cmp	w1, #0xa, lsl #12
  404eb4:	b.ne	404ec0 <ferror@plt+0x3510>  // b.any
  404eb8:	mov	w1, #0x6c                  	// #108
  404ebc:	b	404d88 <ferror@plt+0x33d8>
  404ec0:	cmp	w1, #0x2, lsl #12
  404ec4:	b.ne	404ed0 <ferror@plt+0x3520>  // b.any
  404ec8:	mov	w1, #0x63                  	// #99
  404ecc:	b	404d88 <ferror@plt+0x33d8>
  404ed0:	cmp	w1, #0x6, lsl #12
  404ed4:	b.ne	404ee0 <ferror@plt+0x3530>  // b.any
  404ed8:	mov	w1, #0x62                  	// #98
  404edc:	b	404d88 <ferror@plt+0x33d8>
  404ee0:	cmp	w1, #0xc, lsl #12
  404ee4:	b.ne	404ef0 <ferror@plt+0x3540>  // b.any
  404ee8:	mov	w1, #0x73                  	// #115
  404eec:	b	404d88 <ferror@plt+0x33d8>
  404ef0:	cmp	w1, #0x1, lsl #12
  404ef4:	b.ne	404f00 <ferror@plt+0x3550>  // b.any
  404ef8:	mov	w1, #0x70                  	// #112
  404efc:	b	404d88 <ferror@plt+0x33d8>
  404f00:	cmp	w1, #0x8, lsl #12
  404f04:	b.ne	404f10 <ferror@plt+0x3560>  // b.any
  404f08:	mov	w1, #0x2d                  	// #45
  404f0c:	b	404d88 <ferror@plt+0x33d8>
  404f10:	mov	w2, #0x0                   	// #0
  404f14:	b	404d90 <ferror@plt+0x33e0>
  404f18:	cmp	w1, #0x0
  404f1c:	mov	w1, #0x78                  	// #120
  404f20:	csel	w1, w1, w6, ne  // ne = any
  404f24:	b	404de0 <ferror@plt+0x3430>
  404f28:	cmp	w1, #0x0
  404f2c:	mov	w1, #0x78                  	// #120
  404f30:	csel	w1, w1, w6, ne  // ne = any
  404f34:	b	404e3c <ferror@plt+0x348c>
  404f38:	cmp	w1, #0x0
  404f3c:	mov	w1, #0x78                  	// #120
  404f40:	csel	w1, w1, w6, ne  // ne = any
  404f44:	b	404e98 <ferror@plt+0x34e8>
  404f48:	stp	x29, x30, [sp, #-96]!
  404f4c:	mov	x29, sp
  404f50:	stp	x19, x20, [sp, #16]
  404f54:	stp	x21, x22, [sp, #32]
  404f58:	add	x21, sp, #0x38
  404f5c:	tbz	w0, #1, 405070 <ferror@plt+0x36c0>
  404f60:	add	x4, x21, #0x1
  404f64:	mov	w2, #0x20                  	// #32
  404f68:	strb	w2, [sp, #56]
  404f6c:	mov	w2, #0xa                   	// #10
  404f70:	mov	x3, #0x1                   	// #1
  404f74:	lsl	x5, x3, x2
  404f78:	cmp	x1, x5
  404f7c:	b.cc	404f8c <ferror@plt+0x35dc>  // b.lo, b.ul, b.last
  404f80:	add	w2, w2, #0xa
  404f84:	cmp	w2, #0x46
  404f88:	b.ne	404f74 <ferror@plt+0x35c4>  // b.any
  404f8c:	subs	w5, w2, #0xa
  404f90:	b.eq	405078 <ferror@plt+0x36c8>  // b.none
  404f94:	mov	w3, #0xa                   	// #10
  404f98:	udiv	w3, w5, w3
  404f9c:	sxtw	x3, w3
  404fa0:	adrp	x6, 406000 <ferror@plt+0x4650>
  404fa4:	add	x6, x6, #0x25c
  404fa8:	ldrsb	w6, [x3, x6]
  404fac:	cbz	w5, 405080 <ferror@plt+0x36d0>
  404fb0:	mov	x19, #0xffffffffffffffff    	// #-1
  404fb4:	lsr	x20, x1, x5
  404fb8:	lsl	x19, x19, x5
  404fbc:	bic	x1, x1, x19
  404fc0:	mov	x3, x4
  404fc4:	strb	w6, [x3], #1
  404fc8:	tbz	w0, #0, 404fe0 <ferror@plt+0x3630>
  404fcc:	cmp	w6, #0x42
  404fd0:	b.eq	404fe0 <ferror@plt+0x3630>  // b.none
  404fd4:	add	x3, x4, #0x3
  404fd8:	mov	w5, #0x4269                	// #17001
  404fdc:	sturh	w5, [x4, #1]
  404fe0:	strb	wzr, [x3]
  404fe4:	add	x22, sp, #0x40
  404fe8:	cbz	x1, 4050a4 <ferror@plt+0x36f4>
  404fec:	sub	w2, w2, #0x14
  404ff0:	lsr	x1, x1, x2
  404ff4:	tbz	w0, #2, 40508c <ferror@plt+0x36dc>
  404ff8:	add	x1, x1, #0x5
  404ffc:	mov	x0, #0xa                   	// #10
  405000:	udiv	x19, x1, x0
  405004:	udiv	x1, x19, x0
  405008:	msub	x0, x1, x0, x19
  40500c:	cmp	x0, #0x0
  405010:	csel	x19, x19, x1, ne  // ne = any
  405014:	cbz	x19, 4050a4 <ferror@plt+0x36f4>
  405018:	bl	4016c0 <localeconv@plt>
  40501c:	cbz	x0, 405030 <ferror@plt+0x3680>
  405020:	ldr	x4, [x0]
  405024:	cbz	x4, 405030 <ferror@plt+0x3680>
  405028:	ldrsb	w1, [x4]
  40502c:	cbnz	w1, 405038 <ferror@plt+0x3688>
  405030:	adrp	x0, 406000 <ferror@plt+0x4650>
  405034:	add	x4, x0, #0x125
  405038:	adrp	x2, 406000 <ferror@plt+0x4650>
  40503c:	mov	x6, x21
  405040:	mov	x5, x19
  405044:	mov	w3, w20
  405048:	add	x2, x2, #0x264
  40504c:	mov	x0, x22
  405050:	mov	x1, #0x20                  	// #32
  405054:	bl	4016b0 <snprintf@plt>
  405058:	mov	x0, x22
  40505c:	bl	4017a0 <strdup@plt>
  405060:	ldp	x19, x20, [sp, #16]
  405064:	ldp	x21, x22, [sp, #32]
  405068:	ldp	x29, x30, [sp], #96
  40506c:	ret
  405070:	mov	x4, x21
  405074:	b	404f6c <ferror@plt+0x35bc>
  405078:	mov	x3, #0x0                   	// #0
  40507c:	b	404fa0 <ferror@plt+0x35f0>
  405080:	mov	w20, w1
  405084:	mov	x1, #0x0                   	// #0
  405088:	b	404fc0 <ferror@plt+0x3610>
  40508c:	add	x1, x1, #0x32
  405090:	mov	x19, #0x64                  	// #100
  405094:	udiv	x19, x1, x19
  405098:	cmp	x19, #0xa
  40509c:	b.ne	405014 <ferror@plt+0x3664>  // b.any
  4050a0:	add	w20, w20, #0x1
  4050a4:	mov	x4, x21
  4050a8:	mov	w3, w20
  4050ac:	mov	x0, x22
  4050b0:	adrp	x2, 406000 <ferror@plt+0x4650>
  4050b4:	mov	x1, #0x20                  	// #32
  4050b8:	add	x2, x2, #0x26e
  4050bc:	bl	4016b0 <snprintf@plt>
  4050c0:	b	405058 <ferror@plt+0x36a8>
  4050c4:	cbnz	x0, 4050e8 <ferror@plt+0x3738>
  4050c8:	mov	w0, #0xffffffff            	// #-1
  4050cc:	ret
  4050d0:	mov	w0, #0xffffffff            	// #-1
  4050d4:	ldp	x19, x20, [sp, #16]
  4050d8:	ldp	x21, x22, [sp, #32]
  4050dc:	ldp	x23, x24, [sp, #48]
  4050e0:	ldp	x29, x30, [sp], #64
  4050e4:	ret
  4050e8:	stp	x29, x30, [sp, #-64]!
  4050ec:	mov	x29, sp
  4050f0:	stp	x19, x20, [sp, #16]
  4050f4:	mov	x19, x0
  4050f8:	stp	x21, x22, [sp, #32]
  4050fc:	stp	x23, x24, [sp, #48]
  405100:	ldrsb	w0, [x0]
  405104:	cbz	w0, 4050d0 <ferror@plt+0x3720>
  405108:	cmp	x1, #0x0
  40510c:	mov	x22, x1
  405110:	mov	x23, x2
  405114:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405118:	b.eq	4050d0 <ferror@plt+0x3720>  // b.none
  40511c:	mov	x24, x3
  405120:	cbz	x3, 4050d0 <ferror@plt+0x3720>
  405124:	mov	x0, #0x0                   	// #0
  405128:	mov	x20, #0x0                   	// #0
  40512c:	ldrsb	w1, [x19]
  405130:	cbnz	w1, 40513c <ferror@plt+0x378c>
  405134:	mov	x0, x20
  405138:	b	4050d4 <ferror@plt+0x3724>
  40513c:	cmp	x23, x20
  405140:	b.ls	4051a4 <ferror@plt+0x37f4>  // b.plast
  405144:	cmp	x0, #0x0
  405148:	csel	x0, x0, x19, ne  // ne = any
  40514c:	cmp	w1, #0x2c
  405150:	ldrsb	w1, [x19, #1]
  405154:	csel	x21, x19, xzr, eq  // eq = none
  405158:	cbnz	w1, 405198 <ferror@plt+0x37e8>
  40515c:	add	x21, x19, #0x1
  405160:	cmp	x0, x21
  405164:	b.cs	4050d0 <ferror@plt+0x3720>  // b.hs, b.nlast
  405168:	sub	x1, x21, x0
  40516c:	blr	x24
  405170:	mov	w1, w0
  405174:	cmn	w0, #0x1
  405178:	b.eq	4050d0 <ferror@plt+0x3720>  // b.none
  40517c:	str	w1, [x22, x20, lsl #2]
  405180:	add	x0, x20, #0x1
  405184:	ldrsb	w1, [x21]
  405188:	cbz	w1, 4050d4 <ferror@plt+0x3724>
  40518c:	mov	x20, x0
  405190:	mov	x0, #0x0                   	// #0
  405194:	b	40519c <ferror@plt+0x37ec>
  405198:	cbnz	x21, 405160 <ferror@plt+0x37b0>
  40519c:	add	x19, x19, #0x1
  4051a0:	b	40512c <ferror@plt+0x377c>
  4051a4:	mov	w0, #0xfffffffe            	// #-2
  4051a8:	b	4050d4 <ferror@plt+0x3724>
  4051ac:	cbz	x0, 405220 <ferror@plt+0x3870>
  4051b0:	stp	x29, x30, [sp, #-32]!
  4051b4:	mov	x29, sp
  4051b8:	str	x19, [sp, #16]
  4051bc:	mov	x19, x3
  4051c0:	mov	x3, x4
  4051c4:	ldrsb	w4, [x0]
  4051c8:	cbz	w4, 405228 <ferror@plt+0x3878>
  4051cc:	cbz	x19, 405228 <ferror@plt+0x3878>
  4051d0:	ldr	x5, [x19]
  4051d4:	cmp	x5, x2
  4051d8:	b.hi	405228 <ferror@plt+0x3878>  // b.pmore
  4051dc:	cmp	w4, #0x2b
  4051e0:	b.ne	405218 <ferror@plt+0x3868>  // b.any
  4051e4:	add	x0, x0, #0x1
  4051e8:	ldr	x4, [x19]
  4051ec:	sub	x2, x2, x4
  4051f0:	add	x1, x1, x4, lsl #2
  4051f4:	bl	4050c4 <ferror@plt+0x3714>
  4051f8:	cmp	w0, #0x0
  4051fc:	b.le	40520c <ferror@plt+0x385c>
  405200:	ldr	x1, [x19]
  405204:	add	x1, x1, w0, sxtw
  405208:	str	x1, [x19]
  40520c:	ldr	x19, [sp, #16]
  405210:	ldp	x29, x30, [sp], #32
  405214:	ret
  405218:	str	xzr, [x19]
  40521c:	b	4051e8 <ferror@plt+0x3838>
  405220:	mov	w0, #0xffffffff            	// #-1
  405224:	ret
  405228:	mov	w0, #0xffffffff            	// #-1
  40522c:	b	40520c <ferror@plt+0x385c>
  405230:	cmp	x0, #0x0
  405234:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405238:	b.eq	4052f0 <ferror@plt+0x3940>  // b.none
  40523c:	stp	x29, x30, [sp, #-64]!
  405240:	mov	x29, sp
  405244:	stp	x19, x20, [sp, #16]
  405248:	mov	x20, x1
  40524c:	stp	x21, x22, [sp, #32]
  405250:	str	x23, [sp, #48]
  405254:	cbz	x1, 4052f8 <ferror@plt+0x3948>
  405258:	mov	x22, x2
  40525c:	mov	x19, x0
  405260:	mov	w23, #0x1                   	// #1
  405264:	mov	x0, #0x0                   	// #0
  405268:	ldrsb	w1, [x19]
  40526c:	cbz	w1, 4052c4 <ferror@plt+0x3914>
  405270:	cmp	x0, #0x0
  405274:	csel	x0, x0, x19, ne  // ne = any
  405278:	cmp	w1, #0x2c
  40527c:	ldrsb	w1, [x19, #1]
  405280:	csel	x21, x19, xzr, eq  // eq = none
  405284:	cbnz	w1, 4052dc <ferror@plt+0x392c>
  405288:	add	x21, x19, #0x1
  40528c:	cmp	x0, x21
  405290:	b.cs	405300 <ferror@plt+0x3950>  // b.hs, b.nlast
  405294:	sub	x1, x21, x0
  405298:	blr	x22
  40529c:	tbnz	w0, #31, 4052c8 <ferror@plt+0x3918>
  4052a0:	asr	w1, w0, #3
  4052a4:	and	w3, w0, #0x7
  4052a8:	sxtw	x1, w1
  4052ac:	lsl	w3, w23, w3
  4052b0:	ldrb	w0, [x20, x1]
  4052b4:	orr	w3, w3, w0
  4052b8:	strb	w3, [x20, x1]
  4052bc:	ldrsb	w0, [x21]
  4052c0:	cbnz	w0, 4052e8 <ferror@plt+0x3938>
  4052c4:	mov	w0, #0x0                   	// #0
  4052c8:	ldp	x19, x20, [sp, #16]
  4052cc:	ldp	x21, x22, [sp, #32]
  4052d0:	ldr	x23, [sp, #48]
  4052d4:	ldp	x29, x30, [sp], #64
  4052d8:	ret
  4052dc:	cbnz	x21, 40528c <ferror@plt+0x38dc>
  4052e0:	add	x19, x19, #0x1
  4052e4:	b	405268 <ferror@plt+0x38b8>
  4052e8:	mov	x0, #0x0                   	// #0
  4052ec:	b	4052e0 <ferror@plt+0x3930>
  4052f0:	mov	w0, #0xffffffea            	// #-22
  4052f4:	ret
  4052f8:	mov	w0, #0xffffffea            	// #-22
  4052fc:	b	4052c8 <ferror@plt+0x3918>
  405300:	mov	w0, #0xffffffff            	// #-1
  405304:	b	4052c8 <ferror@plt+0x3918>
  405308:	cmp	x0, #0x0
  40530c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405310:	b.eq	4053ac <ferror@plt+0x39fc>  // b.none
  405314:	stp	x29, x30, [sp, #-48]!
  405318:	mov	x29, sp
  40531c:	stp	x19, x20, [sp, #16]
  405320:	mov	x20, x1
  405324:	stp	x21, x22, [sp, #32]
  405328:	cbz	x1, 4053b4 <ferror@plt+0x3a04>
  40532c:	mov	x22, x2
  405330:	mov	x19, x0
  405334:	mov	x0, #0x0                   	// #0
  405338:	ldrsb	w1, [x19]
  40533c:	cbz	w1, 405384 <ferror@plt+0x39d4>
  405340:	cmp	x0, #0x0
  405344:	csel	x0, x0, x19, ne  // ne = any
  405348:	cmp	w1, #0x2c
  40534c:	ldrsb	w1, [x19, #1]
  405350:	csel	x21, x19, xzr, eq  // eq = none
  405354:	cbnz	w1, 405398 <ferror@plt+0x39e8>
  405358:	add	x21, x19, #0x1
  40535c:	cmp	x0, x21
  405360:	b.cs	4053bc <ferror@plt+0x3a0c>  // b.hs, b.nlast
  405364:	sub	x1, x21, x0
  405368:	blr	x22
  40536c:	tbnz	x0, #63, 405388 <ferror@plt+0x39d8>
  405370:	ldr	x1, [x20]
  405374:	orr	x0, x1, x0
  405378:	str	x0, [x20]
  40537c:	ldrsb	w0, [x21]
  405380:	cbnz	w0, 4053a4 <ferror@plt+0x39f4>
  405384:	mov	w0, #0x0                   	// #0
  405388:	ldp	x19, x20, [sp, #16]
  40538c:	ldp	x21, x22, [sp, #32]
  405390:	ldp	x29, x30, [sp], #48
  405394:	ret
  405398:	cbnz	x21, 40535c <ferror@plt+0x39ac>
  40539c:	add	x19, x19, #0x1
  4053a0:	b	405338 <ferror@plt+0x3988>
  4053a4:	mov	x0, #0x0                   	// #0
  4053a8:	b	40539c <ferror@plt+0x39ec>
  4053ac:	mov	w0, #0xffffffea            	// #-22
  4053b0:	ret
  4053b4:	mov	w0, #0xffffffea            	// #-22
  4053b8:	b	405388 <ferror@plt+0x39d8>
  4053bc:	mov	w0, #0xffffffff            	// #-1
  4053c0:	b	405388 <ferror@plt+0x39d8>
  4053c4:	stp	x29, x30, [sp, #-80]!
  4053c8:	mov	x29, sp
  4053cc:	stp	x19, x20, [sp, #16]
  4053d0:	stp	x21, x22, [sp, #32]
  4053d4:	stp	x23, x24, [sp, #48]
  4053d8:	str	xzr, [sp, #72]
  4053dc:	cbnz	x0, 4053f8 <ferror@plt+0x3a48>
  4053e0:	mov	w0, #0x0                   	// #0
  4053e4:	ldp	x19, x20, [sp, #16]
  4053e8:	ldp	x21, x22, [sp, #32]
  4053ec:	ldp	x23, x24, [sp, #48]
  4053f0:	ldp	x29, x30, [sp], #80
  4053f4:	ret
  4053f8:	str	w3, [x1]
  4053fc:	mov	x19, x0
  405400:	str	w3, [x2]
  405404:	mov	x23, x1
  405408:	mov	x21, x2
  40540c:	mov	w22, w3
  405410:	bl	401960 <__errno_location@plt>
  405414:	str	wzr, [x0]
  405418:	mov	x20, x0
  40541c:	add	x24, sp, #0x48
  405420:	ldrsb	w0, [x19]
  405424:	cmp	w0, #0x3a
  405428:	b.ne	40546c <ferror@plt+0x3abc>  // b.any
  40542c:	add	x19, x19, #0x1
  405430:	mov	x1, x24
  405434:	mov	x0, x19
  405438:	mov	w2, #0xa                   	// #10
  40543c:	bl	401870 <strtol@plt>
  405440:	str	w0, [x21]
  405444:	ldr	w0, [x20]
  405448:	cbnz	w0, 405464 <ferror@plt+0x3ab4>
  40544c:	ldr	x0, [sp, #72]
  405450:	cbz	x0, 405464 <ferror@plt+0x3ab4>
  405454:	ldrsb	w1, [x0]
  405458:	cbnz	w1, 405464 <ferror@plt+0x3ab4>
  40545c:	cmp	x0, x19
  405460:	b.ne	4053e0 <ferror@plt+0x3a30>  // b.any
  405464:	mov	w0, #0xffffffff            	// #-1
  405468:	b	4053e4 <ferror@plt+0x3a34>
  40546c:	mov	x1, x24
  405470:	mov	x0, x19
  405474:	mov	w2, #0xa                   	// #10
  405478:	bl	401870 <strtol@plt>
  40547c:	str	w0, [x23]
  405480:	str	w0, [x21]
  405484:	ldr	w0, [x20]
  405488:	cbnz	w0, 405464 <ferror@plt+0x3ab4>
  40548c:	ldr	x4, [sp, #72]
  405490:	cbz	x4, 405464 <ferror@plt+0x3ab4>
  405494:	cmp	x4, x19
  405498:	b.eq	405464 <ferror@plt+0x3ab4>  // b.none
  40549c:	ldrsb	w1, [x4]
  4054a0:	cmp	w1, #0x3a
  4054a4:	b.ne	4054b8 <ferror@plt+0x3b08>  // b.any
  4054a8:	ldrsb	w1, [x4, #1]
  4054ac:	cbnz	w1, 4054c0 <ferror@plt+0x3b10>
  4054b0:	str	w22, [x21]
  4054b4:	b	4053e4 <ferror@plt+0x3a34>
  4054b8:	cmp	w1, #0x2d
  4054bc:	b.ne	4053e0 <ferror@plt+0x3a30>  // b.any
  4054c0:	add	x19, x4, #0x1
  4054c4:	str	wzr, [x20]
  4054c8:	str	xzr, [sp, #72]
  4054cc:	b	405430 <ferror@plt+0x3a80>
  4054d0:	stp	x29, x30, [sp, #-80]!
  4054d4:	mov	x29, sp
  4054d8:	stp	x19, x20, [sp, #16]
  4054dc:	mov	x19, x1
  4054e0:	stp	x21, x22, [sp, #32]
  4054e4:	add	x22, sp, #0x40
  4054e8:	str	x23, [sp, #48]
  4054ec:	add	x23, sp, #0x48
  4054f0:	cmp	x0, #0x0
  4054f4:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4054f8:	b.ne	405504 <ferror@plt+0x3b54>  // b.any
  4054fc:	mov	w0, #0x0                   	// #0
  405500:	b	40558c <ferror@plt+0x3bdc>
  405504:	mov	x1, x22
  405508:	bl	404144 <ferror@plt+0x2794>
  40550c:	mov	x1, x23
  405510:	mov	x20, x0
  405514:	mov	x0, x19
  405518:	bl	404144 <ferror@plt+0x2794>
  40551c:	mov	x19, x0
  405520:	ldp	x21, x0, [sp, #64]
  405524:	adds	x1, x21, x0
  405528:	b.eq	405588 <ferror@plt+0x3bd8>  // b.none
  40552c:	cmp	x1, #0x1
  405530:	b.ne	405554 <ferror@plt+0x3ba4>  // b.any
  405534:	cbz	x20, 405544 <ferror@plt+0x3b94>
  405538:	ldrsb	w1, [x20]
  40553c:	cmp	w1, #0x2f
  405540:	b.eq	405588 <ferror@plt+0x3bd8>  // b.none
  405544:	cbz	x19, 4054fc <ferror@plt+0x3b4c>
  405548:	ldrsb	w1, [x19]
  40554c:	cmp	w1, #0x2f
  405550:	b.eq	405588 <ferror@plt+0x3bd8>  // b.none
  405554:	cmp	x20, #0x0
  405558:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  40555c:	b.eq	4054fc <ferror@plt+0x3b4c>  // b.none
  405560:	cmp	x21, x0
  405564:	b.ne	4054fc <ferror@plt+0x3b4c>  // b.any
  405568:	mov	x2, x21
  40556c:	mov	x1, x19
  405570:	mov	x0, x20
  405574:	bl	401710 <strncmp@plt>
  405578:	cbnz	w0, 4054fc <ferror@plt+0x3b4c>
  40557c:	add	x0, x20, x21
  405580:	add	x19, x19, x21
  405584:	b	4054f0 <ferror@plt+0x3b40>
  405588:	mov	w0, #0x1                   	// #1
  40558c:	ldp	x19, x20, [sp, #16]
  405590:	ldp	x21, x22, [sp, #32]
  405594:	ldr	x23, [sp, #48]
  405598:	ldp	x29, x30, [sp], #80
  40559c:	ret
  4055a0:	stp	x29, x30, [sp, #-64]!
  4055a4:	mov	x29, sp
  4055a8:	stp	x19, x20, [sp, #16]
  4055ac:	stp	x21, x22, [sp, #32]
  4055b0:	mov	x21, x1
  4055b4:	orr	x1, x0, x1
  4055b8:	stp	x23, x24, [sp, #48]
  4055bc:	cbnz	x1, 4055dc <ferror@plt+0x3c2c>
  4055c0:	adrp	x0, 405000 <ferror@plt+0x3650>
  4055c4:	add	x0, x0, #0xdc3
  4055c8:	ldp	x19, x20, [sp, #16]
  4055cc:	ldp	x21, x22, [sp, #32]
  4055d0:	ldp	x23, x24, [sp, #48]
  4055d4:	ldp	x29, x30, [sp], #64
  4055d8:	b	4017a0 <strdup@plt>
  4055dc:	mov	x23, x0
  4055e0:	mov	x22, x2
  4055e4:	cbnz	x0, 405604 <ferror@plt+0x3c54>
  4055e8:	mov	x0, x21
  4055ec:	mov	x1, x2
  4055f0:	ldp	x19, x20, [sp, #16]
  4055f4:	ldp	x21, x22, [sp, #32]
  4055f8:	ldp	x23, x24, [sp, #48]
  4055fc:	ldp	x29, x30, [sp], #64
  405600:	b	4018b0 <strndup@plt>
  405604:	cbz	x21, 4055c8 <ferror@plt+0x3c18>
  405608:	bl	401600 <strlen@plt>
  40560c:	mov	x20, x0
  405610:	mvn	x0, x0
  405614:	cmp	x22, x0
  405618:	b.hi	405668 <ferror@plt+0x3cb8>  // b.pmore
  40561c:	add	x24, x22, x20
  405620:	add	x0, x24, #0x1
  405624:	bl	4016f0 <malloc@plt>
  405628:	mov	x19, x0
  40562c:	cbz	x0, 405650 <ferror@plt+0x3ca0>
  405630:	mov	x2, x20
  405634:	mov	x1, x23
  405638:	bl	4015c0 <memcpy@plt>
  40563c:	mov	x2, x22
  405640:	mov	x1, x21
  405644:	add	x0, x19, x20
  405648:	bl	4015c0 <memcpy@plt>
  40564c:	strb	wzr, [x19, x24]
  405650:	mov	x0, x19
  405654:	ldp	x19, x20, [sp, #16]
  405658:	ldp	x21, x22, [sp, #32]
  40565c:	ldp	x23, x24, [sp, #48]
  405660:	ldp	x29, x30, [sp], #64
  405664:	ret
  405668:	mov	x19, #0x0                   	// #0
  40566c:	b	405650 <ferror@plt+0x3ca0>
  405670:	stp	x29, x30, [sp, #-32]!
  405674:	mov	x29, sp
  405678:	stp	x19, x20, [sp, #16]
  40567c:	mov	x20, x0
  405680:	mov	x19, x1
  405684:	cbz	x1, 4056a8 <ferror@plt+0x3cf8>
  405688:	mov	x0, x1
  40568c:	bl	401600 <strlen@plt>
  405690:	mov	x2, x0
  405694:	mov	x1, x19
  405698:	mov	x0, x20
  40569c:	ldp	x19, x20, [sp, #16]
  4056a0:	ldp	x29, x30, [sp], #32
  4056a4:	b	4055a0 <ferror@plt+0x3bf0>
  4056a8:	mov	x2, #0x0                   	// #0
  4056ac:	b	405694 <ferror@plt+0x3ce4>
  4056b0:	stp	x29, x30, [sp, #-288]!
  4056b4:	mov	x29, sp
  4056b8:	str	x19, [sp, #16]
  4056bc:	mov	x19, x0
  4056c0:	add	x0, sp, #0x120
  4056c4:	stp	x0, x0, [sp, #80]
  4056c8:	add	x0, sp, #0xf0
  4056cc:	str	x0, [sp, #96]
  4056d0:	mov	w0, #0xffffffd0            	// #-48
  4056d4:	str	w0, [sp, #104]
  4056d8:	mov	w0, #0xffffff80            	// #-128
  4056dc:	str	w0, [sp, #108]
  4056e0:	add	x0, sp, #0x48
  4056e4:	stp	x2, x3, [sp, #240]
  4056e8:	ldp	x2, x3, [sp, #80]
  4056ec:	stp	x2, x3, [sp, #32]
  4056f0:	ldp	x2, x3, [sp, #96]
  4056f4:	stp	x2, x3, [sp, #48]
  4056f8:	add	x2, sp, #0x20
  4056fc:	str	q0, [sp, #112]
  405700:	str	q1, [sp, #128]
  405704:	str	q2, [sp, #144]
  405708:	str	q3, [sp, #160]
  40570c:	str	q4, [sp, #176]
  405710:	str	q5, [sp, #192]
  405714:	str	q6, [sp, #208]
  405718:	str	q7, [sp, #224]
  40571c:	stp	x4, x5, [sp, #256]
  405720:	stp	x6, x7, [sp, #272]
  405724:	bl	4018a0 <vasprintf@plt>
  405728:	tbnz	w0, #31, 405758 <ferror@plt+0x3da8>
  40572c:	ldr	x1, [sp, #72]
  405730:	sxtw	x2, w0
  405734:	mov	x0, x19
  405738:	bl	4055a0 <ferror@plt+0x3bf0>
  40573c:	mov	x19, x0
  405740:	ldr	x0, [sp, #72]
  405744:	bl	401880 <free@plt>
  405748:	mov	x0, x19
  40574c:	ldr	x19, [sp, #16]
  405750:	ldp	x29, x30, [sp], #288
  405754:	ret
  405758:	mov	x19, #0x0                   	// #0
  40575c:	b	405748 <ferror@plt+0x3d98>
  405760:	stp	x29, x30, [sp, #-80]!
  405764:	mov	x29, sp
  405768:	stp	x23, x24, [sp, #48]
  40576c:	ldr	x23, [x0]
  405770:	stp	x19, x20, [sp, #16]
  405774:	mov	x20, x0
  405778:	stp	x21, x22, [sp, #32]
  40577c:	ldrsb	w0, [x23]
  405780:	cbz	w0, 4057ac <ferror@plt+0x3dfc>
  405784:	mov	x0, x23
  405788:	mov	x22, x1
  40578c:	mov	x21, x2
  405790:	mov	w24, w3
  405794:	mov	x1, x2
  405798:	bl	4018c0 <strspn@plt>
  40579c:	add	x19, x23, x0
  4057a0:	ldrsb	w23, [x23, x0]
  4057a4:	cbnz	w23, 4057b4 <ferror@plt+0x3e04>
  4057a8:	str	x19, [x20]
  4057ac:	mov	x19, #0x0                   	// #0
  4057b0:	b	405820 <ferror@plt+0x3e70>
  4057b4:	cbz	w24, 405868 <ferror@plt+0x3eb8>
  4057b8:	adrp	x0, 406000 <ferror@plt+0x4650>
  4057bc:	mov	w1, w23
  4057c0:	add	x0, x0, #0x273
  4057c4:	bl	4018d0 <strchr@plt>
  4057c8:	cbz	x0, 405838 <ferror@plt+0x3e88>
  4057cc:	add	x1, sp, #0x48
  4057d0:	add	x24, x19, #0x1
  4057d4:	mov	x0, x24
  4057d8:	strb	w23, [sp, #72]
  4057dc:	strb	wzr, [sp, #73]
  4057e0:	bl	4041ac <ferror@plt+0x27fc>
  4057e4:	add	x1, x19, x0
  4057e8:	str	x0, [x22]
  4057ec:	ldrsb	w1, [x1, #1]
  4057f0:	cbz	w1, 4057a8 <ferror@plt+0x3df8>
  4057f4:	cmp	w23, w1
  4057f8:	b.ne	4057a8 <ferror@plt+0x3df8>  // b.any
  4057fc:	add	x0, x0, #0x2
  405800:	add	x22, x19, x0
  405804:	ldrsb	w1, [x19, x0]
  405808:	cbz	w1, 405818 <ferror@plt+0x3e68>
  40580c:	mov	x0, x21
  405810:	bl	4018d0 <strchr@plt>
  405814:	cbz	x0, 4057a8 <ferror@plt+0x3df8>
  405818:	mov	x19, x24
  40581c:	str	x22, [x20]
  405820:	mov	x0, x19
  405824:	ldp	x19, x20, [sp, #16]
  405828:	ldp	x21, x22, [sp, #32]
  40582c:	ldp	x23, x24, [sp, #48]
  405830:	ldp	x29, x30, [sp], #80
  405834:	ret
  405838:	mov	x1, x21
  40583c:	mov	x0, x19
  405840:	bl	4041ac <ferror@plt+0x27fc>
  405844:	str	x0, [x22]
  405848:	add	x22, x19, x0
  40584c:	ldrsb	w1, [x19, x0]
  405850:	cbz	w1, 405860 <ferror@plt+0x3eb0>
  405854:	mov	x0, x21
  405858:	bl	4018d0 <strchr@plt>
  40585c:	cbz	x0, 4057a8 <ferror@plt+0x3df8>
  405860:	str	x22, [x20]
  405864:	b	405820 <ferror@plt+0x3e70>
  405868:	mov	x1, x21
  40586c:	mov	x0, x19
  405870:	bl	401940 <strcspn@plt>
  405874:	str	x0, [x22]
  405878:	add	x0, x19, x0
  40587c:	str	x0, [x20]
  405880:	b	405820 <ferror@plt+0x3e70>
  405884:	stp	x29, x30, [sp, #-32]!
  405888:	mov	x29, sp
  40588c:	str	x19, [sp, #16]
  405890:	mov	x19, x0
  405894:	mov	x0, x19
  405898:	bl	401740 <fgetc@plt>
  40589c:	cmn	w0, #0x1
  4058a0:	b.eq	4058bc <ferror@plt+0x3f0c>  // b.none
  4058a4:	cmp	w0, #0xa
  4058a8:	b.ne	405894 <ferror@plt+0x3ee4>  // b.any
  4058ac:	mov	w0, #0x0                   	// #0
  4058b0:	ldr	x19, [sp, #16]
  4058b4:	ldp	x29, x30, [sp], #32
  4058b8:	ret
  4058bc:	mov	w0, #0x1                   	// #1
  4058c0:	b	4058b0 <ferror@plt+0x3f00>
  4058c4:	nop
  4058c8:	stp	x29, x30, [sp, #-64]!
  4058cc:	mov	x29, sp
  4058d0:	stp	x19, x20, [sp, #16]
  4058d4:	adrp	x20, 417000 <ferror@plt+0x15650>
  4058d8:	add	x20, x20, #0xde0
  4058dc:	stp	x21, x22, [sp, #32]
  4058e0:	adrp	x21, 417000 <ferror@plt+0x15650>
  4058e4:	add	x21, x21, #0xdd8
  4058e8:	sub	x20, x20, x21
  4058ec:	mov	w22, w0
  4058f0:	stp	x23, x24, [sp, #48]
  4058f4:	mov	x23, x1
  4058f8:	mov	x24, x2
  4058fc:	bl	401588 <memcpy@plt-0x38>
  405900:	cmp	xzr, x20, asr #3
  405904:	b.eq	405930 <ferror@plt+0x3f80>  // b.none
  405908:	asr	x20, x20, #3
  40590c:	mov	x19, #0x0                   	// #0
  405910:	ldr	x3, [x21, x19, lsl #3]
  405914:	mov	x2, x24
  405918:	add	x19, x19, #0x1
  40591c:	mov	x1, x23
  405920:	mov	w0, w22
  405924:	blr	x3
  405928:	cmp	x20, x19
  40592c:	b.ne	405910 <ferror@plt+0x3f60>  // b.any
  405930:	ldp	x19, x20, [sp, #16]
  405934:	ldp	x21, x22, [sp, #32]
  405938:	ldp	x23, x24, [sp, #48]
  40593c:	ldp	x29, x30, [sp], #64
  405940:	ret
  405944:	nop
  405948:	ret
  40594c:	nop
  405950:	adrp	x2, 418000 <ferror@plt+0x16650>
  405954:	mov	x1, #0x0                   	// #0
  405958:	ldr	x2, [x2, #520]
  40595c:	b	401680 <__cxa_atexit@plt>
  405960:	mov	x2, x1
  405964:	mov	x1, x0
  405968:	mov	w0, #0x0                   	// #0
  40596c:	b	401970 <__xstat@plt>
  405970:	mov	x2, x1
  405974:	mov	x1, x0
  405978:	mov	w0, #0x0                   	// #0
  40597c:	b	401900 <__lxstat@plt>

Disassembly of section .fini:

0000000000405980 <.fini>:
  405980:	stp	x29, x30, [sp, #-16]!
  405984:	mov	x29, sp
  405988:	ldp	x29, x30, [sp], #16
  40598c:	ret
