// Seed: 3491696300
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_4(
      .id_0(1'd0), .id_1(1), .id_2(id_5)
  );
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output logic id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wor id_5
);
  assign id_2 = 1;
  supply1 id_7;
  assign id_7 = id_5 >= id_3;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  wire id_8;
  wire id_9;
  always_comb @(*) disable id_10;
  wire id_11;
  reg id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  always disable id_23;
  always
    for (id_7 = 1; 1; id_12 = id_16) begin : LABEL_0
      id_2 <= #1 id_12;
    end
endmodule
