

================================================================
== Vivado HLS Report for 'read_from_ddr_1_Loop'
================================================================
* Date:           Wed Aug 14 15:39:39 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        MLP
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1002|  1002|  1002|  1002|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1000|  1000|         2|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     37|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|      27|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      27|    109|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_72_p2                      |     +    |      0|  0|  14|          10|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_66_p2                 |   icmp   |      0|  0|  13|          10|           6|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  37|          26|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_58_p4  |   9|          2|   10|         20|
    |i_reg_54                   |   9|          2|   10|         20|
    |input_r_blk_n              |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  72|         15|   24|         51|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_reg_83          |   1|   0|    1|          0|
    |i_1_reg_87               |  10|   0|   10|          0|
    |i_reg_54                 |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | read_from_ddr.1_Loop | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | read_from_ddr.1_Loop | return value |
|ap_start           |  in |    1| ap_ctrl_hs | read_from_ddr.1_Loop | return value |
|ap_done            | out |    1| ap_ctrl_hs | read_from_ddr.1_Loop | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | read_from_ddr.1_Loop | return value |
|ap_idle            | out |    1| ap_ctrl_hs | read_from_ddr.1_Loop | return value |
|ap_ready           | out |    1| ap_ctrl_hs | read_from_ddr.1_Loop | return value |
|input_r_dout       |  in |    8|   ap_fifo  |        input_r       |    pointer   |
|input_r_empty_n    |  in |    1|   ap_fifo  |        input_r       |    pointer   |
|input_r_read       | out |    1|   ap_fifo  |        input_r       |    pointer   |
|buffer_r_address0  | out |   10|  ap_memory |       buffer_r       |     array    |
|buffer_r_ce0       | out |    1|  ap_memory |       buffer_r       |     array    |
|buffer_r_we0       | out |    1|  ap_memory |       buffer_r       |     array    |
|buffer_r_d0        | out |    8|  ap_memory |       buffer_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

