LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY reg8 IS
    PORT(
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        Reg_Write : IN STD_LOGIC;
        D : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
        Q : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
    );
END reg8;

ARCHITECTURE behavior OF reg8 IS
BEGIN
    PROCESS(clk, reset)
    BEGIN
        IF reset = '1' THEN
            Q <= (OTHERS => '0');
        ELSIF rising_edge(clk) THEN
            IF Reg_Write = '1' THEN
                Q <= D;
            END IF;
        END IF;
    END PROCESS;
END behavior;
