[connectivity]
sp=us_mk2048_accel_1.diff_write_pipe0:DDR[0]
sp=us_mk2048_accel_1.oc_load_in03_read_pipe0:DDR[1]
