// Seed: 529385602
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  assign module_1.id_8 = 0;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_16;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output supply1 id_2
    , id_13,
    output wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output wand id_8,
    input uwire id_9,
    output wor id_10,
    input uwire id_11
);
  wire id_14;
  xor primCall (id_2, id_13, id_9, id_4, id_6, id_7, id_14, id_1, id_5);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_13
  );
  wire [-1 : -1] id_15;
endmodule
