// Seed: 1155589760
module module_0;
  wire id_1, id_2;
  assign {id_2} = -1;
  assign module_2.id_4 = 0;
  tri id_3 = id_2;
  assign id_2 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input wire id_2,
    input uwire id_3
);
  wire id_5;
  always id_1 <= ~id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  logic [7:0] id_6, id_7;
  wire id_8;
  always id_1 = -1'b0 - id_6[1'b0];
  assign id_7 = !1;
  assign id_1 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_4, id_5;
  module_0 modCall_1 ();
  assign id_3 = -1 % id_3;
  assign id_4 = id_3;
  always id_3 <= -1;
  reg id_6 = id_4;
  assign id_2 = 1;
endmodule
