<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="in_channels_ch1" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" LoopName="RGB2YUV_LOOP_Y" ParentFunc="rgb2yuv" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81:6" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="in_channels_ch2" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" LoopName="RGB2YUV_LOOP_Y" ParentFunc="rgb2yuv" Length="variable" Direction="read" AccessID="scevgep9seq" OrigID="for.inc.load.8" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="in_channels_ch3" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" LoopName="RGB2YUV_LOOP_Y" ParentFunc="rgb2yuv" Length="variable" Direction="read" AccessID="scevgep10seq" OrigID="for.inc.load.12" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76:4" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="in_channels_ch1" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76:4" LoopName="RGB2YUV_LOOP_X" ParentFunc="rgb2yuv" OrigID="scevgepseq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76:4" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="in_channels_ch2" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76:4" LoopName="RGB2YUV_LOOP_X" ParentFunc="rgb2yuv" OrigID="scevgep9seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76:4" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="in_channels_ch3" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76:4" LoopName="RGB2YUV_LOOP_X" ParentFunc="rgb2yuv" OrigID="scevgep10seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="out_channels_ch1" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" LoopName="YUV2RGB_LOOP_Y" ParentFunc="yuv2rgb" Length="variable" Direction="write" AccessID="scevgepseq" OrigID="for.body10.store.58" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="out_channels_ch2" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" LoopName="YUV2RGB_LOOP_Y" ParentFunc="yuv2rgb" Length="variable" Direction="write" AccessID="scevgep11seq" OrigID="for.body10.store.61" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="out_channels_ch3" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" LoopName="YUV2RGB_LOOP_Y" ParentFunc="yuv2rgb" Length="variable" Direction="write" AccessID="scevgep12seq" OrigID="for.body10.store.64" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116:4" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="out_channels_ch1" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116:4" LoopName="YUV2RGB_LOOP_X" ParentFunc="yuv2rgb" OrigID="scevgepseq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116:4" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="out_channels_ch2" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116:4" LoopName="YUV2RGB_LOOP_X" ParentFunc="yuv2rgb" OrigID="scevgep11seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116:4" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="out_channels_ch3" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116:4" LoopName="YUV2RGB_LOOP_X" ParentFunc="yuv2rgb" OrigID="scevgep12seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="in_channels_ch1" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" LoopName="RGB2YUV_LOOP_Y" ParentFunc="rgb2yuv" OrigID="scevgepseq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="in_channels_ch2" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" LoopName="RGB2YUV_LOOP_Y" ParentFunc="rgb2yuv" OrigID="scevgep9seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="in_channels_ch3" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" LoopName="RGB2YUV_LOOP_Y" ParentFunc="rgb2yuv" OrigID="scevgep10seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="out_channels_ch1" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" LoopName="YUV2RGB_LOOP_Y" ParentFunc="yuv2rgb" OrigID="scevgepseq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="out_channels_ch2" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" LoopName="YUV2RGB_LOOP_Y" ParentFunc="yuv2rgb" OrigID="scevgep11seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="out_channels_ch3" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" LoopName="YUV2RGB_LOOP_Y" ParentFunc="yuv2rgb" OrigID="scevgep12seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7" OrigDirection="write"/>
</VitisHLS:BurstInfo>

