INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marco Milanesi/OneDrive/Documenti/Laboratori Merced/Symmetric_FIR_filter/hdl_prj/vivado_prj/symmetric_fir_vivado.srcs/sim_1/imports/sfir_fixed/symmetric_fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symmetric_fir_tb
