

================================================================
== Vitis HLS Report for 'kernel_2mm'
================================================================
* Date:           Thu Dec 12 14:59:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_2mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  104474473|  104474473|  0.418 sec|  0.418 sec|  104474474|  104474474|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_2mm_Pipeline_L2_fu_695            |kernel_2mm_Pipeline_L2            |    18905|    18905|  75.620 us|  75.620 us|  18905|  18905|       no|
        |grp_kernel_2mm_Pipeline_L21_fu_708           |kernel_2mm_Pipeline_L21           |    19955|    19955|  79.820 us|  79.820 us|  19955|  19955|       no|
        |grp_kernel_2mm_Pipeline_merlinL14_L2_fu_727  |kernel_2mm_Pipeline_merlinL14_L2  |     1217|     1217|   4.868 us|   4.868 us|   1217|   1217|       no|
        |grp_kernel_2mm_Pipeline_merlinL8_L3_fu_736   |kernel_2mm_Pipeline_merlinL8_L3   |     1214|     1214|   4.856 us|   4.856 us|   1214|   1214|       no|
        |grp_kernel_2mm_Pipeline_merlinL10_fu_745     |kernel_2mm_Pipeline_merlinL10     |     1481|     1481|   5.924 us|   5.924 us|   1481|   1481|       no|
        |grp_kernel_2mm_Pipeline_L22_fu_773           |kernel_2mm_Pipeline_L22           |    17105|    17105|  68.420 us|  68.420 us|  17105|  17105|       no|
        |grp_kernel_2mm_Pipeline_L23_fu_790           |kernel_2mm_Pipeline_L23           |    20905|    20905|  83.620 us|  83.620 us|  20905|  20905|       no|
        |grp_kernel_2mm_Pipeline_merlinL6_L2_fu_817   |kernel_2mm_Pipeline_merlinL6_L2   |     1324|     1324|   5.296 us|   5.296 us|   1324|   1324|       no|
        |grp_kernel_2mm_Pipeline_merlinL2_fu_826      |kernel_2mm_Pipeline_merlinL2      |     1338|     1338|   5.352 us|   5.352 us|   1338|   1338|       no|
        |grp_kernel_2mm_Pipeline_merlinL0_L3_fu_866   |kernel_2mm_Pipeline_merlinL0_L3   |     1326|     1326|   5.304 us|   5.304 us|   1326|   1326|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                  |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- merlinL15                       |  50891925|  50891925|   3392795|          -|          -|    15|        no|
        | + merlinL13_merlinL12_merlinL11  |   3390360|   3390360|      1487|          -|          -|  2280|        no|
        |- merlinL7                        |  53541540|  53541540|   3569436|          -|          -|    15|        no|
        | + merlinL5_merlinL4_merlinL3     |   3566640|   3566640|      1351|          -|          -|  2640|        no|
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      718|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       64|    15|    16800|    18398|    0|
|Memory               |      112|     -|        0|        0|   42|
|Multiplexer          |        -|     -|        -|     4428|    -|
|Register             |        -|     -|     1332|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      176|    17|    18132|    23544|   42|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       12|    ~0|        2|        5|   13|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        4|    ~0|       ~0|        1|    4|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                   Instance                  |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                              |control_s_axi                        |        0|   0|   462|   808|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U157          |fadd_32ns_32ns_32_7_full_dsp_1       |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U152           |fmul_32ns_32ns_32_4_max_dsp_1        |        0|   3|   143|    78|    0|
    |grp_kernel_2mm_Pipeline_L2_fu_695            |kernel_2mm_Pipeline_L2               |        0|   1|   874|   698|    0|
    |grp_kernel_2mm_Pipeline_L21_fu_708           |kernel_2mm_Pipeline_L21              |        0|   1|   678|   898|    0|
    |grp_kernel_2mm_Pipeline_L22_fu_773           |kernel_2mm_Pipeline_L22              |        0|   1|   869|   686|    0|
    |grp_kernel_2mm_Pipeline_L23_fu_790           |kernel_2mm_Pipeline_L23              |        0|   1|   935|   907|    0|
    |grp_kernel_2mm_Pipeline_merlinL0_L3_fu_866   |kernel_2mm_Pipeline_merlinL0_L3      |        0|   1|   494|   890|    0|
    |grp_kernel_2mm_Pipeline_merlinL10_fu_745     |kernel_2mm_Pipeline_merlinL10        |        0|   0|   714|   731|    0|
    |grp_kernel_2mm_Pipeline_merlinL14_L2_fu_727  |kernel_2mm_Pipeline_merlinL14_L2     |        0|   2|   792|  1658|    0|
    |grp_kernel_2mm_Pipeline_merlinL2_fu_826      |kernel_2mm_Pipeline_merlinL2         |        0|   0|  1092|  1016|    0|
    |grp_kernel_2mm_Pipeline_merlinL6_L2_fu_817   |kernel_2mm_Pipeline_merlinL6_L2      |        0|   1|   502|   718|    0|
    |grp_kernel_2mm_Pipeline_merlinL8_L3_fu_736   |kernel_2mm_Pipeline_merlinL8_L3      |        0|   2|   676|  1822|    0|
    |merlin_gmem_kernel_2mm_64_0_m_axi_U          |merlin_gmem_kernel_2mm_64_0_m_axi    |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_2mm_64_1_m_axi_U          |merlin_gmem_kernel_2mm_64_1_m_axi    |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_2mm_64_2_m_axi_U          |merlin_gmem_kernel_2mm_64_2_m_axi    |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_2mm_64_D_m_axi_U          |merlin_gmem_kernel_2mm_64_D_m_axi    |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_2mm_64_tmp_m_axi_U        |merlin_gmem_kernel_2mm_64_tmp_m_axi  |       16|   0|  1963|  1644|    0|
    |mul_10s_6ns_12_1_1_U154                      |mul_10s_6ns_12_1_1                   |        0|   0|     0|    62|    0|
    |mul_10s_7ns_13_1_1_U153                      |mul_10s_7ns_13_1_1                   |        0|   0|     0|    62|    0|
    +---------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                        |                                     |       64|  15| 16800| 18398|    0|
    +---------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_4ns_5ns_5ns_9_4_1_U155  |mac_muladd_4ns_5ns_5ns_9_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_5ns_5ns_9_4_1_U156  |mac_muladd_4ns_5ns_5ns_9_4_1  |  i0 * i1 + i2|
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    +-------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_12_0_buf_U       |A_12_0_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  6300|   32|     1|       201600|
    |A_12_0_buf_6_U     |A_12_0_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  6300|   32|     1|       201600|
    |A_12_0_buf_7_U     |A_12_0_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  6300|   32|     1|       201600|
    |A_12_0_buf_8_U     |A_12_0_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  6300|   32|     1|       201600|
    |A_12_0_buf_9_U     |A_12_0_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  6300|   32|     1|       201600|
    |A_12_0_buf_10_U    |A_12_0_buf_RAM_AUTO_1R1W    |       16|  0|   0|    0|  6300|   32|     1|       201600|
    |B_12_0_buf_U       |B_12_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  3325|   32|     1|       106400|
    |B_12_0_buf_12_U    |B_12_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  3325|   32|     1|       106400|
    |B_12_0_buf_13_U    |B_12_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  3325|   32|     1|       106400|
    |B_12_0_buf_14_U    |B_12_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  3325|   32|     1|       106400|
    |B_12_0_buf_15_U    |B_12_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  3325|   32|     1|       106400|
    |B_12_0_buf_16_U    |B_12_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  3325|   32|     1|       106400|
    |B_12_0_buf_17_U    |B_12_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  3325|   32|     1|       106400|
    |B_12_0_buf_18_U    |B_12_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  3325|   32|     1|       106400|
    |B_12_0_buf_19_U    |B_12_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  3325|   32|     1|       106400|
    |B_12_0_buf_20_U    |B_12_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  3325|   32|     1|       106400|
    |B_12_0_buf_21_U    |B_12_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  3325|   32|     1|       106400|
    |B_12_0_buf_22_U    |B_12_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  3325|   32|     1|       106400|
    |C_13_0_buf_U       |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_20_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_21_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_22_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_23_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_24_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_25_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_26_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_27_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_28_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_29_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_30_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_31_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_32_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_33_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_34_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_35_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_36_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_37_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |C_13_0_buf_38_U    |C_13_0_buf_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2090|   32|     1|        66880|
    |D_buf_U            |D_buf_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1320|   32|     1|        42240|
    |D_buf_1_U          |D_buf_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1320|   32|     1|        42240|
    |tmp_13_0_buf_U     |tmp_13_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |tmp_13_0_buf_10_U  |tmp_13_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |tmp_13_0_buf_11_U  |tmp_13_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |tmp_13_0_buf_12_U  |tmp_13_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |tmp_13_0_buf_13_U  |tmp_13_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |tmp_13_0_buf_14_U  |tmp_13_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |tmp_13_0_buf_15_U  |tmp_13_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |tmp_13_0_buf_16_U  |tmp_13_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |tmp_13_0_buf_17_U  |tmp_13_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |tmp_13_0_buf_18_U  |tmp_13_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |tmp_buf_U          |tmp_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1140|   32|     1|        36480|
    |tmp_buf_1_U        |tmp_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1140|   32|     1|        36480|
    +-------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                            |      112|  0|   0|   42|158620| 1664|    52|      5075840|
    +-------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln125_1_fu_935_p2              |         +|   0|  0|  25|          18|          14|
    |add_ln125_fu_947_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln129_fu_957_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln140_1_fu_1029_p2             |         +|   0|  0|  19|          12|           1|
    |add_ln140_fu_1035_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln146_1_fu_1197_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln146_fu_1109_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln151_fu_1192_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln156_1_fu_1149_p2             |         +|   0|  0|  17|          11|          11|
    |add_ln156_2_fu_1175_p2             |         +|   0|  0|  17|          11|          11|
    |add_ln177_fu_1063_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln198_1_fu_1236_p2             |         +|   0|  0|  25|          18|          14|
    |add_ln198_fu_1248_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln202_fu_1258_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln213_1_fu_1321_p2             |         +|   0|  0|  19|          12|           1|
    |add_ln213_fu_1327_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln219_1_fu_1494_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln219_fu_1392_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln224_fu_1489_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln229_1_fu_1432_p2             |         +|   0|  0|  17|          11|          11|
    |add_ln229_2_fu_1456_p2             |         +|   0|  0|  17|          11|          11|
    |add_ln250_fu_1355_p2               |         +|   0|  0|  17|          10|          10|
    |sub_ln177_fu_1013_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln250_fu_1305_p2               |         -|   0|  0|  16|           9|           9|
    |and_ln140_fu_1103_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln213_fu_1386_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln125_fu_941_p2               |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln140_fu_1023_p2              |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln146_fu_1041_p2              |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln151_fu_1097_p2              |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln198_fu_1242_p2              |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln213_fu_1315_p2              |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln219_fu_1333_p2              |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln224_fu_1380_p2              |      icmp|   0|  0|  12|           4|           4|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state156_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state84_io                |        or|   0|  0|   2|           1|           1|
    |or_ln146_fu_1127_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln219_fu_1410_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln140_1_fu_1047_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln140_fu_1076_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln146_1_fu_1115_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln146_2_fu_1203_p3          |    select|   0|  0|   9|           1|           1|
    |select_ln146_fu_1131_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln213_1_fu_1339_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln213_fu_1368_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln219_1_fu_1398_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln219_2_fu_1500_p3          |    select|   0|  0|   9|           1|           1|
    |select_ln219_fu_1414_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln229_fu_1468_p3            |    select|   0|  0|  32|           1|          32|
    |xor_ln140_fu_1092_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln213_fu_1375_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 718|         402|         371|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |A_12_0_buf_10_address0                  |    14|          3|   13|         39|
    |A_12_0_buf_10_ce0                       |    14|          3|    1|          3|
    |A_12_0_buf_10_we0                       |     9|          2|    1|          2|
    |A_12_0_buf_6_address0                   |    14|          3|   13|         39|
    |A_12_0_buf_6_ce0                        |    14|          3|    1|          3|
    |A_12_0_buf_6_we0                        |     9|          2|    1|          2|
    |A_12_0_buf_7_address0                   |    14|          3|   13|         39|
    |A_12_0_buf_7_ce0                        |    14|          3|    1|          3|
    |A_12_0_buf_7_we0                        |     9|          2|    1|          2|
    |A_12_0_buf_8_address0                   |    14|          3|   13|         39|
    |A_12_0_buf_8_ce0                        |    14|          3|    1|          3|
    |A_12_0_buf_8_we0                        |     9|          2|    1|          2|
    |A_12_0_buf_9_address0                   |    14|          3|   13|         39|
    |A_12_0_buf_9_ce0                        |    14|          3|    1|          3|
    |A_12_0_buf_9_we0                        |     9|          2|    1|          2|
    |A_12_0_buf_address0                     |    14|          3|   13|         39|
    |A_12_0_buf_ce0                          |    14|          3|    1|          3|
    |A_12_0_buf_we0                          |     9|          2|    1|          2|
    |B_12_0_buf_12_address0                  |    14|          3|   12|         36|
    |B_12_0_buf_12_ce0                       |    14|          3|    1|          3|
    |B_12_0_buf_12_we0                       |     9|          2|    1|          2|
    |B_12_0_buf_13_address0                  |    14|          3|   12|         36|
    |B_12_0_buf_13_ce0                       |    14|          3|    1|          3|
    |B_12_0_buf_13_we0                       |     9|          2|    1|          2|
    |B_12_0_buf_14_address0                  |    14|          3|   12|         36|
    |B_12_0_buf_14_ce0                       |    14|          3|    1|          3|
    |B_12_0_buf_14_we0                       |     9|          2|    1|          2|
    |B_12_0_buf_15_address0                  |    14|          3|   12|         36|
    |B_12_0_buf_15_ce0                       |    14|          3|    1|          3|
    |B_12_0_buf_15_we0                       |     9|          2|    1|          2|
    |B_12_0_buf_16_address0                  |    14|          3|   12|         36|
    |B_12_0_buf_16_ce0                       |    14|          3|    1|          3|
    |B_12_0_buf_16_we0                       |     9|          2|    1|          2|
    |B_12_0_buf_17_address0                  |    14|          3|   12|         36|
    |B_12_0_buf_17_ce0                       |    14|          3|    1|          3|
    |B_12_0_buf_17_we0                       |     9|          2|    1|          2|
    |B_12_0_buf_18_address0                  |    14|          3|   12|         36|
    |B_12_0_buf_18_ce0                       |    14|          3|    1|          3|
    |B_12_0_buf_18_we0                       |     9|          2|    1|          2|
    |B_12_0_buf_19_address0                  |    14|          3|   12|         36|
    |B_12_0_buf_19_ce0                       |    14|          3|    1|          3|
    |B_12_0_buf_19_we0                       |     9|          2|    1|          2|
    |B_12_0_buf_20_address0                  |    14|          3|   12|         36|
    |B_12_0_buf_20_ce0                       |    14|          3|    1|          3|
    |B_12_0_buf_20_we0                       |     9|          2|    1|          2|
    |B_12_0_buf_21_address0                  |    14|          3|   12|         36|
    |B_12_0_buf_21_ce0                       |    14|          3|    1|          3|
    |B_12_0_buf_21_we0                       |     9|          2|    1|          2|
    |B_12_0_buf_22_address0                  |    14|          3|   12|         36|
    |B_12_0_buf_22_ce0                       |    14|          3|    1|          3|
    |B_12_0_buf_22_we0                       |     9|          2|    1|          2|
    |B_12_0_buf_address0                     |    14|          3|   12|         36|
    |B_12_0_buf_ce0                          |    14|          3|    1|          3|
    |B_12_0_buf_we0                          |     9|          2|    1|          2|
    |C_13_0_buf_20_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_20_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_20_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_21_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_21_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_21_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_22_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_22_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_22_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_23_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_23_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_23_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_24_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_24_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_24_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_25_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_25_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_25_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_26_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_26_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_26_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_27_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_27_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_27_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_28_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_28_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_28_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_29_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_29_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_29_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_30_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_30_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_30_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_31_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_31_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_31_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_32_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_32_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_32_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_33_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_33_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_33_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_34_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_34_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_34_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_35_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_35_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_35_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_36_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_36_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_36_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_37_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_37_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_37_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_38_address0                  |    14|          3|   12|         36|
    |C_13_0_buf_38_ce0                       |    14|          3|    1|          3|
    |C_13_0_buf_38_we0                       |     9|          2|    1|          2|
    |C_13_0_buf_address0                     |    14|          3|   12|         36|
    |C_13_0_buf_ce0                          |    14|          3|    1|          3|
    |C_13_0_buf_we0                          |     9|          2|    1|          2|
    |D_buf_1_address0                        |    26|          5|   11|         55|
    |D_buf_1_ce0                             |    20|          4|    1|          4|
    |D_buf_1_d0                              |    20|          4|   32|        128|
    |D_buf_1_we0                             |    14|          3|    1|          3|
    |D_buf_address0                          |    26|          5|   11|         55|
    |D_buf_ce0                               |    20|          4|    1|          4|
    |D_buf_d0                                |    20|          4|   32|        128|
    |D_buf_we0                               |    14|          3|    1|          3|
    |ap_NS_fsm                               |  1668|        315|    1|        315|
    |ap_done                                 |     9|          2|    1|          2|
    |grp_fu_1884_ce                          |    14|          3|    1|          3|
    |grp_fu_1884_p0                          |    14|          3|   32|         96|
    |grp_fu_1884_p1                          |    14|          3|   32|         96|
    |grp_fu_875_ce                           |    14|          3|    1|          3|
    |grp_fu_875_p0                           |    20|          4|   32|        128|
    |grp_fu_875_p1                           |    20|          4|   32|        128|
    |i_2_fu_222                              |     9|          2|    4|          8|
    |i_9_fu_446                              |     9|          2|    4|          8|
    |i_sub_0_reg_590                         |     9|          2|    4|          8|
    |i_sub_reg_648                           |     9|          2|    4|          8|
    |indvar_flatten20_reg_579                |     9|          2|   12|         24|
    |indvar_flatten41_reg_659                |     9|          2|    9|         18|
    |indvar_flatten54_reg_637                |     9|          2|   12|         24|
    |indvar_flatten7_reg_601                 |     9|          2|    9|         18|
    |j_1_reg_671                             |     9|          2|    5|         10|
    |j_reg_613                               |     9|          2|    5|         10|
    |j_sub_0_reg_625                         |     9|          2|    4|          8|
    |j_sub_reg_683                           |     9|          2|    4|          8|
    |merlin_gmem_kernel_2mm_64_0_ARADDR      |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_64_0_ARLEN       |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_64_0_ARVALID     |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_0_RREADY      |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_0_blk_n_AR    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_1_ARADDR      |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_64_1_ARLEN       |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_64_1_ARVALID     |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_1_RREADY      |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_1_blk_n_AR    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_2_ARADDR      |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_64_2_ARLEN       |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_64_2_ARVALID     |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_2_RREADY      |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_2_blk_n_AR    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_D_ARADDR      |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_64_D_ARLEN       |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_64_D_ARVALID     |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_D_AWADDR      |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_64_D_AWLEN       |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_64_D_AWVALID     |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_D_BREADY      |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_D_RREADY      |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_D_WVALID      |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_D_blk_n_AR    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_D_blk_n_AW    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_D_blk_n_B     |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_ARADDR    |    20|          4|   64|        256|
    |merlin_gmem_kernel_2mm_64_tmp_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_2mm_64_tmp_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_2mm_64_tmp_AWVALID   |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_BREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_tmp_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_blk_n_AR  |     9|          2|    1|          2|
    |phi_mul119_fu_442                       |     9|          2|   18|         36|
    |phi_mul97_fu_218                        |     9|          2|   18|         36|
    |tmp_13_0_buf_10_address0                |    14|          3|   12|         36|
    |tmp_13_0_buf_10_ce0                     |    14|          3|    1|          3|
    |tmp_13_0_buf_10_we0                     |     9|          2|    1|          2|
    |tmp_13_0_buf_11_address0                |    14|          3|   12|         36|
    |tmp_13_0_buf_11_ce0                     |    14|          3|    1|          3|
    |tmp_13_0_buf_11_we0                     |     9|          2|    1|          2|
    |tmp_13_0_buf_12_address0                |    14|          3|   12|         36|
    |tmp_13_0_buf_12_ce0                     |    14|          3|    1|          3|
    |tmp_13_0_buf_12_we0                     |     9|          2|    1|          2|
    |tmp_13_0_buf_13_address0                |    14|          3|   12|         36|
    |tmp_13_0_buf_13_ce0                     |    14|          3|    1|          3|
    |tmp_13_0_buf_13_we0                     |     9|          2|    1|          2|
    |tmp_13_0_buf_14_address0                |    14|          3|   12|         36|
    |tmp_13_0_buf_14_ce0                     |    14|          3|    1|          3|
    |tmp_13_0_buf_14_we0                     |     9|          2|    1|          2|
    |tmp_13_0_buf_15_address0                |    14|          3|   12|         36|
    |tmp_13_0_buf_15_ce0                     |    14|          3|    1|          3|
    |tmp_13_0_buf_15_we0                     |     9|          2|    1|          2|
    |tmp_13_0_buf_16_address0                |    14|          3|   12|         36|
    |tmp_13_0_buf_16_ce0                     |    14|          3|    1|          3|
    |tmp_13_0_buf_16_we0                     |     9|          2|    1|          2|
    |tmp_13_0_buf_17_address0                |    14|          3|   12|         36|
    |tmp_13_0_buf_17_ce0                     |    14|          3|    1|          3|
    |tmp_13_0_buf_17_we0                     |     9|          2|    1|          2|
    |tmp_13_0_buf_18_address0                |    14|          3|   12|         36|
    |tmp_13_0_buf_18_ce0                     |    14|          3|    1|          3|
    |tmp_13_0_buf_18_we0                     |     9|          2|    1|          2|
    |tmp_13_0_buf_address0                   |    14|          3|   12|         36|
    |tmp_13_0_buf_ce0                        |    14|          3|    1|          3|
    |tmp_13_0_buf_we0                        |     9|          2|    1|          2|
    |tmp_buf_1_address0                      |    26|          5|   11|         55|
    |tmp_buf_1_ce0                           |    20|          4|    1|          4|
    |tmp_buf_1_d0                            |    20|          4|   32|        128|
    |tmp_buf_1_we0                           |    14|          3|    1|          3|
    |tmp_buf_address0                        |    26|          5|   11|         55|
    |tmp_buf_ce0                             |    20|          4|    1|          4|
    |tmp_buf_d0                              |    20|          4|   32|        128|
    |tmp_buf_we0                             |    14|          3|    1|          3|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  4428|        906| 1701|       5620|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                           |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |C_read_reg_1546                                           |   64|   0|   64|          0|
    |D_buf_1_addr_reg_1852                                     |   11|   0|   11|          0|
    |D_buf_addr_reg_1847                                       |   11|   0|   11|          0|
    |D_read_reg_1541                                           |   64|   0|   64|          0|
    |add_ln125_1_reg_1604                                      |   18|   0|   18|          0|
    |add_ln125_reg_1612                                        |    4|   0|    4|          0|
    |add_ln129_reg_1617                                        |   64|   0|   64|          0|
    |add_ln140_1_reg_1657                                      |   12|   0|   12|          0|
    |add_ln177_reg_1680                                        |   10|   0|   10|          0|
    |add_ln198_1_reg_1754                                      |   18|   0|   18|          0|
    |add_ln198_reg_1762                                        |    4|   0|    4|          0|
    |add_ln213_1_reg_1787                                      |   12|   0|   12|          0|
    |add_ln250_reg_1810                                        |   10|   0|   10|          0|
    |and_ln140_reg_1690                                        |    1|   0|    1|          0|
    |and_ln213_reg_1815                                        |    1|   0|    1|          0|
    |ap_CS_fsm                                                 |  314|   0|  314|          0|
    |ap_done_reg                                               |    1|   0|    1|          0|
    |ap_rst_n_inv                                              |    1|   0|    1|          0|
    |ap_rst_reg_1                                              |    1|   0|    1|          0|
    |ap_rst_reg_2                                              |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L21_fu_708_ap_start_reg           |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L22_fu_773_ap_start_reg           |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L23_fu_790_ap_start_reg           |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L2_fu_695_ap_start_reg            |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_merlinL0_L3_fu_866_ap_start_reg   |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_merlinL10_fu_745_ap_start_reg     |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_merlinL14_L2_fu_727_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_merlinL2_fu_826_ap_start_reg      |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_merlinL6_L2_fu_817_ap_start_reg   |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_merlinL8_L3_fu_736_ap_start_reg   |    1|   0|    1|          0|
    |i_2_fu_222                                                |    4|   0|    4|          0|
    |i_9_fu_446                                                |    4|   0|    4|          0|
    |i_sub_0_reg_590                                           |    4|   0|    4|          0|
    |i_sub_reg_648                                             |    4|   0|    4|          0|
    |icmp_ln146_reg_1662                                       |    1|   0|    1|          0|
    |icmp_ln219_reg_1792                                       |    1|   0|    1|          0|
    |indvar_flatten20_reg_579                                  |   12|   0|   12|          0|
    |indvar_flatten41_reg_659                                  |    9|   0|    9|          0|
    |indvar_flatten54_reg_637                                  |   12|   0|   12|          0|
    |indvar_flatten7_reg_601                                   |    9|   0|    9|          0|
    |j_1_reg_671                                               |    5|   0|    5|          0|
    |j_reg_613                                                 |    5|   0|    5|          0|
    |j_sub_0_reg_625                                           |    4|   0|    4|          0|
    |j_sub_reg_683                                             |    4|   0|    4|          0|
    |lshr_ln1_reg_1842                                         |    3|   0|    3|          0|
    |lshr_ln_reg_1716                                          |    3|   0|    3|          0|
    |merlin_gmem_kernel_2mm_64_D_addr_reg_1774                 |   64|   0|   64|          0|
    |mul2_reg_1862                                             |   32|   0|   32|          0|
    |mul_ln156_1_reg_1685                                      |   13|   0|   13|          0|
    |mul_ln229_1_reg_1869                                      |   12|   0|   12|          0|
    |phi_mul119_fu_442                                         |   18|   0|   18|          0|
    |phi_mul97_fu_218                                          |   18|   0|   18|          0|
    |select_ln140_1_reg_1670                                   |    4|   0|    4|          0|
    |select_ln146_1_reg_1695                                   |    5|   0|    5|          0|
    |select_ln146_reg_1706                                     |    4|   0|    4|          0|
    |select_ln213_1_reg_1800                                   |    4|   0|    4|          0|
    |select_ln219_1_reg_1820                                   |    5|   0|    5|          0|
    |select_ln219_reg_1831                                     |    4|   0|    4|          0|
    |select_ln229_reg_1857                                     |   32|   0|   32|          0|
    |sext_ln129_reg_1649                                       |    8|   0|   10|          2|
    |sext_ln202_reg_1779                                       |    8|   0|   10|          2|
    |tmp_buf_1_addr_reg_1726                                   |   11|   0|   11|          0|
    |tmp_buf_addr_reg_1721                                     |   11|   0|   11|          0|
    |tmp_read_reg_1551                                         |   64|   0|   64|          0|
    |trunc_ln151_reg_1711                                      |    1|   0|    1|          0|
    |trunc_ln2078_1_reg_1575                                   |   60|   0|   60|          0|
    |trunc_ln2078_2_reg_1637                                   |   59|   0|   59|          0|
    |trunc_ln2078_3_reg_1643                                   |   59|   0|   59|          0|
    |trunc_ln224_reg_1836                                      |    1|   0|    1|          0|
    |trunc_ln4_reg_1767                                        |   60|   0|   60|          0|
    |trunc_ln_reg_1569                                         |   59|   0|   59|          0|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                     | 1332|   0| 1336|          4|
    +----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                     kernel_2mm|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                     kernel_2mm|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                     kernel_2mm|  return value|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WVALID      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WREADY      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WDATA       |  out|  256|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WSTRB       |  out|   32|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WLAST       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WID         |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WUSER       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RDATA       |   in|  256|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RLAST       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WVALID      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WREADY      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WDATA       |  out|  128|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WSTRB       |  out|   16|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WLAST       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WID         |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WUSER       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RDATA       |   in|  128|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RLAST       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_BVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_BREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_BRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_BID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_BUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_AWUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_WVALID      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_WREADY      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_WDATA       |  out|  256|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_WSTRB       |  out|   32|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_WLAST       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_WID         |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_WUSER       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_ARUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_RVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_RREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_RDATA       |   in|  256|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_RLAST       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_RID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_RUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_RRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_BVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_BREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_BRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_BID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_2_BUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_AWUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_WVALID      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_WREADY      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_WDATA       |  out|  128|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_WSTRB       |  out|   16|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_WLAST       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_WID         |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_WUSER       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_ARUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_RVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_RREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_RDATA       |   in|  128|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_RLAST       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_RID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_RUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_RRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_BVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_BREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_BRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_BID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_D_BUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_D|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

