# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sysgen_STN.gen/sources_1/ip/stn_8bit_0/stn_8bit_c_addsub_v12_0_i0/sim/stn_8bit_c_addsub_v12_0_i0.vhd" \
"../../../../sysgen_STN.gen/sources_1/ip/stn_8bit_0/stn_8bit_c_addsub_v12_0_i1/sim/stn_8bit_c_addsub_v12_0_i1.vhd" \
"../../../../sysgen_STN.gen/sources_1/ip/stn_8bit_0/stn_8bit_cordic_v6_0_i0/sim/stn_8bit_cordic_v6_0_i0.vhd" \
"../../../../sysgen_STN.gen/sources_1/ip/stn_8bit_0/stn_8bit_mult_gen_v12_0_i0/sim/stn_8bit_mult_gen_v12_0_i0.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/conv_pkg.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_w_init.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/srl17e.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/srl33e.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_reg.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/single_reg_w_init.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/xlclockdriver_rd.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/stn_8bit_entity_declarations.vhd" \
"../../../../sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/stn_8bit.vhd" \
"../../../../sysgen_STN.gen/sources_1/ip/stn_8bit_0/sim/stn_8bit_0.vhd" \
"../../../../sysgen_STN.srcs/sources_1/new/input_package.vhd" \
"../../../../sysgen_STN.srcs/sources_1/new/sysgen_STN.vhd" \
"../../../../sysgen_STN.srcs/sources_1/new/sysgen_STN_tb.vhd" \

# Do not sort compile order
nosort
