SOURCE FILE:
	 /home/hammada/projects/verilog_repair/benchmarks/fsm_full/fsm_full_buggy_var.v
TEST BENCH:
	 /home/hammada/projects/verilog_repair/benchmarks/fsm_full/fsm_full_tb_t1.v
PROJ_DIR:
	 /home/hammada/projects/verilog_repair/benchmarks/fsm_full/
FITNESS_MODE:
	 outputwires
EVAL_SCRIPT:
	 /home/hammada/projects/verilog_repair/benchmarks/fsm_full/run.sh
ORACLE:
	 oracle_fsmfull.txt
PARAMETERS:
	gens=5
	popsize=10000
	mutation_rate=0.700000
	crossover_rate=0.300000
	replacement_rate=0.400000
	insertion_rate=0.300000
	deletion_rate=0.300000
	restarts=1
	fault_loc=True
	control_flow=True
	limit_transitive_dependency_set=True
	dependency_set_max=4

IN GENERATION 0 OF ATTEMPT 0
	[] --mutation--> ['replace(166,363)']		1 

######## REPAIR FOUND ########
		['replace(166,363)']
TOTAL TIME TAKEN TO FIND REPAIR = 3.388939
