// Seed: 2144238963
module module_0 (
    input  wire id_0,
    output tri1 id_1,
    output tri  id_2,
    output wire id_3,
    input  tri  id_4,
    input  tri1 id_5,
    input  tri0 id_6
);
  logic id_8;
  wire  id_9;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd60,
    parameter id_9 = 32'd94
) (
    output supply1 id_0,
    input wand id_1,
    output uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input uwire id_5,
    output wand id_6,
    input tri _id_7,
    output tri id_8,
    input supply1 _id_9,
    inout wire id_10,
    input tri0 id_11,
    output supply0 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input wor id_15,
    input wand id_16,
    output tri id_17,
    input supply0 id_18,
    input tri0 id_19
    , id_22,
    output tri0 id_20
);
  wire [id_7 : id_9  ==  -1  -  1] id_23;
  module_0 modCall_1 (
      id_19,
      id_4,
      id_0,
      id_6,
      id_19,
      id_18,
      id_14
  );
  assign id_2 = -1;
endmodule
