```verilog
module combinational_circuit (
    input wire [99:0] in,
    output wire out_and,
    output wire out_or,
    output wire out_xor
);

assign out_and = &in;    // 100-input AND gate using reduction operator
assign out_or  = |in;    // 100-input OR gate using reduction operator
assign out_xor = ^in;    // 100-input XOR gate using reduction operator

endmodule
```