`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 14 2020 14:04:11 KST (Dec 14 2020 05:04:11 UTC)

module bn_addr_gen_Equal_16Ux2U_1U_1(in2, in1, out1);
  input [15:0] in2;
  input [1:0] in1;
  output out1;
  wire [15:0] in2;
  wire [1:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29;
  NOR3BX2 g62(.AN (n_23), .B (n_28), .C (n_29), .Y (out1));
  NAND2X1 g63(.A (n_24), .B (n_27), .Y (n_29));
  NAND2X2 g64(.A (n_26), .B (n_25), .Y (n_28));
  NOR2X1 g65(.A (n_17), .B (n_22), .Y (n_27));
  NAND2X1 g67(.A (n_15), .B (n_18), .Y (n_26));
  NOR2X2 g68(.A (n_16), .B (n_20), .Y (n_25));
  NOR2X1 g70(.A (n_19), .B (n_21), .Y (n_24));
  MXI2XL g66(.A (in1[0]), .B (n_8), .S0 (in2[0]), .Y (n_23));
  NAND2X2 g69(.A (n_14), .B (n_13), .Y (n_22));
  NAND2X1 g75(.A (n_1), .B (n_3), .Y (n_21));
  NAND2X2 g76(.A (n_0), .B (n_11), .Y (n_20));
  NAND2X1 g77(.A (n_7), .B (n_12), .Y (n_19));
  NAND2X1 g78(.A (n_6), .B (n_9), .Y (n_18));
  NAND2X1 g79(.A (n_5), .B (n_2), .Y (n_17));
  NAND2X2 g71(.A (n_4), .B (n_10), .Y (n_16));
  NAND2X1 g72(.A (in2[1]), .B (in1[1]), .Y (n_15));
  NOR2X6 g73(.A (in2[7]), .B (in2[6]), .Y (n_14));
  NOR2X4 g74(.A (in2[3]), .B (in2[2]), .Y (n_13));
  INVX1 g85(.A (in2[10]), .Y (n_12));
  CLKINVX2 g86(.A (in2[12]), .Y (n_11));
  CLKINVX2 g88(.A (in2[14]), .Y (n_10));
  INVX1 g83(.A (in1[1]), .Y (n_9));
  INVX1 g84(.A (in1[0]), .Y (n_8));
  CLKINVX2 g89(.A (in2[11]), .Y (n_7));
  INVX1 g92(.A (in2[1]), .Y (n_6));
  INVX1 g87(.A (in2[5]), .Y (n_5));
  CLKINVX4 g81(.A (in2[15]), .Y (n_4));
  INVX1 g91(.A (in2[8]), .Y (n_3));
  INVX1 g82(.A (in2[4]), .Y (n_2));
  INVX1 g80(.A (in2[9]), .Y (n_1));
  CLKINVX2 g90(.A (in2[13]), .Y (n_0));
endmodule


