\BOOKMARK [1][-]{section.1}{Introduccion}{}% 1
\BOOKMARK [1][-]{section.2}{Desarrollo: Inicializaci\363n y contexto del sistema}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{Estructura de carpetas: Compilaci\363n, Linkeo y Scripts}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{Integraci\363n con grub y divisi\363n en m\363dulos}{section.2}% 4
\BOOKMARK [3][-]{subsubsection.2.2.1}{Booteo e integraci\363n con grub: Mapa de memoria: Memoria baja y modulos en memoria alta}{subsection.2.2}% 5
\BOOKMARK [3][-]{subsubsection.2.2.2}{Booteo e integraci\363n con grub: Diagrama de interacci\363n entre los niveles de Booteo e inyecci\363n de datos}{subsection.2.2}% 6
\BOOKMARK [3][-]{subsubsection.2.2.3}{Niveles de booteo del BSP}{subsection.2.2}% 7
\BOOKMARK [3][-]{subsubsection.2.2.4}{Niveles de booteo del AP}{subsection.2.2}% 8
\BOOKMARK [2][-]{subsection.2.3}{Inicializaci\363n del Bootstrap Processor: Pasaje desde modo protegido hacia modo legacy x64}{section.2}% 9
\BOOKMARK [3][-]{subsubsection.2.3.1}{Modo Legacy x64: Modelo de segmentaci\363n}{subsection.2.3}% 10
\BOOKMARK [3][-]{subsubsection.2.3.2}{Modo Legacy x64: Modelo de paginaci\363n de los primeros 4gb}{subsection.2.3}% 11
\BOOKMARK [2][-]{subsection.2.4}{Inicializaci\363n del Bootstrap processor: Pasaje a modo largo x64 nativo}{section.2}% 12
\BOOKMARK [3][-]{subsubsection.2.4.1}{Modo Largo x64: Extensi\363n de paginaci\363n a 64 gb}{subsection.2.4}% 13
\BOOKMARK [3][-]{subsubsection.2.4.2}{Modo Largo x64: Inicializaci\363n del PIC - Captura de excepciones e interrupciones}{subsection.2.4}% 14
\BOOKMARK [2][-]{subsection.2.5}{Modo Largo x64: Mapa de memoria del kernel}{section.2}% 15
\BOOKMARK [3][-]{subsubsection.2.5.1}{Estructuras de paginaci\363n en memoria}{subsection.2.5}% 16
\BOOKMARK [3][-]{subsubsection.2.5.2}{Pilas asignadas a cada procesador}{subsection.2.5}% 17
\BOOKMARK [3][-]{subsubsection.2.5.3}{Variables globales y constantes del sistema}{subsection.2.5}% 18
\BOOKMARK [2][-]{subsection.2.6}{Multicore: encendido de los AP's}{section.2}% 19
\BOOKMARK [3][-]{subsubsection.2.6.1}{B\372squeda de la estructura MP Floating Pointer}{subsection.2.6}% 20
\BOOKMARK [3][-]{subsubsection.2.6.2}{Comprobaci\363n de checksum de la estructura}{subsection.2.6}% 21
\BOOKMARK [3][-]{subsubsection.2.6.3}{Habilitacion de ICMR y Local APIC}{subsection.2.6}% 22
\BOOKMARK [3][-]{subsubsection.2.6.4}{Inicializacion de los AP's}{subsection.2.6}% 23
\BOOKMARK [2][-]{subsection.2.7}{Multicore: inicializaci\363n de modo real a modo nativo x64 de los AP's}{section.2}% 24
\BOOKMARK [3][-]{subsubsection.2.7.1}{Booteo por niveles: Modo real a modo protegido y modo protegido en memoria alta}{subsection.2.7}% 25
\BOOKMARK [1][-]{section.3}{Desarrollo: Algoritmos implementados}{}% 26
\BOOKMARK [2][-]{subsection.3.1}{Sorting de arreglos}{section.3}% 27
\BOOKMARK [3][-]{subsubsection.3.1.1}{Conjuntos de numeros pseudoaleatorios utilizados para los experimentos}{subsection.3.1}% 28
\BOOKMARK [3][-]{subsubsection.3.1.2}{Implementaci\363n con un unico n\372cleo}{subsection.3.1}% 29
\BOOKMARK [3][-]{subsubsection.3.1.3}{Implementaci\363n con dos cores: Paralelizaci\363n del algoritmo}{subsection.3.1}% 30
\BOOKMARK [3][-]{subsubsection.3.1.4}{Implementaci\363n con dos cores: Sincronizaci\363n con espera activa}{subsection.3.1}% 31
\BOOKMARK [3][-]{subsubsection.3.1.5}{Implementaci\363n con dos cores: Sincronizaci\363n con inter-processor interrupts}{subsection.3.1}% 32
\BOOKMARK [2][-]{subsection.3.2}{Modificaci\363n de elementos de un arreglo}{section.3}% 33
\BOOKMARK [3][-]{subsubsection.3.2.1}{Saturaci\363n del canal de memoria}{subsection.3.2}% 34
\BOOKMARK [3][-]{subsubsection.3.2.2}{Sincronizacion entre n\372cleos}{subsection.3.2}% 35
\BOOKMARK [2][-]{subsection.3.3}{Fast Fourier Transform}{section.3}% 36
\BOOKMARK [1][-]{section.4}{Resultados}{}% 37
\BOOKMARK [2][-]{subsection.4.1}{Lectura e interpretaci\363n de resultados por pantalla}{section.4}% 38
\BOOKMARK [2][-]{subsection.4.2}{Resultados: Forma de medici\363n}{section.4}% 39
\BOOKMARK [2][-]{subsection.4.3}{Resultados: Arquitectura de las m\341quinas utilizadas}{section.4}% 40
\BOOKMARK [2][-]{subsection.4.4}{An\341lisis de resultados}{section.4}% 41
\BOOKMARK [3][-]{subsubsection.4.4.1}{Intel\256 Pentium\256 Processor T4200 - Sorting}{subsection.4.4}% 42
\BOOKMARK [3][-]{subsubsection.4.4.2}{Intel\256 Pentium\256 Processor T4200 - Vector modification}{subsection.4.4}% 43
\BOOKMARK [3][-]{subsubsection.4.4.3}{Intel\256 Xeon\256 Processor E5345 - Sorting}{subsection.4.4}% 44
\BOOKMARK [3][-]{subsubsection.4.4.4}{Intel\256 Xeon\256 Processor E5345 - Vector modification}{subsection.4.4}% 45
\BOOKMARK [3][-]{subsubsection.4.4.5}{Intel\256 Pentium\256 Processor G2030 - Sorting}{subsection.4.4}% 46
\BOOKMARK [3][-]{subsubsection.4.4.6}{Intel\256 Pentium\256 Processor G2030 - Vector modification}{subsection.4.4}% 47
\BOOKMARK [3][-]{subsubsection.4.4.7}{Intel\256 Core\222 i7-920 Processor - Sorting - Vector modification }{subsection.4.4}% 48
\BOOKMARK [3][-]{subsubsection.4.4.8}{Intel\256 Core\222 i5-2500K Processor - Sorting}{subsection.4.4}% 49
\BOOKMARK [3][-]{subsubsection.4.4.9}{Intel\256 Core\222 i5-2500K Processor - Vector modification}{subsection.4.4}% 50
\BOOKMARK [3][-]{subsubsection.4.4.10}{Intel\256 Core\2222 Quad Processor Q6600 Sorting}{subsection.4.4}% 51
\BOOKMARK [3][-]{subsubsection.4.4.11}{Intel\256 Core\2222 Quad Processor Q6600 Vector modification}{subsection.4.4}% 52
\BOOKMARK [3][-]{subsubsection.4.4.12}{Intel\256 Pentium\256 Processor T4200 - Sorting usando Inter-processor interrupts}{subsection.4.4}% 53
\BOOKMARK [3][-]{subsubsection.4.4.13}{Intel\256 Pentium\256 Processor G2030 - Sorting usando Inter-processor interrupts}{subsection.4.4}% 54
\BOOKMARK [1][-]{section.5}{Conclusi\363n Final}{}% 55
