#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1018-g94b503fc)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x556129537f30 .scope module, "mem_reg_tb" "mem_reg_tb" 2 3;
 .timescale 0 0;
v0x55612958d240_0 .var "address", 15 0;
v0x55612958d320_0 .var "clk", 0 0;
v0x55612958d3c0_0 .var "dataIn", 15 0;
v0x55612958d490_0 .net "dataOut", 15 0, L_0x55612959de10;  1 drivers
v0x55612958d560_0 .var/i "i", 31 0;
v0x55612958d600_0 .var "rst", 0 0;
v0x55612958d6a0_0 .var "writeEn", 0 0;
S_0x556129535df0 .scope module, "tud" "mem_data" 2 12, 3 21 0, S_0x556129537f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dataOut";
    .port_info 1 /INPUT 16 "address";
    .port_info 2 /INPUT 16 "dataIn";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "writeEn";
    .port_info 5 /INPUT 1 "rst";
L_0x7fd969b86060 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556129536040_0 .net/2u *"_ivl_10", 32 0, L_0x7fd969b86060;  1 drivers
v0x55612958c590_0 .net *"_ivl_12", 32 0, L_0x55612959dc10;  1 drivers
v0x55612958c670_0 .net *"_ivl_2", 7 0, L_0x55612958d890;  1 drivers
v0x55612958c730_0 .net *"_ivl_4", 7 0, L_0x55612958d980;  1 drivers
v0x55612958c810_0 .net *"_ivl_6", 32 0, L_0x55612958da50;  1 drivers
L_0x7fd969b86018 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55612958c940_0 .net *"_ivl_9", 22 0, L_0x7fd969b86018;  1 drivers
v0x55612958ca20_0 .net "address", 15 0, v0x55612958d240_0;  1 drivers
v0x55612958cb00_0 .net "address_trunc", 9 0, L_0x55612958d770;  1 drivers
v0x55612958cbe0_0 .net "clk", 0 0, v0x55612958d320_0;  1 drivers
v0x55612958cca0_0 .net "dataIn", 15 0, v0x55612958d3c0_0;  1 drivers
v0x55612958cd80_0 .net "dataOut", 15 0, L_0x55612959de10;  alias, 1 drivers
v0x55612958ce60_0 .var/i "i", 31 0;
v0x55612958cf40 .array "memory", 500 0, 7 0;
v0x55612958d000_0 .net "rst", 0 0, v0x55612958d600_0;  1 drivers
v0x55612958d0c0_0 .net "writeEn", 0 0, v0x55612958d6a0_0;  1 drivers
E_0x5561295752b0 .event posedge, v0x55612958cbe0_0;
L_0x55612958d770 .part v0x55612958d240_0, 0, 10;
L_0x55612958d890 .array/port v0x55612958cf40, L_0x55612958d770;
L_0x55612958d980 .array/port v0x55612958cf40, L_0x55612959dc10;
L_0x55612958da50 .concat [ 10 23 0 0], L_0x55612958d770, L_0x7fd969b86018;
L_0x55612959dc10 .arith/sum 33, L_0x55612958da50, L_0x7fd969b86060;
L_0x55612959de10 .concat [ 8 8 0 0], L_0x55612958d980, L_0x55612958d890;
    .scope S_0x556129535df0;
T_0 ;
    %wait E_0x5561295752b0;
    %load/vec4 v0x55612958d000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55612958ce60_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55612958ce60_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x55612958ce60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55612958cf40, 0, 4;
    %load/vec4 v0x55612958ce60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55612958ce60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55612958d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55612958cca0_0;
    %split/vec4 8;
    %load/vec4 v0x55612958cb00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55612958cf40, 0, 4;
    %ix/getv 3, v0x55612958cb00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55612958cf40, 0, 4;
    %vpi_call 3 46 "$display", "." {0 0 0};
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556129537f30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55612958d320_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x556129537f30;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x55612958d320_0;
    %inv;
    %store/vec4 v0x55612958d320_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556129537f30;
T_3 ;
    %vpi_call 2 20 "$dumpfile", "testbenches/mem_data.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556129537f30 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55612958d560_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55612958d560_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55612958cf40, v0x55612958d560_0 > {0 0 0};
    %load/vec4 v0x55612958d560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55612958d560_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55612958d600_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55612958d600_0, 0, 1;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x55612958d240_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55612958d6a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55612958d560_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55612958d560_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x55612958d560_0;
    %pushi/vec4 2, 0, 32;
    %pow/s;
    %addi 10, 0, 32;
    %pad/s 16;
    %store/vec4 v0x55612958d3c0_0, 0, 16;
    %load/vec4 v0x55612958d560_0;
    %muli 2, 0, 32;
    %pad/s 16;
    %store/vec4 v0x55612958d240_0, 0, 16;
    %delay 2, 0;
    %load/vec4 v0x55612958d560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55612958d560_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55612958d6a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55612958d560_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x55612958d560_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.5, 5;
    %load/vec4 v0x55612958d560_0;
    %muli 2, 0, 32;
    %pad/s 16;
    %store/vec4 v0x55612958d240_0, 0, 16;
    %delay 2, 0;
    %load/vec4 v0x55612958d560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55612958d560_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbenches/mem_data_tb.v";
    "mem_data.v";
