Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\DRS\LV7_Milicevic_Istvanic\EDK\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_vga_controller_wrapper_xst.prj"
Verilog Include Directory          : {"D:\DRS\LV7_Milicevic_Istvanic\EDK\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\Digilent\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx16csg324-3
Output File Name                   : "../implementation/system_vga_controller_wrapper.ngc"

---- Source Options
Top Module Name                    : system_vga_controller_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/iic_init.v" into library xps_tft_v2_01_a
Parsing module <iic_init>.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/slave_register.v" into library xps_tft_v2_01_a
Parsing module <slave_register>.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/line_buffer.v" into library xps_tft_v2_01_a
Parsing module <line_buffer>.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v" into library xps_tft_v2_01_a
Parsing module <h_sync>.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/v_sync.v" into library xps_tft_v2_01_a
Parsing module <v_sync>.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/tft_interface.v" into library xps_tft_v2_01_a
Parsing module <tft_interface>.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/tft_controller.v" into library xps_tft_v2_01_a
Parsing module <tft_controller>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plbv46_slave_single>.
Parsing architecture <implementation> of entity <plbv46_slave_single>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <plb_mstr_addr_gen>.
Parsing architecture <implementation> of entity <plb_mstr_addr_gen>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <rd_wr_calc_burst>.
Parsing architecture <implementation> of entity <rd_wr_calc_burst>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <rd_wr_controller>.
Parsing architecture <implementation> of entity <rd_wr_controller>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <llink_rd_backend_no_fifo>.
Parsing architecture <implementation> of entity <llink_rd_backend_no_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <llink_wr_backend_no_fifo>.
Parsing architecture <implementation> of entity <llink_wr_backend_no_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <data_width_adapter>.
Parsing architecture <implementation> of entity <data_width_adapter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <data_mirror_128>.
Parsing architecture <implementation> of entity <data_mirror_128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <cc_brst_exp_adptr>.
Parsing architecture <implementation> of entity <cc_brst_exp_adptr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" into library plbv46_master_burst_v1_01_a
Parsing entity <plbv46_master_burst>.
Parsing architecture <implementation> of entity <plbv46_master_burst>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" into library xps_tft_v2_01_a
Parsing entity <xps_tft>.
Parsing architecture <imp> of entity <xps_tft>.
Parsing VHDL file "D:\DRS\LV7_Milicevic_Istvanic\EDK\hdl\system_vga_controller_wrapper.vhd" into library work
Parsing entity <system_vga_controller_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_vga_controller_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_vga_controller_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <xps_tft> (architecture <imp>) with generics from library <xps_tft_v2_01_a>.
WARNING:HDLCompiler:871 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" Line 644: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for ip2bus_mstwr_d since it is never assigned
WARNING:HDLCompiler:871 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" Line 647: Using initial value "00000000" for ip2bus_mstwr_rem since it is never assigned

Elaborating entity <plbv46_slave_single> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.

Elaborating entity <plb_slave_attachment> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.

Elaborating entity <plb_address_decoder> (architecture <IMP>) with generics from library <plbv46_slave_single_v1_01_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 319: Assignment to cs_s_h_clr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 323: Assignment to addr_match_clr ignored, since the identifier is never used

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_gate128> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_muxcy> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 711. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 1025: Assignment to start_data_phase ignored, since the identifier is never used

Elaborating entity <counter_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <plbv46_master_burst> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.

Elaborating entity <cc_brst_exp_adptr> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd" Line 1654: Assignment to sig_cc_xfer_cmplt ignored, since the identifier is never used

Elaborating entity <data_width_adapter> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.

Elaborating entity <data_mirror_128> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.

Elaborating entity <rd_wr_controller> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" Line 1462. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" Line 1490: Assignment to sm_rd_get_new_cmd ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" Line 1735. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" Line 1763: Assignment to sm_wr_get_new_cmd ignored, since the identifier is never used

Elaborating entity <rd_wr_calc_burst> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" Line 492: Assignment to sig_ip2bus_wr_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" Line 641: Assignment to sig_cmd_is_valid_s0 ignored, since the identifier is never used

Elaborating entity <plb_mstr_addr_gen> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" Line 1119. Case statement is complete. others clause is never selected

Elaborating entity <llink_rd_backend_no_fifo> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" Line 385: Assignment to sig_sg2ll_sof ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" Line 387: Assignment to sig_eof_has_been_written ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" Line 701. Case statement is complete. others clause is never selected

Elaborating entity <llink_wr_backend_no_fifo> (architecture <implementation>) with generics from library <plbv46_master_burst_v1_01_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 339: Assignment to sig_mstwr_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 340: Assignment to sig_mstwr_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 343: Assignment to sig_mstwr_rem ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 422: Assignment to sig_sop_rcvd_pulse ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 424: Assignment to payload_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 426: Assignment to payload_end ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" Line 716. Case statement is complete. others clause is never selected
Going to verilog side to elaborate module tft_controller

Elaborating module <tft_controller(C_DCR_SPLB_SLAVE_IF=1,C_TFT_INTERFACE=0,C_I2C_SLAVE_ADDR=118,C_DEFAULT_TFT_BASE_ADDR=1920,C_DCR_BASEADDR=1023,C_DCR_HIGHADDR=0,C_IOREG_STYLE=1,C_FAMILY="spartan6",C_SLV_DWIDTH=32,C_MST_AWIDTH=32,C_MST_DWIDTH=64,C_NUM_REG=4,C_TRANS_INIT=19,C_LINE_INIT=479)>.

Elaborating module <FDR>.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/tft_controller.v" Line 539: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/tft_controller.v" Line 568: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <FDS>.

Elaborating module <slave_register(C_DCR_SPLB_SLAVE_IF=1,C_DCR_BASEADDR=1023,C_DEFAULT_TFT_BASE_ADDR=1920,C_SLV_DWIDTH=32,C_NUM_REG=4)>.

Elaborating module <line_buffer>.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/line_buffer.v" Line 179: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/line_buffer.v" Line 207: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <RAMB16_S18_S36>.

Elaborating module <h_sync>.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v" Line 303: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v" Line 308: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v" Line 328: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v" Line 334: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v" Line 340: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v" Line 362: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v" Line 367: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v" Line 372: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v" Line 393: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v" Line 398: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/tft_controller.v" Line 796: Assignment to h_pix_cnt_tc2 ignored, since the identifier is never used

Elaborating module <v_sync>.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/v_sync.v" Line 308: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/v_sync.v" Line 313: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/v_sync.v" Line 333: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/v_sync.v" Line 338: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/v_sync.v" Line 358: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/v_sync.v" Line 363: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/v_sync.v" Line 383: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/v_sync.v" Line 388: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <tft_interface(C_FAMILY="spartan6",C_TFT_INTERFACE=0,C_I2C_SLAVE_ADDR=118,C_IOREG_STYLE=1)>.

Elaborating module <ODDR2>.
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_vga_controller_wrapper>.
    Related source file is "D:\DRS\LV7_Milicevic_Istvanic\EDK\hdl\system_vga_controller_wrapper.vhd".
    Summary:
	no macro.
Unit <system_vga_controller_wrapper> synthesized.

Synthesizing Unit <xps_tft>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_FAMILY = "spartan6"
        C_DCR_SPLB_SLAVE_IF = 1
        C_TFT_INTERFACE = 0
        C_I2C_SLAVE_ADDR = "1110110"
        C_DEFAULT_TFT_BASE_ADDR = "11110000000000000000000000000000"
        C_DCR_BASEADDR = "1111111111"
        C_DCR_HIGHADDR = "0000000000"
        C_MPLB_AWIDTH = 32
        C_MPLB_DWIDTH = 64
        C_MPLB_NATIVE_DWIDTH = 64
        C_MPLB_SMALLEST_SLAVE = 32
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 64
        C_SPLB_P2P = 0
        C_SPLB_MID_WIDTH = 2
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_NATIVE_DWIDTH = 32
        C_SPLB_BASEADDR = "10000110111000000000000000000000"
        C_SPLB_HIGHADDR = "10000110111000001111111111111111"
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <SPLB_Clk>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <SPLB_Rst>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <MPLB_Clk>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <MPLB_Rst>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 757: Output port <Bus2IP_Addr> of the instance <INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 757: Output port <Bus2IP_CS> of the instance <INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 757: Output port <Bus2IP_RNW> of the instance <INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Output port <Bus2IP_MstRd_rem> of the instance <PLBV46_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Output port <Bus2IP_Mst_Error> of the instance <PLBV46_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Output port <Bus2IP_Mst_Rearbitrate> of the instance <PLBV46_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Output port <Bus2IP_Mst_Cmd_Timeout> of the instance <PLBV46_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Output port <Bus2IP_MstRd_sof_n> of the instance <PLBV46_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Output port <Bus2IP_MstRd_src_dsc_n> of the instance <PLBV46_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Output port <Bus2IP_MstWr_dst_rdy_n> of the instance <PLBV46_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/vhdl/xps_tft.vhd" line 861: Output port <Bus2IP_MstWr_dst_dsc_n> of the instance <PLBV46_MASTER_BURST_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xps_tft> synthesized.

Synthesizing Unit <plbv46_slave_single>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000110111000000000000000000000","0000000000000000000000000000000010000110111000000000000000001111")
        C_ARD_NUM_CE_ARRAY = (4)
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_INCLUDE_DPHASE_TIMER = 1
        C_SPLB_MID_WIDTH = 2
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 64
        C_SIPIF_DWIDTH = 32
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <plbv46_slave_single> synthesized.

Synthesizing Unit <plb_slave_attachment>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000110111000000000000000000000","0000000000000000000000000000000010000110111000000000000000001111")
        C_ARD_NUM_CE_ARRAY = (4)
        C_PLB_NUM_MASTERS = 3
        C_PLB_MID_WIDTH = 2
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_DPHASE_TIMEOUT = 128
        C_INCLUDE_DPHASE_TIMER = 1
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Output port <Count_Out> of the instance <INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER> is unconnected or connected to loadless signal.
    Register <set_sl_busy> equivalent to <sl_addrack_i> has been removed
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrdack_i> has been removed
    Register <sl_wrcomp_i> equivalent to <sl_wrdack_i> has been removed
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 2-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 1-bit register for signal <GEN_FOR_SHARED.addr_cntl_cs>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <master_id>.
    Found 1-bit register for signal <sl_busy>.
    Found 3-bit register for signal <sl_mbusy_i>.
    Found 3-bit register for signal <sl_mrderr_i>.
    Found 3-bit register for signal <sl_mwrerr_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 4-bit register for signal <plb_be_reg>.
    Summary:
	inferred 197 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <plb_slave_attachment> synthesized.

Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
        C_BUS_AWIDTH = 32
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000110111000000000000000000000","0000000000000000000000000000000010000110111000000000000000001111")
        C_ARD_NUM_CE_ARRAY = (4)
        C_SPLB_P2P = 0
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <addr_out_s_h>.
    Found 1-bit register for signal <MEM_DECODE_GEN[0].GEN_PLB_SHARED.cs_out_s_h>.
    Found 1-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 1-bit register for signal <rdce_out_i<0>>.
    Found 1-bit register for signal <wrce_out_i<0>>.
    Found 1-bit register for signal <rdce_out_i<1>>.
    Found 1-bit register for signal <wrce_out_i<1>>.
    Found 1-bit register for signal <rdce_out_i<2>>.
    Found 1-bit register for signal <wrce_out_i<2>>.
    Found 1-bit register for signal <rdce_out_i<3>>.
    Found 1-bit register for signal <wrce_out_i<3>>.
    Found 1-bit register for signal <rnw_s_h>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 28
        C_AW = 32
        C_BAR = "10000110111000000000000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<28:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "00"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "01"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "10"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "11"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <or_gate128>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
        C_OR_WIDTH = 1
        C_BUS_WIDTH = 1
        C_USE_LUT_OR = false
    Summary:
	no macro.
Unit <or_gate128> synthesized.

Synthesizing Unit <or_muxcy>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
        C_NUM_BITS = 1
    Summary:
	no macro.
Unit <or_muxcy> synthesized.

Synthesizing Unit <counter_f>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
        C_NUM_BITS = 8
        C_FAMILY = "nofamily"
    Found 9-bit register for signal <INFERRED_GEN.icount_out>.
    Found 9-bit subtractor for signal <INFERRED_GEN.icount_out[8]_GND_24_o_mux_5_OUT> created at line 292.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <counter_f> synthesized.

Synthesizing Unit <plbv46_master_burst>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd".
        C_MPLB_AWIDTH = 32
        C_MPLB_DWIDTH = 64
        C_MPLB_NATIVE_DWIDTH = 64
        C_MPLB_SMALLEST_SLAVE = 32
        C_INHIBIT_CC_BLE_INCLUSION = 0
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Output port <LL2PLB_FIFO_Wr_Vacancy> of the instance <I_RD_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Output port <Bus2IP_MstRd_eop_n> of the instance <I_RD_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Output port <Bus2IP_MstRd_sop_n> of the instance <I_RD_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_WRFIFO_Occupancy> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_FIFO_Almost_Empty> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_FIFO_Empty> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_SOF_Rcvd> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_EOF_Rcvd> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_SOP_Rcvd> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_EOP_Rcvd> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_MSWS> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Output port <LL2PLB_MEWS> of the instance <I_WR_LLINK> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <plbv46_master_burst> synthesized.

Synthesizing Unit <cc_brst_exp_adptr>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd".
        C_NATIVE_DWIDTH = 64
        C_AWIDTH = 32
        C_SUPPORT_BURSTS = 1
        C_STEER_ADDR_WIDTH = 4
WARNING:Xst:647 - Input <Mst_Type_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_wr_error_reg>.
    Found 8-bit register for signal <rd_data_reg<0>>.
    Found 8-bit register for signal <rd_data_reg<1>>.
    Found 8-bit register for signal <rd_data_reg<2>>.
    Found 8-bit register for signal <rd_data_reg<3>>.
    Found 8-bit register for signal <rd_data_reg<4>>.
    Found 8-bit register for signal <rd_data_reg<5>>.
    Found 8-bit register for signal <rd_data_reg<6>>.
    Found 8-bit register for signal <rd_data_reg<7>>.
    Found 1-bit register for signal <sig_rd_mbusy_reg>.
    Found 1-bit register for signal <sig_m_req_reg>.
    Found 1-bit register for signal <sig_req_is_burst>.
    Found 4-bit register for signal <sig_m_size_reg>.
    Found 1-bit register for signal <sig_rnw_reg>.
    Found 2-bit register for signal <sig_ssize_reg>.
    Found 1-bit register for signal <sig_rdburst_reg>.
    Found 1-bit register for signal <sig_wrburst_reg>.
    Found 1-bit register for signal <sig_rdbterm>.
    Found 1-bit register for signal <sig_addrack_cmplt>.
    Found 1-bit register for signal <sig_ble_rddack_to_mstr>.
    Found 5-bit register for signal <sig_byte_addr_incr_reg>.
    Found 8-bit register for signal <sig_byte_addr_int>.
    Found 1-bit register for signal <sig_cc_rddack_to_mstr>.
    Found 3-bit register for signal <sig_next_addr_ls_reg>.
    Found 1-bit register for signal <sig_need_conv_cycle_reg>.
    Found 1-bit register for signal <sig_parent_addrack_cmplt>.
    Found 1-bit register for signal <sig_first_wrdack_cmplt>.
    Found 32-bit register for signal <sig_address_reg>.
    Found 2-bit register for signal <sig_msize_reg>.
    Found 1-bit register for signal <sig_cc_mbusy_reg>.
    Found 1-bit register for signal <sig_be_reg<0>>.
    Found 1-bit register for signal <sig_be_reg<1>>.
    Found 1-bit register for signal <sig_be_reg<2>>.
    Found 1-bit register for signal <sig_be_reg<3>>.
    Found 1-bit register for signal <sig_be_reg<4>>.
    Found 1-bit register for signal <sig_be_reg<5>>.
    Found 1-bit register for signal <sig_be_reg<6>>.
    Found 1-bit register for signal <sig_be_reg<7>>.
    Found 1-bit register for signal <sig_rd_error_reg>.
    Found 8-bit adder for signal <sig_byte_addr_int[7]_GND_29_o_add_49_OUT> created at line 1270.
    Found 16x5-bit Read Only RAM for signal <sig_byte_addr_incr>
    Found 8x8-bit Read Only RAM for signal <GEN_BE_CLRS_MSTR64.sig_strt_addr_ls_3bit[0]_GND_29_o_wide_mux_93_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 144 D-type flip-flop(s).
	inferred  43 Multiplexer(s).
Unit <cc_brst_exp_adptr> synthesized.

Synthesizing Unit <data_width_adapter>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd".
        C_MPLB_DWIDTH = 64
        C_MIPIF_DWIDTH = 64
    Summary:
	no macro.
Unit <data_width_adapter> synthesized.

Synthesizing Unit <data_mirror_128>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd".
        C_MPLB_DWIDTH = 64
        C_MIPIF_DWIDTH = 64
WARNING:Xst:647 - Input <Mstr2Mirror_ABus<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mstr2Mirror_ABus<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  32 Multiplexer(s).
Unit <data_mirror_128> synthesized.

Synthesizing Unit <rd_wr_controller>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd".
        C_LENGTH_WIDTH = 12
        C_AWIDTH = 32
        C_NATIVE_DWIDTH = 64
        C_LLINK_REM_WIDTH = 8
        C_LLINK_DWIDTH = 64
WARNING:Xst:647 - Input <PLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Dest_Dsc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_FIFO_Almost_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Src_Dsc_Rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" line 1907: Output port <Cmd_Error> of the instance <I_REQ_CALCULATOR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" line 1907: Output port <Xfer_Almost_Done> of the instance <I_REQ_CALCULATOR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" line 1907: Output port <Length_is_Zero> of the instance <I_REQ_CALCULATOR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" line 1907: Output port <Single_In_Prog> of the instance <I_REQ_CALCULATOR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" line 1907: Output port <Parent_Is_FLBurst> of the instance <I_REQ_CALCULATOR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" line 1907: Output port <Mst_Burst_Out> of the instance <I_REQ_CALCULATOR> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <sig_rdllink_rem_reg>.
    Found 1-bit register for signal <sig_rdll2plb_done_reg>.
    Found 64-bit register for signal <sig_wrdata_reg>.
    Found 1-bit register for signal <sig_wr_last_dbeat_queued>.
    Found 1-bit register for signal <sig_cmd_rnw_out_reg>.
    Found 8-bit register for signal <sig_cmd_be_out_reg>.
    Found 4-bit register for signal <sig_cmd_size_out_reg>.
    Found 1-bit register for signal <plb_mrderr_reg>.
    Found 1-bit register for signal <plb_mrddack_reg>.
    Found 64-bit register for signal <plb_mrddbus_reg>.
    Found 1-bit register for signal <plb_mwrerr_reg>.
    Found 1-bit register for signal <plb_mwrdack_reg>.
    Found 3-bit register for signal <sm_rdcntl_state>.
    Found 1-bit register for signal <sm_post_rdreq>.
    Found 1-bit register for signal <sm_rdllink_dsc>.
    Found 1-bit register for signal <sm_ip_rd_cmplt>.
    Found 1-bit register for signal <sm_rd_llink_activate>.
    Found 3-bit register for signal <sm_wrcntl_state>.
    Found 1-bit register for signal <sm_post_wrreq>.
    Found 1-bit register for signal <sm_wrllink_dsc>.
    Found 1-bit register for signal <sm_ip_wr_cmplt>.
    Found 1-bit register for signal <sm_plb_ld_wrdata_reg>.
    Found 1-bit register for signal <sig_calc_new_req>.
    Found 1-bit register for signal <sig_new_ip_req>.
    Found 1-bit register for signal <sig_new_ip_req_done>.
    Found 1-bit register for signal <sig_wrll2plb_done_reg>.
    Found finite state machine <FSM_0> for signal <sm_rdcntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | rd_idle                                        |
    | Power Up State     | rd_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <sm_rd_llink_init<0:0>> (without init value) have a constant value of 0 in block <rd_wr_controller>.
    WARNING:Xst:2404 -  FFs/Latches <sm_wr_llink_init<0:0>> (without init value) have a constant value of 0 in block <rd_wr_controller>.
    WARNING:Xst:2404 -  FFs/Latches <sm_wr_llink_activate<0:0>> (without init value) have a constant value of 0 in block <rd_wr_controller>.
    Summary:
	inferred 165 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rd_wr_controller> synthesized.

Synthesizing Unit <rd_wr_calc_burst>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd".
        C_LENGTH_WIDTH = 12
        C_MAX_FBURST_DBCNT = 16
        C_PLB_AWIDTH = 32
        C_NATIVE_DWIDTH = 64
WARNING:Xst:647 - Input <IP2Mst_Length<9:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Mst_Wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" line 736: Output port <BE_Out> of the instance <I_ADDR_CNTR> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_wrack_reg>.
    Found 1-bit register for signal <sig_combined_ack_reg>.
    Found 1-bit register for signal <sig_ip2bus_rd_reg>.
    Found 8-bit register for signal <sig_be_reg>.
    Found 1-bit register for signal <parent_xfer_single_reg>.
    Found 1-bit register for signal <parent_xfer_flburst_reg>.
    Found 1-bit register for signal <doing_a_single_reg>.
    Found 1-bit register for signal <doing_a_fl_burst_reg>.
    Found 1-bit register for signal <sig_cmd_has_been_queued>.
    Found 1-bit register for signal <sig_cmd_init>.
    Found 1-bit register for signal <sig_cmd_is_valid>.
    Found 1-bit register for signal <parent_cmd_done>.
    Found 5-bit register for signal <dbeat_count>.
    Found 1-bit register for signal <dbeat_cnt_done_reg>.
    Found 1-bit register for signal <dbeat_cnt_almost_done_reg>.
    Found 12-bit register for signal <parent_dbeats_remaining>.
    Found 1-bit register for signal <sig_rdack_reg>.
    Found 5-bit subtractor for signal <GND_64_o_GND_64_o_sub_17_OUT<4:0>> created at line 796.
    Found 12-bit subtractor for signal <GND_64_o_GND_64_o_sub_24_OUT<11:0>> created at line 909.
    Found 16x4-bit Read Only RAM for signal <sig_flburst_cnt>
    Found 8-bit 3-to-1 multiplexer for signal <cmd_be> created at line 1066.
    Found 12-bit comparator greater for signal <parent_dbeats_remaining_lt_MFBDBs> created at line 446
    Found 5-bit comparator greater for signal <GND_64_o_dbeat_count[4]_LessThan_16_o> created at line 795
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <rd_wr_calc_burst> synthesized.

Synthesizing Unit <plb_mstr_addr_gen>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd".
        C_AWIDTH = 32
        C_INCR_WIDTH = 12
        C_REM_ADDR_LSB_WIDTH = 3
        C_BUS_DWIDTH = 64
    Found 8-bit register for signal <strt_be_reg>.
    Found 32-bit register for signal <current_address_unsigned>.
    Found 12-bit register for signal <increment_reg_unsigned>.
    Found 4-bit adder for signal <addr_plus_incr_lsb_unsigned> created at line 206.
    Found 32-bit adder for signal <current_address_unsigned[0]_GND_65_o_add_15_OUT> created at line 298.
    Found 32-bit comparator lessequal for signal <n0021> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_65_o_LessThan_23_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0025> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_65_o_LessThan_25_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0029> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_65_o_LessThan_27_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0033> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_65_o_LessThan_29_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0037> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_65_o_LessThan_31_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0041> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_65_o_LessThan_33_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0045> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_65_o_LessThan_35_o> created at line 334
    Found 32-bit comparator lessequal for signal <n0049> created at line 333
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_65_o_LessThan_37_o> created at line 334
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <plb_mstr_addr_gen> synthesized.

Synthesizing Unit <llink_rd_backend_no_fifo>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd".
        C_PLB_DWIDTH = 64
        C_SG_IS_PRESENT = 0
        C_RD_HDR_SIZE_BYTES = 0
        C_RD_FTR_SIZE_BYTES = 0
        C_REM_WIDTH = 8
        C_REM_POLARITY = 0
        C_DISREGARD_VACANCY = true
        C_RDFIFO_VACANCY_WIDTH = 1
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <SG2LL_FIFO_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstRd_Vacancy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_WEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_llsm_force_sof>.
    Found 1-bit register for signal <sig_llsm_force_eof>.
    Found 1-bit register for signal <sig_llsm_force_src_dsc>.
    Found 1-bit register for signal <sig_llsm_2plb_dest_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Found 2-bit register for signal <llsm_cntl_state>.
    Found finite state machine <FSM_2> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 27                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | sig_plb2ll_init (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <llsm_cntl_state[1]_sig_llsm_force_sof_Mux_13_o> created at line 595.
    Found 1-bit 3-to-1 multiplexer for signal <llsm_cntl_state[1]_sig_mstrd_dst_rdy_Mux_14_o> created at line 595.
    Found 1-bit 4-to-1 multiplexer for signal <llsm_cntl_state[1]_GND_135_o_Mux_16_o> created at line 595.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <llink_rd_backend_no_fifo> synthesized.

Synthesizing Unit <llink_wr_backend_no_fifo>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd".
        C_PLB_DWIDTH = 64
        C_SG_IS_PRESENT = 0
        C_WR_HDR_SIZE_BYTES = 0
        C_WR_FTR_SIZE_BYTES = 0
        C_REM_WIDTH = 8
        C_REM_POLARITY = 0
        C_DISREGARD_OCCUPANCY = true
        C_WRFIFO_OCCUPANCY_WIDTH = 1
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <IP2Bus_MstWr_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_Occupancy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Clr_Data_Valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Rdy_For_Ftr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_sop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_eop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_ll2plb_s_h_done>.
    Found 2-bit register for signal <llsm_cntl_state>.
    Found 1-bit register for signal <sig_llsm_dst_dsc>.
    Found 1-bit register for signal <sig_llsm_2plb_src_dsc>.
    Found 1-bit register for signal <sig_llsm_force_dst_rdy>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Found 1-bit register for signal <sig_ll2plb_s_h_src_dsc>.
    Found finite state machine <FSM_3> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | sig_plb2ll_init (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <llsm_cntl_state[1]_sig_mstwr_dst_rdy_Mux_11_o> created at line 620.
    Found 1-bit 3-to-1 multiplexer for signal <llsm_cntl_state[1]_sig_mstwr_dst_rdy_Mux_12_o> created at line 620.
    Found 1-bit 4-to-1 multiplexer for signal <llsm_cntl_state[1]_sig_mstwr_dst_rdy_Mux_13_o> created at line 620.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <llink_wr_backend_no_fifo> synthesized.

Synthesizing Unit <tft_controller>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/tft_controller.v".
        C_DCR_SPLB_SLAVE_IF = 1
        C_TFT_INTERFACE = 0
        C_I2C_SLAVE_ADDR = 118
        C_DEFAULT_TFT_BASE_ADDR = 1920
        C_DCR_BASEADDR = 1023
        C_DCR_HIGHADDR = 0
        C_IOREG_STYLE = 1
        C_FAMILY = "spartan6"
        C_SLV_DWIDTH = 32
        C_MST_AWIDTH = 32
        C_MST_DWIDTH = 64
        C_NUM_REG = 4
        C_TRANS_INIT = 19
        C_LINE_INIT = 479
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/tft_controller.v" line 787: Output port <H_pix_cnt_tc2> of the instance <HSYNC_U2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <IP2Bus_Mst_Type>.
    Found 1-bit register for signal <IP2Bus_MstRd_dst_rdy>.
    Found 1-bit register for signal <eof_n>.
    Found 1-bit register for signal <trans_cnt_tc_pulse_i>.
    Found 11-bit register for signal <tft_base_addr>.
    Found 9-bit register for signal <line_cnt_i>.
    Found 5-bit register for signal <trans_cnt_i>.
    Found 5-bit register for signal <trans_cnt>.
    Found 9-bit register for signal <line_cnt>.
    Found 64-bit register for signal <PLB_BRAM_data_i>.
    Found 1-bit register for signal <PLB_BRAM_we_i>.
    Found 1-bit register for signal <get_line_start_d1>.
    Found 1-bit register for signal <get_line_start_d2>.
    Found 1-bit register for signal <get_line_start_d3>.
    Found 1-bit register for signal <get_line>.
    Found 1-bit register for signal <v_p_cnt_tc_d1>.
    Found 1-bit register for signal <v_p_cnt_tc_d2>.
    Found 1-bit register for signal <v_bp_cnt_tc_d1>.
    Found 1-bit register for signal <v_bp_cnt_tc_d2>.
    Found 1-bit register for signal <tft_on_reg_plb_d1>.
    Found 1-bit register for signal <tft_on_reg>.
    Found 11-bit register for signal <tft_base_addr_d1>.
    Found 11-bit register for signal <tft_base_addr_d2>.
    Found 1-bit register for signal <tft_on_reg_bram_d1>.
    Found 1-bit register for signal <tft_on_reg_bram_d2>.
    Found 1-bit register for signal <vsync_intr_d1>.
    Found 1-bit register for signal <vsync_intr_d2>.
    Found 1-bit register for signal <tft_rst_d1>.
    Found 1-bit register for signal <tft_rst_d2>.
    Found 1-bit register for signal <IP2Bus_MstRd_Req>.
    Found 5-bit adder for signal <trans_cnt[0]_GND_298_o_add_26_OUT> created at line 539.
    Found 9-bit adder for signal <line_cnt[0]_GND_298_o_add_33_OUT> created at line 568.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 147 D-type flip-flop(s).
Unit <tft_controller> synthesized.

Synthesizing Unit <slave_register>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/slave_register.v".
        C_DCR_SPLB_SLAVE_IF = 1
        C_DCR_BASEADDR = 1023
        C_DEFAULT_TFT_BASE_ADDR = 1920
        C_SLV_DWIDTH = 32
        C_NUM_REG = 4
WARNING:Xst:647 - Input <DCR_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCR_Sl_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Data<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCR_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCR_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCR_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCR_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'Sl_DCRAck', unconnected in block 'slave_register', is tied to its initial value (0).
    Found 1-bit register for signal <gen_plb_if.bus2ip_rdce_d2>.
    Found 1-bit register for signal <gen_plb_if.bus2ip_wrce_d1>.
    Found 1-bit register for signal <gen_plb_if.bus2ip_wrce_d2>.
    Found 11-bit register for signal <TFT_base_addr>.
    Found 1-bit register for signal <TFT_dps_reg>.
    Found 1-bit register for signal <TFT_on_reg>.
    Found 1-bit register for signal <TFT_intr_en>.
    Found 1-bit register for signal <TFT_status_reg>.
    Found 8-bit register for signal <TFT_iic_reg_addr>.
    Found 8-bit register for signal <TFT_iic_reg_data>.
    Found 1-bit register for signal <TFT_iic_xfer>.
    Found 1-bit register for signal <iic_xfer_done_d1>.
    Found 1-bit register for signal <iic_xfer_done_d2>.
    Found 1-bit register for signal <tft_status_d1>.
    Found 1-bit register for signal <tft_status_d2>.
    Found 32-bit register for signal <IP2Bus_Data>.
    Found 1-bit register for signal <gen_plb_if.bus2ip_rdce_d1>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <slave_register> synthesized.

Synthesizing Unit <line_buffer>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/line_buffer.v".
WARNING:Xst:647 - Input <PLB_BRAM_data<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BRAM_data<14:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BRAM_data<22:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BRAM_data<30:39>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BRAM_data<46:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BRAM_data<54:55>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BRAM_data<62:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <tc>.
    Found 9-bit register for signal <BRAM_PLB_addr>.
    Found 6-bit register for signal <RED>.
    Found 6-bit register for signal <GREEN>.
    Found 6-bit register for signal <BLUE>.
    Found 10-bit register for signal <BRAM_TFT_addr>.
    Found 10-bit adder for signal <BRAM_TFT_addr[0]_GND_302_o_add_3_OUT> created at line 179.
    Found 9-bit adder for signal <BRAM_PLB_addr[0]_GND_302_o_add_10_OUT> created at line 207.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
Unit <line_buffer> synthesized.

Synthesizing Unit <h_sync>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/h_sync.v".
        SET_COUNTERS = 5'b00001
        PULSE = 5'b00010
        BACK_PORCH = 5'b00100
        PIXEL = 5'b01000
        FRONT_PORCH = 5'b10000
    Found 1-bit register for signal <VSYNC_Rst>.
    Found 7-bit register for signal <h_p_cnt>.
    Found 1-bit register for signal <h_p_cnt_tc>.
    Found 6-bit register for signal <h_bp_cnt>.
    Found 1-bit register for signal <H_bp_cnt_tc>.
    Found 1-bit register for signal <H_bp_cnt_tc2>.
    Found 11-bit register for signal <h_pix_cnt>.
    Found 1-bit register for signal <H_pix_cnt_tc>.
    Found 1-bit register for signal <H_pix_cnt_tc2>.
    Found 4-bit register for signal <h_fp_cnt>.
    Found 1-bit register for signal <h_fp_cnt_tc>.
    Found 5-bit register for signal <HSYNC_cs>.
    Found finite state machine <FSM_4> for signal <HSYNC_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <h_p_cnt[0]_GND_304_o_add_27_OUT> created at line 308.
    Found 6-bit adder for signal <h_bp_cnt[0]_GND_304_o_add_36_OUT> created at line 340.
    Found 11-bit adder for signal <h_pix_cnt[0]_GND_304_o_add_46_OUT> created at line 372.
    Found 4-bit adder for signal <h_fp_cnt[0]_GND_304_o_add_54_OUT> created at line 398.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <h_sync> synthesized.

Synthesizing Unit <v_sync>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/v_sync.v".
        SET_COUNTERS = 5'b00001
        PULSE = 5'b00010
        BACK_PORCH = 5'b00100
        LINE = 5'b01000
        FRONT_PORCH = 5'b10000
    Found 1-bit register for signal <clk_ce_pos>.
    Found 1-bit register for signal <clk_ce_neg>.
    Found 5-bit register for signal <VSYNC_cs>.
    Found 2-bit register for signal <v_p_cnt>.
    Found 1-bit register for signal <V_p_cnt_tc>.
    Found 5-bit register for signal <v_bp_cnt>.
    Found 1-bit register for signal <V_bp_cnt_tc>.
    Found 9-bit register for signal <v_l_cnt>.
    Found 1-bit register for signal <V_l_cnt_tc>.
    Found 4-bit register for signal <v_fp_cnt>.
    Found 1-bit register for signal <v_fp_cnt_tc>.
    Found 1-bit register for signal <clk_stb_d1>.
    Found finite state machine <FSM_5> for signal <VSYNC_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <v_p_cnt[0]_GND_305_o_add_29_OUT> created at line 313.
    Found 5-bit adder for signal <v_bp_cnt[0]_GND_305_o_add_37_OUT> created at line 338.
    Found 9-bit adder for signal <v_l_cnt[0]_GND_305_o_add_45_OUT> created at line 363.
    Found 4-bit adder for signal <v_fp_cnt[0]_GND_305_o_add_53_OUT> created at line 388.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <v_sync> synthesized.

Synthesizing Unit <tft_interface>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/hdl/verilog/tft_interface.v".
        C_FAMILY = "spartan6"
        C_I2C_SLAVE_ADDR = 118
        C_TFT_INTERFACE = 0
        C_IOREG_STYLE = 1
WARNING:Xst:647 - Input <TFT_iic_reg_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TFT_iic_reg_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TFT_IIC_SCL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TFT_IIC_SDA_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TFT_iic_xfer> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <tft_interface> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x4-bit single-port Read Only RAM                    : 1
 16x5-bit single-port Read Only RAM                    : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 12-bit subtractor                                     : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 3
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 201
 1-bit register                                        : 133
 10-bit register                                       : 1
 11-bit register                                       : 5
 12-bit register                                       : 2
 2-bit register                                        : 4
 3-bit register                                        : 5
 32-bit register                                       : 8
 4-bit register                                        : 10
 5-bit register                                        : 5
 6-bit register                                        : 4
 64-bit register                                       : 3
 7-bit register                                        : 1
 8-bit register                                        : 15
 9-bit register                                        : 5
# Comparators                                          : 18
 12-bit comparator greater                             : 1
 32-bit comparator greater                             : 8
 32-bit comparator lessequal                           : 8
 5-bit comparator greater                              : 1
# Multiplexers                                         : 168
 1-bit 2-to-1 multiplexer                              : 128
 1-bit 3-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cc_brst_exp_adptr>.
The following registers are absorbed into accumulator <sig_byte_addr_int>: 1 register on signal <sig_byte_addr_int>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig_byte_addr_incr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(PLB_MSSize,sig_m_size_reg<2:3>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sig_byte_addr_incr> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GEN_BE_CLRS_MSTR64.sig_strt_addr_ls_3bit[0]_GND_29_o_wide_mux_93_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig_next_addr_ls_reg> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cc_brst_exp_adptr> synthesized (advanced).

Synthesizing (advanced) Unit <h_sync>.
The following registers are absorbed into counter <h_p_cnt>: 1 register on signal <h_p_cnt>.
The following registers are absorbed into counter <h_bp_cnt>: 1 register on signal <h_bp_cnt>.
The following registers are absorbed into counter <h_pix_cnt>: 1 register on signal <h_pix_cnt>.
The following registers are absorbed into counter <h_fp_cnt>: 1 register on signal <h_fp_cnt>.
Unit <h_sync> synthesized (advanced).

Synthesizing (advanced) Unit <line_buffer>.
The following registers are absorbed into counter <BRAM_TFT_addr>: 1 register on signal <BRAM_TFT_addr>.
The following registers are absorbed into counter <BRAM_PLB_addr>: 1 register on signal <BRAM_PLB_addr>.
Unit <line_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <plb_mstr_addr_gen>.
The following registers are absorbed into accumulator <current_address_unsigned>: 1 register on signal <current_address_unsigned>.
Unit <plb_mstr_addr_gen> synthesized (advanced).

Synthesizing (advanced) Unit <rd_wr_calc_burst>.
The following registers are absorbed into counter <parent_dbeats_remaining>: 1 register on signal <parent_dbeats_remaining>.
The following registers are absorbed into counter <dbeat_count>: 1 register on signal <dbeat_count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig_flburst_cnt> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <parent_dbeats_remaining<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sig_flburst_cnt> |          |
    -----------------------------------------------------------------------
Unit <rd_wr_calc_burst> synthesized (advanced).

Synthesizing (advanced) Unit <tft_controller>.
The following registers are absorbed into counter <trans_cnt>: 1 register on signal <trans_cnt>.
The following registers are absorbed into counter <line_cnt>: 1 register on signal <line_cnt>.
Unit <tft_controller> synthesized (advanced).

Synthesizing (advanced) Unit <v_sync>.
The following registers are absorbed into counter <v_p_cnt>: 1 register on signal <v_p_cnt>.
The following registers are absorbed into counter <v_bp_cnt>: 1 register on signal <v_bp_cnt>.
The following registers are absorbed into counter <v_l_cnt>: 1 register on signal <v_l_cnt>.
The following registers are absorbed into counter <v_fp_cnt>: 1 register on signal <v_fp_cnt>.
Unit <v_sync> synthesized (advanced).
WARNING:Xst:2677 - Node <sig_m_size_reg_0> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_address_reg_31> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_address_reg_30> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_address_reg_29> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <addr_out_s_h_3> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_2> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x4-bit single-port distributed Read Only RAM        : 1
 16x5-bit single-port distributed Read Only RAM        : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 14
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 12-bit down counter                                   : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 2
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Accumulators                                         : 2
 32-bit up loadable accumulator                        : 1
 8-bit up loadable accumulator                         : 1
# Registers                                            : 850
 Flip-Flops                                            : 850
# Comparators                                          : 18
 12-bit comparator greater                             : 1
 32-bit comparator greater                             : 8
 32-bit comparator lessequal                           : 8
 5-bit comparator greater                              : 1
# Multiplexers                                         : 160
 1-bit 2-to-1 multiplexer                              : 125
 1-bit 3-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sm_post_wrreq> (without init value) has a constant value of 0 in block <rd_wr_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sm_plb_ld_wrdata_reg> (without init value) has a constant value of 0 in block <rd_wr_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sm_wrllink_dsc> (without init value) has a constant value of 0 in block <rd_wr_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sm_ip_wr_cmplt> (without init value) has a constant value of 0 in block <rd_wr_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <increment_reg_unsigned_0> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_1> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_2> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_3> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_4> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_5> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_6> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_7> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_9> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_10> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_11> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <strt_be_reg_0> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <strt_be_reg_1> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <strt_be_reg_2> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <strt_be_reg_3> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <strt_be_reg_4> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <strt_be_reg_5> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <strt_be_reg_6> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <strt_be_reg_7> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch master_id_31 hinder the constant cleaning in the block plb_slave_attachment.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <master_id_30> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_29> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_28> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_27> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_26> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_25> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_24> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_23> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_22> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_21> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_20> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_19> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_18> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_17> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_16> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_15> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_14> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_13> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_12> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_11> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_10> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_9> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_8> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_7> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_6> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_5> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_4> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_3> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_2> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GEN_FOR_SHARED.addr_cntl_cs> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/FSM_0> on signal <sm_rdcntl_state[1:3]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 rd_idle              | 000
 rd_cmd_calc          | 001
 rd_wait_addrack      | 010
 rd_dphase            | 011
 rd_chk_done          | 100
 rd_llink_discontinue | 101
 rd_wait_on_tmout_clr | 110
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_LLINK/FSM_2> on signal <llsm_cntl_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 10
 ll_dst_discontinue | 11
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VGA_controller/PLBV46_MASTER_BURST_I/I_WR_LLINK/FSM_3> on signal <llsm_cntl_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 10
 ll_dst_discontinue | 11
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VGA_controller/TFT_CTRL_I/HSYNC_U2/FSM_4> on signal <HSYNC_cs[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 00010 | 00010
 00100 | 00100
 01000 | 01000
 10000 | 10000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VGA_controller/TFT_CTRL_I/VSYNC_U3/FSM_5> on signal <VSYNC_cs[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------
WARNING:Xst:1293 - FF/Latch <sig_byte_addr_incr_reg_0> has a constant value of 0 in block <cc_brst_exp_adptr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_byte_addr_incr_reg_1> has a constant value of 0 in block <cc_brst_exp_adptr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sig_byte_addr_incr_reg_4> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_4> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_5> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_6> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_7> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:1710 - FF/Latch <IP2Bus_Data_15> (without init value) has a constant value of 0 in block <slave_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_14> (without init value) has a constant value of 0 in block <slave_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_13> (without init value) has a constant value of 0 in block <slave_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_12> (without init value) has a constant value of 0 in block <slave_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_11> (without init value) has a constant value of 0 in block <slave_register>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance LINE_BUFFER in unit line_buffer of type RAMB16_S18_S36 has been replaced by RAMB16BWER

Optimizing unit <system_vga_controller_wrapper> ...

Optimizing unit <plbv46_master_burst> ...

Optimizing unit <cc_brst_exp_adptr> ...

Optimizing unit <rd_wr_controller> ...

Optimizing unit <rd_wr_calc_burst> ...

Optimizing unit <plb_mstr_addr_gen> ...

Optimizing unit <llink_rd_backend_no_fifo> ...
WARNING:Xst:1710 - FF/Latch <sig_llsm_force_sof> (without init value) has a constant value of 0 in block <llink_rd_backend_no_fifo>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <llink_wr_backend_no_fifo> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <counter_f> ...

Optimizing unit <tft_controller> ...

Optimizing unit <slave_register> ...

Optimizing unit <line_buffer> ...

Optimizing unit <h_sync> ...

Optimizing unit <v_sync> ...

Optimizing unit <tft_interface> ...
WARNING:Xst:1710 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_57> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_56> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_55> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_54> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_53> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_52> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_51> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_50> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_49> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_48> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_47> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_46> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_45> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_44> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_43> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_42> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_41> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_40> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_39> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_38> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/TFT_CTRL_I/SLAVE_REG_U6/iic_xfer_done_d1> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_7> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_6> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_5> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_4> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_3> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_2> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_1> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_0> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_63> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_62> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_61> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_60> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_59> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_58> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_17> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_16> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_15> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_14> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_13> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_12> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_11> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_10> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_9> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_8> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_7> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_6> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_5> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_4> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_3> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_2> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_1> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_0> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_1> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_msize_reg_0> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_37> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_36> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_35> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_34> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_33> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_32> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_31> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_30> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_29> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_28> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_27> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_26> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_25> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_24> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_23> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_22> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_21> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_20> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_19> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_wrdata_reg_18> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/TFT_CTRL_I/SLAVE_REG_U6/iic_xfer_done_d2> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_1> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_int_3> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_incr_reg_3> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_6_6> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_6_7> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_5_6> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_5_7> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_7_6> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_7_7> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_3_6> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_3_7> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_2_6> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_2_7> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_0> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_1> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_2> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_3> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_4> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_5> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_6> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_7> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_0> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_1> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_2> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_3> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_4> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_5> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_6> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_7> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_rd_mbusy_reg> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_1_6> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_1_7> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_mbusy_reg> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_0> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_1> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_2> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_3> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_4> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_5> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_6> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_7> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_0> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_1> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_2> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_3> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_4> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_5> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_6> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_7> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_14> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_15> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_22> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_23> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_30> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_31> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_32> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_33> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_34> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_35> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_36> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_37> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_38> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_39> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_46> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_47> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_54> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_55> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_62> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_63> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_force_src_dsc> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_2plb_dest_dsc> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_WR_LLINK/llsm_cntl_state_FSM_FFd1> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_WR_LLINK/llsm_cntl_state_FSM_FFd2> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_dst_dsc> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_ll2plb_s_h_done> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_done> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_ll2plb_s_h_src_dsc> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_2plb_src_dsc> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN<0>.GEN_PLB_SHARED.cs_out_s_h_0> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_0> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_1> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_2> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_3> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_4> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_5> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_6> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_7> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_14> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_15> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_22> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_23> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_30> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_31> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_32> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_33> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_34> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_35> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_36> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_37> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_38> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_39> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_46> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_47> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_54> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_55> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_62> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/PLB_BRAM_data_i_63> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/TFT_CTRL_I/HSYNC_U2/H_pix_cnt_tc2> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:2677 - Node <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_first_wrdack_cmplt> of sequential type is unconnected in block <system_vga_controller_wrapper>.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/current_address_unsigned_31> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/current_address_unsigned_30> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/current_address_unsigned_29> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_dbeats_remaining_5> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_dbeats_remaining_6> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_dbeats_remaining_7> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_dbeats_remaining_8> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_dbeats_remaining_9> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_dbeats_remaining_10> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_dbeats_remaining_11> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_count_4> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_next_addr_ls_reg_2> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_next_addr_ls_reg_1> (without init value) has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_int_0> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_int_1> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <VGA_controller/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd5> in Unit <system_vga_controller_wrapper> is equivalent to the following FF/Latch, which will be removed : <VGA_controller/TFT_CTRL_I/HSYNC_U2/VSYNC_Rst> 
INFO:Xst:2261 - The FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_2> in Unit <system_vga_controller_wrapper> is equivalent to the following FF/Latch, which will be removed : <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_3> 
INFO:Xst:2261 - The FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_0> in Unit <system_vga_controller_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_2> <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_3> 
INFO:Xst:2261 - The FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_addrack_cmplt> in Unit <system_vga_controller_wrapper> is equivalent to the following FF/Latch, which will be removed : <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_parent_addrack_cmplt> 
INFO:Xst:2261 - The FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mwrdack_reg> in Unit <system_vga_controller_wrapper> is equivalent to the following FF/Latch, which will be removed : <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_wrack_reg> 
INFO:Xst:2261 - The FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_4> in Unit <system_vga_controller_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_5> <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_6> <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_7> 
INFO:Xst:2261 - The FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_reg_6> in Unit <system_vga_controller_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_reg_5> <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_reg_7> <VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_reg_4> 
INFO:Xst:2261 - The FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_LLINK/llsm_cntl_state_FSM_FFd1> in Unit <system_vga_controller_wrapper> is equivalent to the following FF/Latch, which will be removed : <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_force_eof> 
INFO:Xst:2261 - The FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddack_reg> in Unit <system_vga_controller_wrapper> is equivalent to the following FF/Latch, which will be removed : <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_rdack_reg> 

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_vga_controller_wrapper, actual ratio is 11.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <system_vga_controller_wrapper> :
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_base_addr_d2_0>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_base_addr_d2_1>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_base_addr_d2_2>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_base_addr_d2_3>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_base_addr_d2_4>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_base_addr_d2_5>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_base_addr_d2_6>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_base_addr_d2_7>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_base_addr_d2_8>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_base_addr_d2_9>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_base_addr_d2_10>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_on_reg>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_on_reg_bram_d2>.
	Found 2-bit shift register for signal <VGA_controller/TFT_CTRL_I/tft_rst_d2>.
Unit <system_vga_controller_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 646
 Flip-Flops                                            : 646
# Shift Registers                                      : 14
 2-bit shift register                                  : 14

=========================================================================
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_BUSLOCK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG> has a constant value of 0 in block <system_vga_controller_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_vga_controller_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 673
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 43
#      LUT2                        : 92
#      LUT3                        : 108
#      LUT4                        : 72
#      LUT5                        : 62
#      LUT6                        : 117
#      MUXCY                       : 75
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 83
# FlipFlops/Latches                : 650
#      FD                          : 47
#      FDE                         : 3
#      FDR                         : 336
#      FDRE                        : 238
#      FDS                         : 16
#      FDSE                        : 9
#      ODDR2                       : 1
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Shift Registers                  : 14
#      SRLC16E                     : 14

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             650  out of  18224     3%  
 Number of Slice LUTs:                  525  out of   9112     5%  
    Number used as Logic:               511  out of   9112     5%  
    Number used as Memory:               14  out of   2176     0%  
       Number used as SRL:               14

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    837
   Number with an unused Flip Flop:     187  out of    837    22%  
   Number with an unused LUT:           312  out of    837    37%  
   Number of fully used LUT-FF pairs:   338  out of    837    40%  
   Number of unique control sets:        64

IO Utilization: 
 Number of IOs:                         652
 Number of bonded IOBs:                   0  out of    232     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                          | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------+-------+
MPLB_Clk                           | NONE(VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_rnw_reg) | 332   |
SPLB_Clk                           | NONE(VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout)| 209   |
SYS_TFT_Clk                        | NONE(VGA_controller/TFT_CTRL_I/get_line_start_d1)                                              | 126   |
-----------------------------------+------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.418ns (Maximum Frequency: 184.577MHz)
   Minimum input arrival time before clock: 4.352ns
   Maximum output required time after clock: 2.286ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPLB_Clk'
  Clock period: 5.418ns (frequency: 184.577MHz)
  Total number of paths / destination ports: 5644 / 751
-------------------------------------------------------------------------
Delay:               5.418ns (Levels of Logic = 3)
  Source:            VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_2 (FF)
  Destination:       VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/current_address_unsigned_0 (FF)
  Source Clock:      MPLB_Clk rising
  Destination Clock: MPLB_Clk rising

  Data Path: VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_2 to VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/current_address_unsigned_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.447   0.982  VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_2 (VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_2)
     LUT6:I5->O           14   0.205   0.958  VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_load<4>111 (VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_load<4>11)
     LUT5:I4->O            2   0.205   0.845  VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_sig_composite_wrack11_SW1 (N47)
     LUT6:I3->O           29   0.205   1.249  VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/_n0115_inv1 (VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/_n0115_inv)
     FDRE:CE                   0.322          VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/current_address_unsigned_28
    ----------------------------------------
    Total                      5.418ns (1.384ns logic, 4.034ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 4.205ns (frequency: 237.821MHz)
  Total number of paths / destination ports: 1379 / 271
-------------------------------------------------------------------------
Delay:               4.205ns (Levels of Logic = 3)
  Source:            VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2 (FF)
  Destination:       VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2 to VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.931  VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2 (VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2)
     LUT4:I0->O            4   0.203   1.028  VGA_controller/TFT_CTRL_I/SLAVE_REG_U6/_n0140_inv11 (VGA_controller/TFT_CTRL_I/SLAVE_REG_U6/_n0140_inv1)
     LUT5:I0->O            6   0.203   1.089  VGA_controller/TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Error1 (VGA_controller/ip2bus_error)
     LUT5:I0->O            1   0.203   0.000  VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Mmux_GND_15_o_ip2bus_error_i_MUX_89_o11 (VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GND_15_o_ip2bus_error_i_MUX_89_o)
     FDR:D                     0.102          VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0
    ----------------------------------------
    Total                      4.205ns (1.158ns logic, 3.047ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_TFT_Clk'
  Clock period: 5.382ns (frequency: 185.791MHz)
  Total number of paths / destination ports: 1056 / 279
-------------------------------------------------------------------------
Delay:               2.691ns (Levels of Logic = 1)
  Source:            VGA_controller/TFT_CTRL_I/tft_on_reg_bram_d2 (FF)
  Destination:       VGA_controller/TFT_CTRL_I/TFT_IF_U5/FDR_DE (FF)
  Source Clock:      SYS_TFT_Clk rising
  Destination Clock: SYS_TFT_Clk falling

  Data Path: VGA_controller/TFT_CTRL_I/tft_on_reg_bram_d2 to VGA_controller/TFT_CTRL_I/TFT_IF_U5/FDR_DE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   0.961  VGA_controller/TFT_CTRL_I/tft_on_reg_bram_d2 (VGA_controller/TFT_CTRL_I/tft_on_reg_bram_d2)
     LUT2:I0->O            3   0.203   0.650  VGA_controller/TFT_CTRL_I/tft_rst1_1 (VGA_controller/TFT_CTRL_I/tft_rst1)
     FDS:S                     0.430          VGA_controller/TFT_CTRL_I/TFT_IF_U5/FDS_HSYNC
    ----------------------------------------
    Total                      2.691ns (1.080ns logic, 1.611ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 947 / 462
-------------------------------------------------------------------------
Offset:              4.352ns (Levels of Logic = 3)
  Source:            PLB_MSSize<0> (PAD)
  Destination:       VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/current_address_unsigned_0 (FF)
  Destination Clock: MPLB_Clk rising

  Data Path: PLB_MSSize<0> to VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/current_address_unsigned_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           14   0.203   0.958  VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_load<4>111 (VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_load<4>11)
     LUT5:I4->O            2   0.205   0.845  VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_sig_composite_wrack11_SW1 (N47)
     LUT6:I3->O           29   0.205   1.249  VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/_n0115_inv1 (VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/_n0115_inv)
     FDRE:CE                   0.322          VGA_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/I_ADDR_CNTR/current_address_unsigned_28
    ----------------------------------------
    Total                      4.352ns (1.300ns logic, 3.052ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 283 / 275
-------------------------------------------------------------------------
Offset:              2.218ns (Levels of Logic = 1)
  Source:            SPLB_Rst (PAD)
  Destination:       VGA_controller/TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Data_0 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to VGA_controller/TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           27   0.203   1.220  VGA_controller/TFT_CTRL_I/SLAVE_REG_U6/_n0132_01 (VGA_controller/TFT_CTRL_I/SLAVE_REG_U6/_n0132_0)
     FDR:R                     0.430          VGA_controller/TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Data_31
    ----------------------------------------
    Total                      2.218ns (0.998ns logic, 1.220ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 133 / 50
-------------------------------------------------------------------------
Offset:              2.286ns (Levels of Logic = 1)
  Source:            VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_need_conv_cycle_reg (FF)
  Destination:       M_BE<0> (PAD)
  Source Clock:      MPLB_Clk rising

  Data Path: VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_need_conv_cycle_reg to M_BE<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              40   0.447   1.634  VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_need_conv_cycle_reg (VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_need_conv_cycle_reg)
     LUT3:I0->O            0   0.205   0.000  VGA_controller/PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_M_RNW_out11 (M_RNW)
    ----------------------------------------
    Total                      2.286ns (0.652ns logic, 1.634ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 70 / 70
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0 (FF)
  Destination:       Sl_rdDBus<0> (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0 to Sl_rdDBus<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              0   0.447   0.000  VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0 (VGA_controller/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0)
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_TFT_Clk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            VGA_controller/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R5 (FF)
  Destination:       TFT_VGA_R<5> (PAD)
  Source Clock:      SYS_TFT_Clk rising

  Data Path: VGA_controller/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R5 to TFT_VGA_R<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              0   0.447   0.000  VGA_controller/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R5 (TFT_VGA_R<5>)
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MPLB_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPLB_Clk       |    5.418|         |         |         |
SPLB_Clk       |    1.405|         |         |         |
SYS_TFT_Clk    |    1.199|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPLB_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPLB_Clk       |    1.599|         |         |         |
SPLB_Clk       |    4.205|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYS_TFT_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPLB_Clk       |    1.026|         |         |         |
SPLB_Clk       |    1.097|         |         |         |
SYS_TFT_Clk    |    4.538|         |    2.691|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.88 secs
 
--> 

Total memory usage is 4552280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  491 (   0 filtered)
Number of infos    :   47 (   0 filtered)

