// Seed: 2124940307
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  ;
  logic id_12;
  parameter integer id_13 = "";
endmodule
module module_1 #(
    parameter id_1 = 32'd77,
    parameter id_2 = 32'd96
) (
    input tri id_0,
    input wire _id_1,
    input tri1 _id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6
);
  wire [id_2 : (  id_1  )] id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_8,
      id_10,
      id_12,
      id_14,
      id_9,
      id_12,
      id_8
  );
endmodule
