<!DOCTYPE HTML>
<!--
	Alpha by HTML5 UP
	html5up.net | @ajlkn
	Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>
	<head>
		<title>XIX Simpósio em Sistemas Computacionais de Alto Desempenho (WSCAD 2018)</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1" />
		<!--[if lte IE 8]><script src="assets/js/ie/html5shiv.js"></script><![endif]-->
		<link rel="stylesheet" href="assets/css/main.css" />
		<!--[if lte IE 8]><link rel="stylesheet" href="assets/css/ie8.css" /><![endif]-->
		<script>
		  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
		  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
		  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
		  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

		  ga('create', 'UA-93491734-1', 'auto');
		  ga('send', 'pageview');

		</script>
		<link rel="stylesheet" href="http://www2.sbc.org.br/sbac/2017/css/schedule.css">
	</head>
	<body>
		<div id="page-wrapper">

			<!-- Header -->
			<header id="header">
				<h1><!--<a href="index.html">WSCAD 2018</a> -->
					<a href="index.html"><img src="images/logos/wscad-logo.png" width="15%"></a></h1>
					<nav id="nav">
						<ul>
							<li><a href="index.html">Principal</a></li>
							<li>
								<a href="#" class="icon fa-angle-down">Chamadas</a>
								<ul>
									<li><a href="chamada-wscad.html">Trilha Principal</a></li>
									<li><a href="chamada-wic.html">WSCAD-WIC</a></li>
									<li><a href="chamada-ctd.html">WSCAD-CTD</a></li>
									<li><a href="chamada-weac.html">WEAC</a></li>
									<li><a href="chamada-wch.html">WCH</a></li>
									<li><a href="chamada-minicursos.html">Minicursos</a></li>
									<li><a href="http://lspd.mackenzie.br/marathon/current/index.pt.html" target="_blank">Maratona</a></li>
								</ul>
							</li>
							<li>
								<a href="#" class="icon fa-angle-down">Programa</a>
								<ul>
									<li><a href="programa.html">Programação Completa</a></li>
									<li><a href="programa-wscad.html">Trilha Principal</a></li>
									<li><a href="programa-wic.html">WSCAD-WIC</a></li>
									<li><a href="programa-ctd.html">WSCAD-CTD</a></li>
									<li><a href="programa-weac.html">WEAC</a></li>
									<li><a href="programa-wch.html">WCH</a></li>
									<li><a href="programa-minicursos.html">Minicursos</a></li>
								</ul>
							</li>
							<li><a href="inscricoes.html">Inscrições</a></li>
							<!--<li><a href="caravana.html">Caravana</a></li>-->
							<li><a href="local.html">Informações Locais</a></li>
							<li><a href="comites.html">Comitês</a></li>
							<li><a href="http://wscad.sbc.org.br/edicoes/index.html">Edições Passadas</a></li>
						</ul>
					</nav>
					<div class="offset1 span8 pull-left" style="background-color:none; bottom:0; width: 8%">
   					 <span style="display:block; height: 80px;"></span>
   					 <center>
   					 	<a href="http://www.sbc.org.br" target="_blank">
   					 		<img id="logo_promocao_sbc" src="images/logos/logo-promocao-sbc-bl.png" border="0" height="50%" width="50%"/>
   					 	</a>
   					 </center>
    				</div>
			</header>

			<!-- Main -->
				<section id="main" class="container">
					<div class="box">
						<span class="image featured"><img src="images/banner-small-programa.jpg" alt="" /></span>

						<header>
							<h2>Programação Geral do WSCAD 2018</h2>
							<p>Simpósio em Sistemas Computacionais de Alto Desempenho</p>
						</header>

						(Em definição)
						<!-- <nav id="schedule-menu"></nav>
						<div id="schedule"></div>
						<style> 

						#schedule-menu { text-align: center; }
						#schedule-menu a.button { margin: 0 1rem 0 1rem; }
						</style>
						-->
					</div>
				</section>

				<section id="keynotes" class="container">
					<div class="box">
						<header>
							<h2>Palestras/Keynotes</h2>
						</header>

						<!-- Keynote 1 -->
						<table id="keynote1">
						  <tr>
						    <th><h3><strong>Keynote 1:</strong> An Overview of High Performance Computing and Challenges for the Future</h3></th>
						  </tr>
						  <tr>
						  	<td>
						  		<h4><strong><a href="http://www.netlib.org/utk/people/JackDongarra/">Jack Dongarra</a></strong>, University of Tennessee and Oak Ridge National Laboratory</h4>
						  	</td>
						  </tr>
						  <tr>
						    <td><p><strong>Abstract:</strong> In this talk we examine how high performance computing has changed over the last 10-year and look toward the future in terms of trends. These changes have had and will continue to have a major impact on our software. A new generation of software libraries and algorithms are needed for the effective and reliable use of (wide area) dynamic, distributed and parallel environments.  Some of the software and algorithm challenges have already been encountered, such as management of communication and memory hierarchies through a combination of compile--time and run--time techniques, but the increased scale of computation, depth of memory hierarchies, range of latencies, and increased run--time environment variability will make these problems much harder.</p></td>
						  </tr>
						  <tr>
						  	<td>
						  	<table border="0px">
						    <td style="vertical-align:top">
						    	<img src="images/palestrantes/jack-2013-web-tiny.jpeg" alt="Jack Dongarra" style="width:150px;height:150px;">
						    </td>
						    <td>
						    	<p><strong>Jack Dongarra</strong> holds an appointment at the University of Tennessee, Oak Ridge National Laboratory, and the University of Manchester. He specializes in numerical algorithms in linear algebra, parallel computing, use of advanced-computer architectures, programming methodology, and tools for parallel computers. He was awarded the IEEE Sid Fernbach Award in 2004; in 2008 he was the recipient of the first IEEE Medal of Excellence in Scalable Computing; in 2010 he was the first recipient of the SIAM Special Interest Group on Supercomputing's award for Career Achievement; in 2011 he was the recipient of the IEEE Charles Babbage Award; and in 2013 he received the ACM/IEEE Ken Kennedy Award. He is a Fellow of the AAAS, ACM, IEEE, and SIAM and a foreign member of the Russian Academy of Science and a member of the US National Academy of Engineering.</p>
						    </td>
							</table> 
						  </td>
						</tr>
						</table>

						<!-- Keynote 2 -->
						<table id="keynote2">
						  <tr>
						    <th><h3><strong>Keynote 2:</strong>Improved Static Analysis to Generate More Efficient Code for Execution of Loop Nests in GPUs</h3></th>
						  </tr>
						  <tr>
						  	<td>
						  		<h4><strong><a href="http://webdocs.cs.ualberta.ca/~amaral/">Jose Nelson Amaral</a></strong>, University of Alberta - Canada</h4>
						  	</td>
						  </tr>
						  <tr>
						    <td><p><strong>Resumo:</strong> Em 2018 a IBM e a Nvidia estão entregando dois supercomputadores para o Departamento de Energia dos Estados Unidos. Estes supercomputadores utilizam o POWER 9, a GPU Volta, e a rede de interconexão NVLink. Esta palestra vai descrever como o trabalho de dois alunos de mestrado na Universidade de Alberta foi fundamental para melhorar a qualidade do código gerado para programas escritos em OpenMP 4.x pelos compiladores entregues pela IBM para estes supercomputadores. Este trabalho começou com o desenvolvimento de uma nova análise chamada Arithmetic Control Form (ACF) que aplica os princípios de análise de mancha (taint analysis) para detectar divergência de controle e de acesso de dados em programas escritos em CUDA. Subsequentemente uma outra nova análise, chamada Interaction Point Algebraic Difference (IPAD) foi capaz de provar a não existência de dependências em vários ninhos de laços em OpenMP e possibilitou transformações de laços que levaram a ganhos dramáticos de performance nos programas gerados para execução na GPU Volta. Além de descrever os avanços em análise de programas e geração de código desenvolvidos na University of Alberta, esta palestra também vai descrever o processo que levou estes dois alunos de mestrado a influenciar significativamente os compiladores para estes supercomputadores.</p></td>
						  </tr>
						  <tr>
						  	<td>
						  	<table border="0px">
						    <td style="vertical-align:top">
						    	<img src="images/palestrantes/amaral-profile.jpg" alt="Jose Nelson Amaral" style="width:150px;height:150px;">
						    </td>
						    <td>
						    	<p><strong>Jose Nelson Amaral</strong> é professor de Ciências da Computação na <i>University of Alberta</i>, Canadá. Ele recebeu o Ph.D. em Electrical and Computer Engineering da The University of Texas at Austin, em 1994, um M.E. do Instituto Tecnológico de Aeronáutica, São José dos Campos, SP, Brasil, e um B.E. da Pontifícia Universidade Católica do Rio Grande do Sul (PUCRS), RS, Brasil. Os interesses atuais de pesquisa dele incluem Projeto de Compiladores, Análise Estática, Compilação por Realimentação, Arquitetura de Compiladores, Sistemas de Computação de Alto Desempenho, e a aplicação de métodos de aprendizado para o projeto de compiladores. Suas áreas anteriores de pesquisa incluíram algoritmos conscientes de caches, caches para roteadores de protocolo de internet, redes neurais artificiais, problemas de otimização combinatória, arquiteturas paralelas para sistemas simbólicos, arquiteturas multi-threaded, e modelos de programação. Prof. Amaral é um membro Sênior do IEEE, um <i>Distinguished Engineer</i> da ACM e foi um palestrante Distinto da ACM. Ele foi Chefe do comitê de programa para várias conferências e serviu como editor associado no <i>IEEE Transactions on Computers</i> e no <i>IEEE Transactions of Parallel and Distributed Systems</i>. Em 2012 ele foi selecionado o "Professor do Ano" pelo Centro para Estudos Avançados da IBM em Toronto no Canadá. Em 2015 ele recebeu o prêmio por excelência em ensino da Faculdade de Ciências da <i>University of Alberta</i>.</p>
						    	<p>Veja esta reportagem do Prof. Nelson Amaral relacionada à sua palestra no WSCAD 2018: <a href="https://www.ualberta.ca/science/science-news/2018/june/worlds-fastest-supercomputer-contains-ualberta-technology">link</a></p>
						    </td>
							</table> 
						  </td>
						</tr>
						</table>

						<!-- Keynote 3 -->
						<table id="keynote3">
						  <tr>
						    <th><h3><strong>Keynote 3:</strong>Microarchitecture, Computing Systems, High Performance Computing and End-to-End Deep Neural Networks</h3></th>
						  </tr>
						  <tr>
						  	<td>
						  		<h4><strong><a href="https://fenix.iscte-iul.pt/homepage/mbjrz@iscte.pt/summary">Prof. Mauricio Breternitz</a></strong>, Research Fellow at ISCTE-IUL Instituto Universitário de Lisboa - ISTAR - DLS</h4>
						  	</td>
						  </tr>
						  <tr>
						    <td><p><strong>Abstract:</strong> In this multi-part presentation I intend to discuss highlights from my experience as a researcher in industrial labs in the USA (at IBM, Motorola, Intel Labs and IBM Research), discussing the microarchitecture computing systems, and related compilation issues. Then I intend to discuss current and future experience in high performance computing systems leading to Exascale, from system organization to performance analysis and big data applications. Finally I describe current investigation topics which focus on novel applications of end-to-end deep neural networks, focusing on  system organization and research opportunities. I am also available to share experiences related to industry and university interaction and  collaboration.</p></td>
						  </tr>
						  <tr>
						  	<td>
						  	<table border="0px">
						    <td style="vertical-align:top">
						    	<img src="images/palestrantes/mauricio-breternitz.jpg" alt="Mauricio Breternitz" style="width:150px;height:150px;">
						    </td>
						    <td>
						    	<p><strong>Mauricio Breternitz</strong> is a Research Fellow and Invited Auxiliary Professor in DLS group of ISTAR at ISCTE-Lisbon University Institute. He received a Ph.D. in Computer Engineering from Carnegie-Mellon University, is a Senior Member of the IEEE, holds 48 U.S. patents and has 52 more pending in areas related to compilation, code optimization, binary translation, processor, cache and memory system organization and cryptography, and his publications have been cited more than 1016 times. Mauricio's academic service include advising multiple Ph.D. internships and thesis committees, organizing ACM/IEEE conferences; service on multiple program committees as well as participation in successful grant submissions to the U.S. Dept. of Energy and European Horizon 2020. Mauricio's research interest focuses on real-life solutions with practical impact, developed at IBM (T.J. Watson and Austin), Motorola, Intel Labs, TimesN Systems (an Austin startup) and most recently at AMD Research in Austin, Texas where he worked on Exascale computing.  His research areas include end-to-end applications of machine learning, and architecture and performance of computing systems. He worked on parallelizing compilers for a research multiprocessor, and for instruction-level parallel VLIW architectures; on binary translation of x86 codes; on IP telephony libraries and on parallelizing database server programs. At Intel, Mauricio conceived and pushed through product deployment innovative microcode compression inventions, now in every product, that had significant impact (estimated upwards of US$18M savings). His current research focuses on novel understanding and application of end-to-end deep neural networks to achieve efficient computation systems.</p>
						    	<p>Mauricio is an energetic and innovative researcher with interest in real-life solutions with practical impact, currently researching end-to-end application of machine learning to enhanced living spaces via digital assistance. For a previous employer, Mauricio conceived and pushed through deployment innovative algorithmic & microarchitectural ideas that have had significant positive product impact (estimated upwards of $18M). He holds 48 U.S. patents and has 58 more pending in areas related to compilation, code optimization, binary translation, processor, cache and memory system organization and cryptography. Mauricio's academic service include ACM/IEEE conferences such as IISWC (general chair), HPCA(finance chair),AMAS-BT/ISCA Workshop (organizer & chair), CGO, ISCA, and multiple program committees. Mauricio received the Electronics Engineer degree with honors at ITA-Instituto Tecnologico de Aeronautica, Brazil, a MSc in Computer Science at UNICAMP, Brazil and the Ph.D. in Computer Engineering at Carnegie-Mellon University. He worked on parallelizing compilers for a research multiprocessor and for VLIW architectures, binary translation of x86 codes, on IP telephony libraries and on parallelizing database server programs. Recently he has worked on novel algorithms utilizing CPU and GPUs accelerating machine learning on Apache Spark, on system-level and architectural-level characterization of cloud workloads and on novel approaches to utilizing CPU and GPU in cloud workloads such as MapReduce and GraphLab. He is interested in scale-up and scale-out frameworks for Deep Neural Networks using CPUs and GPUs. He worked at IBM (TJWatson and Austin), Motorola, Intel Labs and TimesN Systems, an Austin startup. For more information, please visit: <br>
						    	<a href="https://fenix.iscte-iul.pt/homepage/mbjrz@iscte.pt/summary">https://fenix.iscte-iul.pt/homepage/mbjrz@iscte.pt/summary</a>
						    	<br>
						    	<a href="https://ciencia.iscte-iul.pt/authors/mbreternitz/publications?view_mode=classic_view">https://ciencia.iscte-iul.pt/authors/mbreternitz/publications?view_mode=classic_view</a>
						    	<br>
						    	<a href="https://scholar.google.com/citations?user=pnmGA74AAAAJ">https://scholar.google.com/citations?user=pnmGA74AAAAJ</a>
						    	</p>
						    </td>
							</table> 
						  </td>
						</tr>
						</table>
					</div>
				</section>

				<!-- Footer -->
				<footer id="footer">
					<div class="imgfoot">
					  <img id="my_image" src="images/logos/logos.png" border="0" />
					  <a href="http://www.sbc.org.br" target="_blank" style="top: 10%; left: 5%; width: 4.5%; height: 25%;"></a>
					  <!--<a href="https://www.ieee.org/" target="_blank" style="top: 19%; left: 19%; width: 8.5%; height: 10%;"></a>-->
						<a href="http://portal.mackenzie.br/" target="_blank" style="top: 11%; left: 15%; width: 7.0%; height: 12%;"></a>
						<a href="http://icmc.usp.br/" target="_blank" style="top: 9%; left: 23%; width: 8.5%; height: 12%;"></a>
						<!--<a href="http://www.capes.gov.br" target="_blank" style="top: 17%; left: 69%; width: 5.5%; height: 20%;"></a>
						<a href="http://www.cnpq.gov.br" target="_blank" style="top: 18%; left: 76%; width: 8.5%; height: 15%;"></a>
						<a href="http://www.fapesp.br" target="_blank" style="top: 20%; left: 86%; width: 8%; height: 9%;"></a>-->
					<!--	<a href="http://www.sdc.com.br" target="_blank" style="top: 53%; left: 8%; width: 11.5%; height: 16%;"></a>
						<a href="https://www.dellemc.com/" target="_blank" style="top: 55%; left: 21%; width: 14%; height: 10%;"></a>
						<a href="https://www.ibm.com/" target="_blank" style="top: 55%; left: 36.2%; width: 8%; height: 10%;"></a>
						<a href="https://ersolucoes.com.br/" target="_blank" style="top: 52%; left: 53.1%; width: 13%; height: 17%;"></a>
						<a href="http://www.cray.com" target="_blank" style="top: 55%; left: 73%; width: 11%; height: 9%;"></a>
						<a href="http://www.nvidia.com" target="_blank" style="top: 51%; left: 85.5%; width: 5%; height: 15%;"></a>
						<a href="http://www.newroute.com" target="_blank" style="top: 90%; left: 31.2%; width: 9%; height: 10%;"></a>
						<a href="http://www.google.com" target="_blank" style="top: 90%; left: 50.2%; width: 5.5%; height: 6.5%;"></a>
						<a href="http://www.versatushpc.com.br" target="_blank" style="top: 89%; left: 65.8%; width: 6%; height: 8.2%;"></a> -->
						<a href="https://www.facebook.com/wscad2018" target="_blank" style="top: 90%; left: 42%; width: 16%; height: 12%;"></a>
					</div>
					<br/>
				</footer>
		</div>

		<!-- Scripts -->
			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/jquery.dropotron.min.js"></script>
			<script src="assets/js/jquery.scrollgress.min.js"></script>
			<script src="assets/js/skel.min.js"></script>
			<script src="assets/js/util.js"></script>
			<!--[if lte IE 8]><script src="assets/js/ie/respond.min.js"></script><![endif]-->
			<script src="assets/js/main.js"></script>
			<script src="http://www2.sbc.org.br/sbac/2017/js/schedule.js" onload="initSchedule('pt-BR','#schedule','#schedule-menu','button small');"></script>

	</body>
</html>
