
SAI_Audio_FSBL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000034c  34180400  34180400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f15c  3418074c  3418074c  0000074c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0003e828  3418f8a8  3418f8a8  0000f8a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  341ce0d0  341ce0d0  0004f180  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  341ce0d0  341ce0d0  0004f180  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  341ce0d0  341ce0d0  0004f180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  341ce0d0  341ce0d0  0004e0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  341ce0d4  341ce0d4  0004e0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  341e0000  341ce0d8  0004f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .noncacheable 0000002c  341e0054  341ce12c  0004f054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .gnu.sgstubs  00000020  341ce160  341ce160  0004f160  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .bss          000001c0  341e0080  341e0080  00050080  2**2
                  ALLOC
 12 ._user_heap_stack 00000a00  341e0240  341e0240  00050080  2**0
                  ALLOC
 13 .ARM.attributes 0000003a  00000000  00000000  0004f180  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001968b  00000000  00000000  0004f1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002823  00000000  00000000  00068845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001be8  00000000  00000000  0006b068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00052849  00000000  00000000  0006cc50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a5ef  00000000  00000000  000bf499  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00209cd9  00000000  00000000  000d9a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  002e3761  2**0
                  CONTENTS, READONLY
 21 .debug_rnglists 0000155d  00000000  00000000  002e37a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  0000758c  00000000  00000000  002e4d04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000096  00000000  00000000  002ec290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

3418074c <__do_global_dtors_aux>:
3418074c:	b510      	push	{r4, lr}
3418074e:	4c05      	ldr	r4, [pc, #20]	@ (34180764 <__do_global_dtors_aux+0x18>)
34180750:	7823      	ldrb	r3, [r4, #0]
34180752:	b933      	cbnz	r3, 34180762 <__do_global_dtors_aux+0x16>
34180754:	4b04      	ldr	r3, [pc, #16]	@ (34180768 <__do_global_dtors_aux+0x1c>)
34180756:	b113      	cbz	r3, 3418075e <__do_global_dtors_aux+0x12>
34180758:	4804      	ldr	r0, [pc, #16]	@ (3418076c <__do_global_dtors_aux+0x20>)
3418075a:	f3af 8000 	nop.w
3418075e:	2301      	movs	r3, #1
34180760:	7023      	strb	r3, [r4, #0]
34180762:	bd10      	pop	{r4, pc}
34180764:	341e0080 	.word	0x341e0080
34180768:	00000000 	.word	0x00000000
3418076c:	3418f890 	.word	0x3418f890

34180770 <frame_dummy>:
34180770:	b508      	push	{r3, lr}
34180772:	4b03      	ldr	r3, [pc, #12]	@ (34180780 <frame_dummy+0x10>)
34180774:	b11b      	cbz	r3, 3418077e <frame_dummy+0xe>
34180776:	4903      	ldr	r1, [pc, #12]	@ (34180784 <frame_dummy+0x14>)
34180778:	4803      	ldr	r0, [pc, #12]	@ (34180788 <frame_dummy+0x18>)
3418077a:	f3af 8000 	nop.w
3418077e:	bd08      	pop	{r3, pc}
34180780:	00000000 	.word	0x00000000
34180784:	341e0084 	.word	0x341e0084
34180788:	3418f890 	.word	0x3418f890

3418078c <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPDMA1
  *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
3418078c:	b480      	push	{r7}
3418078e:	b085      	sub	sp, #20
34180790:	af00      	add	r7, sp, #0
34180792:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB1ENSR, Periphs);
34180794:	4a07      	ldr	r2, [pc, #28]	@ (341807b4 <LL_AHB1_GRP1_EnableClock+0x28>)
34180796:	687b      	ldr	r3, [r7, #4]
34180798:	f8c2 3a50 	str.w	r3, [r2, #2640]	@ 0xa50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB1ENR);
3418079c:	4b05      	ldr	r3, [pc, #20]	@ (341807b4 <LL_AHB1_GRP1_EnableClock+0x28>)
3418079e:	f8d3 3250 	ldr.w	r3, [r3, #592]	@ 0x250
341807a2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
341807a4:	68fb      	ldr	r3, [r7, #12]
}
341807a6:	bf00      	nop
341807a8:	3714      	adds	r7, #20
341807aa:	46bd      	mov	sp, r7
341807ac:	f85d 7b04 	ldr.w	r7, [sp], #4
341807b0:	4770      	bx	lr
341807b2:	bf00      	nop
341807b4:	56028000 	.word	0x56028000

341807b8 <LL_AHB3_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
341807b8:	b480      	push	{r7}
341807ba:	b085      	sub	sp, #20
341807bc:	af00      	add	r7, sp, #0
341807be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB3ENSR, Periphs);
341807c0:	4a07      	ldr	r2, [pc, #28]	@ (341807e0 <LL_AHB3_GRP1_EnableClock+0x28>)
341807c2:	687b      	ldr	r3, [r7, #4]
341807c4:	f8c2 3a58 	str.w	r3, [r2, #2648]	@ 0xa58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB3ENR);
341807c8:	4b05      	ldr	r3, [pc, #20]	@ (341807e0 <LL_AHB3_GRP1_EnableClock+0x28>)
341807ca:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
341807ce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
341807d0:	68fb      	ldr	r3, [r7, #12]
}
341807d2:	bf00      	nop
341807d4:	3714      	adds	r7, #20
341807d6:	46bd      	mov	sp, r7
341807d8:	f85d 7b04 	ldr.w	r7, [sp], #4
341807dc:	4770      	bx	lr
341807de:	bf00      	nop
341807e0:	56028000 	.word	0x56028000

341807e4 <LL_AHB4_GRP1_EnableClock>:
  *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
  *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
341807e4:	b480      	push	{r7}
341807e6:	b085      	sub	sp, #20
341807e8:	af00      	add	r7, sp, #0
341807ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB4ENSR, Periphs);
341807ec:	4a07      	ldr	r2, [pc, #28]	@ (3418080c <LL_AHB4_GRP1_EnableClock+0x28>)
341807ee:	687b      	ldr	r3, [r7, #4]
341807f0:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB4ENR);
341807f4:	4b05      	ldr	r3, [pc, #20]	@ (3418080c <LL_AHB4_GRP1_EnableClock+0x28>)
341807f6:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
341807fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
341807fc:	68fb      	ldr	r3, [r7, #12]
}
341807fe:	bf00      	nop
34180800:	3714      	adds	r7, #20
34180802:	46bd      	mov	sp, r7
34180804:	f85d 7b04 	ldr.w	r7, [sp], #4
34180808:	4770      	bx	lr
3418080a:	bf00      	nop
3418080c:	56028000 	.word	0x56028000

34180810 <I2C2_WriteReg>:
 * @param  pData      The target register value to be written
 * @param  Length     data length in bytes
 * @retval BSP status
 */
static int32_t I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
34180810:	b580      	push	{r7, lr}
34180812:	b088      	sub	sp, #32
34180814:	af04      	add	r7, sp, #16
34180816:	607b      	str	r3, [r7, #4]
34180818:	4603      	mov	r3, r0
3418081a:	81fb      	strh	r3, [r7, #14]
3418081c:	460b      	mov	r3, r1
3418081e:	81bb      	strh	r3, [r7, #12]
34180820:	4613      	mov	r3, r2
34180822:	817b      	strh	r3, [r7, #10]
	if (HAL_I2C_Mem_Write(&hi2c2, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
34180824:	8978      	ldrh	r0, [r7, #10]
34180826:	89ba      	ldrh	r2, [r7, #12]
34180828:	89f9      	ldrh	r1, [r7, #14]
3418082a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
3418082e:	9302      	str	r3, [sp, #8]
34180830:	8b3b      	ldrh	r3, [r7, #24]
34180832:	9301      	str	r3, [sp, #4]
34180834:	687b      	ldr	r3, [r7, #4]
34180836:	9300      	str	r3, [sp, #0]
34180838:	4603      	mov	r3, r0
3418083a:	4806      	ldr	r0, [pc, #24]	@ (34180854 <I2C2_WriteReg+0x44>)
3418083c:	f004 f922 	bl	34184a84 <HAL_I2C_Mem_Write>
34180840:	4603      	mov	r3, r0
34180842:	2b00      	cmp	r3, #0
34180844:	d101      	bne.n	3418084a <I2C2_WriteReg+0x3a>
	{
		return HAL_OK;
34180846:	2300      	movs	r3, #0
34180848:	e000      	b.n	3418084c <I2C2_WriteReg+0x3c>
	}

	return HAL_ERROR;
3418084a:	2301      	movs	r3, #1
}
3418084c:	4618      	mov	r0, r3
3418084e:	3710      	adds	r7, #16
34180850:	46bd      	mov	sp, r7
34180852:	bd80      	pop	{r7, pc}
34180854:	341e009c 	.word	0x341e009c

34180858 <I2C2_ReadReg>:
 * @param  pData      The target register value to be read
 * @param  Length     data length in bytes
 * @retval BSP status
 */
static int32_t I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
34180858:	b580      	push	{r7, lr}
3418085a:	b088      	sub	sp, #32
3418085c:	af04      	add	r7, sp, #16
3418085e:	607b      	str	r3, [r7, #4]
34180860:	4603      	mov	r3, r0
34180862:	81fb      	strh	r3, [r7, #14]
34180864:	460b      	mov	r3, r1
34180866:	81bb      	strh	r3, [r7, #12]
34180868:	4613      	mov	r3, r2
3418086a:	817b      	strh	r3, [r7, #10]
	if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
3418086c:	8978      	ldrh	r0, [r7, #10]
3418086e:	89ba      	ldrh	r2, [r7, #12]
34180870:	89f9      	ldrh	r1, [r7, #14]
34180872:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
34180876:	9302      	str	r3, [sp, #8]
34180878:	8b3b      	ldrh	r3, [r7, #24]
3418087a:	9301      	str	r3, [sp, #4]
3418087c:	687b      	ldr	r3, [r7, #4]
3418087e:	9300      	str	r3, [sp, #0]
34180880:	4603      	mov	r3, r0
34180882:	4806      	ldr	r0, [pc, #24]	@ (3418089c <I2C2_ReadReg+0x44>)
34180884:	f004 fa12 	bl	34184cac <HAL_I2C_Mem_Read>
34180888:	4603      	mov	r3, r0
3418088a:	2b00      	cmp	r3, #0
3418088c:	d101      	bne.n	34180892 <I2C2_ReadReg+0x3a>
	{
		return HAL_OK;
3418088e:	2300      	movs	r3, #0
34180890:	e000      	b.n	34180894 <I2C2_ReadReg+0x3c>
	}

	return HAL_ERROR;
34180892:	2301      	movs	r3, #1
}
34180894:	4618      	mov	r0, r3
34180896:	3710      	adds	r7, #16
34180898:	46bd      	mov	sp, r7
3418089a:	bd80      	pop	{r7, pc}
3418089c:	341e009c 	.word	0x341e009c

341808a0 <WM8904_I2C2_Init>:
/**
 * @brief  Initializes I2C HAL.
 * @retval HAL status
 */
int32_t WM8904_I2C2_Init(void)
{
341808a0:	b580      	push	{r7, lr}
341808a2:	b082      	sub	sp, #8
341808a4:	af00      	add	r7, sp, #0
	int32_t ret = HAL_OK;
341808a6:	2300      	movs	r3, #0
341808a8:	607b      	str	r3, [r7, #4]
	if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
341808aa:	4806      	ldr	r0, [pc, #24]	@ (341808c4 <WM8904_I2C2_Init+0x24>)
341808ac:	f004 fb18 	bl	34184ee0 <HAL_I2C_GetState>
341808b0:	4603      	mov	r3, r0
341808b2:	2b00      	cmp	r3, #0
341808b4:	d101      	bne.n	341808ba <WM8904_I2C2_Init+0x1a>
	{
		MX_I2C2_Init();
341808b6:	f000 f9fd 	bl	34180cb4 <MX_I2C2_Init>
	}
	return ret;
341808ba:	687b      	ldr	r3, [r7, #4]
}
341808bc:	4618      	mov	r0, r3
341808be:	3708      	adds	r7, #8
341808c0:	46bd      	mov	sp, r7
341808c2:	bd80      	pop	{r7, pc}
341808c4:	341e009c 	.word	0x341e009c

341808c8 <WM8904_I2C2_DeInit>:
/**
 * @brief  DeInitializes I2C HAL.
 * @retval HAL status
 */
int32_t WM8904_I2C2_DeInit(void)
{
341808c8:	b580      	push	{r7, lr}
341808ca:	b082      	sub	sp, #8
341808cc:	af00      	add	r7, sp, #0
	int32_t ret = HAL_OK;
341808ce:	2300      	movs	r3, #0
341808d0:	607b      	str	r3, [r7, #4]
	/* Init the I2C */
	if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
341808d2:	4806      	ldr	r0, [pc, #24]	@ (341808ec <WM8904_I2C2_DeInit+0x24>)
341808d4:	f004 f8a7 	bl	34184a26 <HAL_I2C_DeInit>
341808d8:	4603      	mov	r3, r0
341808da:	2b00      	cmp	r3, #0
341808dc:	d001      	beq.n	341808e2 <WM8904_I2C2_DeInit+0x1a>
	{
		ret = HAL_ERROR;
341808de:	2301      	movs	r3, #1
341808e0:	607b      	str	r3, [r7, #4]
	}
	return ret;
341808e2:	687b      	ldr	r3, [r7, #4]
}
341808e4:	4618      	mov	r0, r3
341808e6:	3708      	adds	r7, #8
341808e8:	46bd      	mov	sp, r7
341808ea:	bd80      	pop	{r7, pc}
341808ec:	341e009c 	.word	0x341e009c

341808f0 <WM8904_I2C2_WriteReg>:
 * @param  pData  The target register value to be written
 * @param  Length buffer size to be written
 * @retval HAL status
 */
int32_t WM8904_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
341808f0:	b580      	push	{r7, lr}
341808f2:	b088      	sub	sp, #32
341808f4:	af02      	add	r7, sp, #8
341808f6:	60ba      	str	r2, [r7, #8]
341808f8:	461a      	mov	r2, r3
341808fa:	4603      	mov	r3, r0
341808fc:	81fb      	strh	r3, [r7, #14]
341808fe:	460b      	mov	r3, r1
34180900:	81bb      	strh	r3, [r7, #12]
34180902:	4613      	mov	r3, r2
34180904:	80fb      	strh	r3, [r7, #6]
	int32_t ret;
#if defined(BSP_USE_CMSIS_OS)
	/* Get semaphore to prevent multiple I2C access */
	osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif /* BSP_USE_CMSIS_OS */
	if (I2C2_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
34180906:	89b9      	ldrh	r1, [r7, #12]
34180908:	89f8      	ldrh	r0, [r7, #14]
3418090a:	88fb      	ldrh	r3, [r7, #6]
3418090c:	9300      	str	r3, [sp, #0]
3418090e:	68bb      	ldr	r3, [r7, #8]
34180910:	2201      	movs	r2, #1
34180912:	f7ff ff7d 	bl	34180810 <I2C2_WriteReg>
34180916:	4603      	mov	r3, r0
34180918:	2b00      	cmp	r3, #0
3418091a:	d102      	bne.n	34180922 <WM8904_I2C2_WriteReg+0x32>
	{
		ret = HAL_OK;
3418091c:	2300      	movs	r3, #0
3418091e:	617b      	str	r3, [r7, #20]
34180920:	e004      	b.n	3418092c <WM8904_I2C2_WriteReg+0x3c>
	}
	else
	{
		ret = HAL_I2C_GetError(&hi2c2);
34180922:	4805      	ldr	r0, [pc, #20]	@ (34180938 <WM8904_I2C2_WriteReg+0x48>)
34180924:	f004 faea 	bl	34184efc <HAL_I2C_GetError>
34180928:	4603      	mov	r3, r0
3418092a:	617b      	str	r3, [r7, #20]
	}
#if defined(BSP_USE_CMSIS_OS)
	/* Release semaphore to prevent multiple I2C access */
	osSemaphoreRelease(BspI2cSemaphore);
#endif /* BSP_USE_CMSIS_OS */
	return ret;
3418092c:	697b      	ldr	r3, [r7, #20]
}
3418092e:	4618      	mov	r0, r3
34180930:	3718      	adds	r7, #24
34180932:	46bd      	mov	sp, r7
34180934:	bd80      	pop	{r7, pc}
34180936:	bf00      	nop
34180938:	341e009c 	.word	0x341e009c

3418093c <WM8904_I2C2_ReadReg>:
 * @param  pData   Pointer to data buffer
 * @param  Length  Length of the data
 * @retval HAL status
 */
int32_t WM8904_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
3418093c:	b580      	push	{r7, lr}
3418093e:	b088      	sub	sp, #32
34180940:	af02      	add	r7, sp, #8
34180942:	60ba      	str	r2, [r7, #8]
34180944:	461a      	mov	r2, r3
34180946:	4603      	mov	r3, r0
34180948:	81fb      	strh	r3, [r7, #14]
3418094a:	460b      	mov	r3, r1
3418094c:	81bb      	strh	r3, [r7, #12]
3418094e:	4613      	mov	r3, r2
34180950:	80fb      	strh	r3, [r7, #6]
	int32_t ret;
#if defined(BSP_USE_CMSIS_OS)
	/* Get semaphore to prevent multiple I2C access */
	osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif /* BSP_USE_CMSIS_OS */
	if (I2C2_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
34180952:	89b9      	ldrh	r1, [r7, #12]
34180954:	89f8      	ldrh	r0, [r7, #14]
34180956:	88fb      	ldrh	r3, [r7, #6]
34180958:	9300      	str	r3, [sp, #0]
3418095a:	68bb      	ldr	r3, [r7, #8]
3418095c:	2201      	movs	r2, #1
3418095e:	f7ff ff7b 	bl	34180858 <I2C2_ReadReg>
34180962:	4603      	mov	r3, r0
34180964:	2b00      	cmp	r3, #0
34180966:	d102      	bne.n	3418096e <WM8904_I2C2_ReadReg+0x32>
	{
		ret = HAL_OK;
34180968:	2300      	movs	r3, #0
3418096a:	617b      	str	r3, [r7, #20]
3418096c:	e004      	b.n	34180978 <WM8904_I2C2_ReadReg+0x3c>
	}
	else
	{
		ret = HAL_I2C_GetError(&hi2c2);
3418096e:	4805      	ldr	r0, [pc, #20]	@ (34180984 <WM8904_I2C2_ReadReg+0x48>)
34180970:	f004 fac4 	bl	34184efc <HAL_I2C_GetError>
34180974:	4603      	mov	r3, r0
34180976:	617b      	str	r3, [r7, #20]
	}
#if defined(BSP_USE_CMSIS_OS)
	/* Release semaphore to prevent multiple I2C access */
	osSemaphoreRelease(BspI2cSemaphore);
#endif /* BSP_USE_CMSIS_OS */
	return ret;
34180978:	697b      	ldr	r3, [r7, #20]
}
3418097a:	4618      	mov	r0, r3
3418097c:	3718      	adds	r7, #24
3418097e:	46bd      	mov	sp, r7
34180980:	bd80      	pop	{r7, pc}
34180982:	bf00      	nop
34180984:	341e009c 	.word	0x341e009c

34180988 <WM8904_GetTick>:
/**
  * @brief  Delay function
  * @retval Tick value
  */
int32_t WM8904_GetTick(void)
{
34180988:	b580      	push	{r7, lr}
3418098a:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
3418098c:	f002 f806 	bl	3418299c <HAL_GetTick>
34180990:	4603      	mov	r3, r0
}
34180992:	4618      	mov	r0, r3
34180994:	bd80      	pop	{r7, pc}
	...

34180998 <WM8904_Probe>:
 * @brief  Probe the WM8904 audio codec.
 * @param  None
 * @retval None
 */
static void WM8904_Probe(void)
{
34180998:	b580      	push	{r7, lr}
3418099a:	b088      	sub	sp, #32
3418099c:	af00      	add	r7, sp, #0
	WM8904_IO_t              IOCtx;
	uint32_t                 wm8904_id;
	static WM8904_Object_t   WM8904Obj;

	/* Configure the audio driver */
	  IOCtx.Address     = 0x34U;
3418099e:	2334      	movs	r3, #52	@ 0x34
341809a0:	823b      	strh	r3, [r7, #16]
	  IOCtx.Init        = WM8904_I2C2_Init;
341809a2:	4b1a      	ldr	r3, [pc, #104]	@ (34180a0c <WM8904_Probe+0x74>)
341809a4:	60bb      	str	r3, [r7, #8]
	  IOCtx.DeInit      = WM8904_I2C2_DeInit;
341809a6:	4b1a      	ldr	r3, [pc, #104]	@ (34180a10 <WM8904_Probe+0x78>)
341809a8:	60fb      	str	r3, [r7, #12]
	  IOCtx.ReadReg     = WM8904_I2C2_ReadReg;
341809aa:	4b1a      	ldr	r3, [pc, #104]	@ (34180a14 <WM8904_Probe+0x7c>)
341809ac:	61bb      	str	r3, [r7, #24]
	  IOCtx.WriteReg    = WM8904_I2C2_WriteReg;
341809ae:	4b1a      	ldr	r3, [pc, #104]	@ (34180a18 <WM8904_Probe+0x80>)
341809b0:	617b      	str	r3, [r7, #20]
	  IOCtx.GetTick     = WM8904_GetTick;
341809b2:	4b1a      	ldr	r3, [pc, #104]	@ (34180a1c <WM8904_Probe+0x84>)
341809b4:	61fb      	str	r3, [r7, #28]


	if (WM8904_RegisterBusIO(&WM8904Obj, &IOCtx) != WM8904_OK)
341809b6:	f107 0308 	add.w	r3, r7, #8
341809ba:	4619      	mov	r1, r3
341809bc:	4818      	ldr	r0, [pc, #96]	@ (34180a20 <WM8904_Probe+0x88>)
341809be:	f001 fbb9 	bl	34182134 <WM8904_RegisterBusIO>
341809c2:	4603      	mov	r3, r0
341809c4:	2b00      	cmp	r3, #0
341809c6:	d002      	beq.n	341809ce <WM8904_Probe+0x36>
	{
		Error_Handler();
341809c8:	f000 fa54 	bl	34180e74 <Error_Handler>
	else
	{
		Audio_Drv = (AUDIO_Drv_t *) &WM8904_Driver;
		Audio_CompObj = &WM8904Obj;
	}
}
341809cc:	e019      	b.n	34180a02 <WM8904_Probe+0x6a>
	else if (WM8904_ReadID(&WM8904Obj, &wm8904_id) != WM8904_OK)
341809ce:	1d3b      	adds	r3, r7, #4
341809d0:	4619      	mov	r1, r3
341809d2:	4813      	ldr	r0, [pc, #76]	@ (34180a20 <WM8904_Probe+0x88>)
341809d4:	f001 f86d 	bl	34181ab2 <WM8904_ReadID>
341809d8:	4603      	mov	r3, r0
341809da:	2b00      	cmp	r3, #0
341809dc:	d002      	beq.n	341809e4 <WM8904_Probe+0x4c>
		Error_Handler();
341809de:	f000 fa49 	bl	34180e74 <Error_Handler>
}
341809e2:	e00e      	b.n	34180a02 <WM8904_Probe+0x6a>
	else if ((wm8904_id & WM8904_ID_MASK) != WM8904_ID)
341809e4:	687b      	ldr	r3, [r7, #4]
341809e6:	b29b      	uxth	r3, r3
341809e8:	f648 1204 	movw	r2, #35076	@ 0x8904
341809ec:	4293      	cmp	r3, r2
341809ee:	d002      	beq.n	341809f6 <WM8904_Probe+0x5e>
		Error_Handler();
341809f0:	f000 fa40 	bl	34180e74 <Error_Handler>
}
341809f4:	e005      	b.n	34180a02 <WM8904_Probe+0x6a>
		Audio_Drv = (AUDIO_Drv_t *) &WM8904_Driver;
341809f6:	4b0b      	ldr	r3, [pc, #44]	@ (34180a24 <WM8904_Probe+0x8c>)
341809f8:	4a0b      	ldr	r2, [pc, #44]	@ (34180a28 <WM8904_Probe+0x90>)
341809fa:	601a      	str	r2, [r3, #0]
		Audio_CompObj = &WM8904Obj;
341809fc:	4b0b      	ldr	r3, [pc, #44]	@ (34180a2c <WM8904_Probe+0x94>)
341809fe:	4a08      	ldr	r2, [pc, #32]	@ (34180a20 <WM8904_Probe+0x88>)
34180a00:	601a      	str	r2, [r3, #0]
}
34180a02:	bf00      	nop
34180a04:	3720      	adds	r7, #32
34180a06:	46bd      	mov	sp, r7
34180a08:	bd80      	pop	{r7, pc}
34180a0a:	bf00      	nop
34180a0c:	341808a1 	.word	0x341808a1
34180a10:	341808c9 	.word	0x341808c9
34180a14:	3418093d 	.word	0x3418093d
34180a18:	341808f1 	.word	0x341808f1
34180a1c:	34180989 	.word	0x34180989
34180a20:	341e020c 	.word	0x341e020c
34180a24:	341e0200 	.word	0x341e0200
34180a28:	341e0000 	.word	0x341e0000
34180a2c:	341e0204 	.word	0x341e0204

34180a30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
34180a30:	b580      	push	{r7, lr}
34180a32:	b088      	sub	sp, #32
34180a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	WM8904_Init_t codec_init;
	uint32_t PlaybackStarted = 0;
34180a36:	2300      	movs	r3, #0
34180a38:	61fb      	str	r3, [r7, #28]
	uint8_t i = 0;
34180a3a:	2300      	movs	r3, #0
34180a3c:	76fb      	strb	r3, [r7, #27]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
34180a3e:	f001 ff4f 	bl	341828e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
34180a42:	f000 f869 	bl	34180b18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
34180a46:	f000 f9e1 	bl	34180e0c <MX_GPIO_Init>
  MX_GPDMA1_Init();
34180a4a:	f000 f923 	bl	34180c94 <MX_GPDMA1_Init>
  MX_I2C2_Init();
34180a4e:	f000 f931 	bl	34180cb4 <MX_I2C2_Init>
  MX_SAI1_Init();
34180a52:	f000 f96f 	bl	34180d34 <MX_SAI1_Init>
  SystemIsolation_Config();
34180a56:	f000 f9e7 	bl	34180e28 <SystemIsolation_Config>
  /* USER CODE BEGIN 2 */
	WM8904_Probe();
34180a5a:	f7ff ff9d 	bl	34180998 <WM8904_Probe>
	/* Initialize audio codec */

	codec_init.InputDevice  = WM8904_IN_NONE;
34180a5e:	2300      	movs	r3, #0
34180a60:	607b      	str	r3, [r7, #4]
	codec_init.OutputDevice = WM8904_OUT_HEADPHONE;
34180a62:	2301      	movs	r3, #1
34180a64:	60bb      	str	r3, [r7, #8]
	codec_init.Resolution   = WM8904_RESOLUTION_16B;
34180a66:	2300      	movs	r3, #0
34180a68:	613b      	str	r3, [r7, #16]
	codec_init.Frequency    = WM8904_FREQUENCY_16K;
34180a6a:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
34180a6e:	60fb      	str	r3, [r7, #12]
	codec_init.Volume       = 80U;
34180a70:	2350      	movs	r3, #80	@ 0x50
34180a72:	617b      	str	r3, [r7, #20]
	if (Audio_Drv->Init(Audio_CompObj, &codec_init) < 0)
34180a74:	4b22      	ldr	r3, [pc, #136]	@ (34180b00 <main+0xd0>)
34180a76:	681b      	ldr	r3, [r3, #0]
34180a78:	681b      	ldr	r3, [r3, #0]
34180a7a:	4a22      	ldr	r2, [pc, #136]	@ (34180b04 <main+0xd4>)
34180a7c:	6812      	ldr	r2, [r2, #0]
34180a7e:	1d39      	adds	r1, r7, #4
34180a80:	4610      	mov	r0, r2
34180a82:	4798      	blx	r3
34180a84:	4603      	mov	r3, r0
34180a86:	2b00      	cmp	r3, #0
34180a88:	da01      	bge.n	34180a8e <main+0x5e>
	{
		Error_Handler();
34180a8a:	f000 f9f3 	bl	34180e74 <Error_Handler>
	}
	if (Audio_Drv->Play(Audio_CompObj) != 0)
34180a8e:	4b1c      	ldr	r3, [pc, #112]	@ (34180b00 <main+0xd0>)
34180a90:	681b      	ldr	r3, [r3, #0]
34180a92:	68db      	ldr	r3, [r3, #12]
34180a94:	4a1b      	ldr	r2, [pc, #108]	@ (34180b04 <main+0xd4>)
34180a96:	6812      	ldr	r2, [r2, #0]
34180a98:	4610      	mov	r0, r2
34180a9a:	4798      	blx	r3
34180a9c:	4603      	mov	r3, r0
34180a9e:	2b00      	cmp	r3, #0
34180aa0:	d001      	beq.n	34180aa6 <main+0x76>
	{
		Error_Handler();
34180aa2:	f000 f9e7 	bl	34180e74 <Error_Handler>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if(PlaybackStarted == 0)
34180aa6:	69fb      	ldr	r3, [r7, #28]
34180aa8:	2b00      	cmp	r3, #0
34180aaa:	d117      	bne.n	34180adc <main+0xac>
		{
			if (HAL_OK != HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *) &audio_samples_16k[0+(i*audio_samples_count/16)], audio_samples_count/16))
34180aac:	7efb      	ldrb	r3, [r7, #27]
34180aae:	4a16      	ldr	r2, [pc, #88]	@ (34180b08 <main+0xd8>)
34180ab0:	6812      	ldr	r2, [r2, #0]
34180ab2:	fb02 f303 	mul.w	r3, r2, r3
34180ab6:	091b      	lsrs	r3, r3, #4
34180ab8:	005b      	lsls	r3, r3, #1
34180aba:	4a14      	ldr	r2, [pc, #80]	@ (34180b0c <main+0xdc>)
34180abc:	1899      	adds	r1, r3, r2
34180abe:	4b12      	ldr	r3, [pc, #72]	@ (34180b08 <main+0xd8>)
34180ac0:	681b      	ldr	r3, [r3, #0]
34180ac2:	091b      	lsrs	r3, r3, #4
34180ac4:	b29b      	uxth	r3, r3
34180ac6:	461a      	mov	r2, r3
34180ac8:	4811      	ldr	r0, [pc, #68]	@ (34180b10 <main+0xe0>)
34180aca:	f00e fcc7 	bl	3418f45c <HAL_SAI_Transmit_DMA>
34180ace:	4603      	mov	r3, r0
34180ad0:	2b00      	cmp	r3, #0
34180ad2:	d001      	beq.n	34180ad8 <main+0xa8>
			{
				Error_Handler();
34180ad4:	f000 f9ce 	bl	34180e74 <Error_Handler>
			}
			PlaybackStarted = 1;
34180ad8:	2301      	movs	r3, #1
34180ada:	61fb      	str	r3, [r7, #28]
		}
		if(PcmBufferCplt == 1)
34180adc:	4b0d      	ldr	r3, [pc, #52]	@ (34180b14 <main+0xe4>)
34180ade:	681b      	ldr	r3, [r3, #0]
34180ae0:	2b01      	cmp	r3, #1
34180ae2:	d1e0      	bne.n	34180aa6 <main+0x76>
		{
			PcmBufferCplt = 0;
34180ae4:	4b0b      	ldr	r3, [pc, #44]	@ (34180b14 <main+0xe4>)
34180ae6:	2200      	movs	r2, #0
34180ae8:	601a      	str	r2, [r3, #0]
			PlaybackStarted = 0;
34180aea:	2300      	movs	r3, #0
34180aec:	61fb      	str	r3, [r7, #28]
			i++;
34180aee:	7efb      	ldrb	r3, [r7, #27]
34180af0:	3301      	adds	r3, #1
34180af2:	76fb      	strb	r3, [r7, #27]
			if(i >= 15)
34180af4:	7efb      	ldrb	r3, [r7, #27]
34180af6:	2b0e      	cmp	r3, #14
34180af8:	d9d5      	bls.n	34180aa6 <main+0x76>
				i = 0;
34180afa:	2300      	movs	r3, #0
34180afc:	76fb      	strb	r3, [r7, #27]
		if(PlaybackStarted == 0)
34180afe:	e7d2      	b.n	34180aa6 <main+0x76>
34180b00:	341e0200 	.word	0x341e0200
34180b04:	341e0204 	.word	0x341e0204
34180b08:	341ce0cc 	.word	0x341ce0cc
34180b0c:	3418f8a8 	.word	0x3418f8a8
34180b10:	341e00f0 	.word	0x341e00f0
34180b14:	341e0208 	.word	0x341e0208

34180b18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
34180b18:	b580      	push	{r7, lr}
34180b1a:	b0b6      	sub	sp, #216	@ 0xd8
34180b1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
34180b1e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180b22:	2298      	movs	r2, #152	@ 0x98
34180b24:	2100      	movs	r1, #0
34180b26:	4618      	mov	r0, r3
34180b28:	f00e fe86 	bl	3418f838 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
34180b2c:	463b      	mov	r3, r7
34180b2e:	2240      	movs	r2, #64	@ 0x40
34180b30:	2100      	movs	r1, #0
34180b32:	4618      	mov	r0, r3
34180b34:	f00e fe80 	bl	3418f838 <memset>

  /** Configure the System Power Supply
  */
  if (HAL_PWREx_ConfigSupply(PWR_EXTERNAL_SOURCE_SUPPLY) != HAL_OK)
34180b38:	2000      	movs	r0, #0
34180b3a:	f004 fd45 	bl	341855c8 <HAL_PWREx_ConfigSupply>
34180b3e:	4603      	mov	r3, r0
34180b40:	2b00      	cmp	r3, #0
34180b42:	d001      	beq.n	34180b48 <SystemClock_Config+0x30>
  {
    Error_Handler();
34180b44:	f000 f996 	bl	34180e74 <Error_Handler>
  }

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
34180b48:	2000      	movs	r0, #0
34180b4a:	f004 fd65 	bl	34185618 <HAL_PWREx_ControlVoltageScaling>
34180b4e:	4603      	mov	r3, r0
34180b50:	2b00      	cmp	r3, #0
34180b52:	d001      	beq.n	34180b58 <SystemClock_Config+0x40>
  {
    Error_Handler();
34180b54:	f000 f98e 	bl	34180e74 <Error_Handler>
  }

  /* Enable HSI */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
34180b58:	2302      	movs	r3, #2
34180b5a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
34180b5c:	2308      	movs	r3, #8
34180b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
34180b60:	2300      	movs	r3, #0
34180b62:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
34180b64:	2300      	movs	r3, #0
34180b66:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_NONE;
34180b68:	2300      	movs	r3, #0
34180b6a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
34180b6c:	2300      	movs	r3, #0
34180b6e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
34180b72:	2300      	movs	r3, #0
34180b74:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
34180b78:	2300      	movs	r3, #0
34180b7a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
34180b7e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180b82:	4618      	mov	r0, r3
34180b84:	f004 ffdc 	bl	34185b40 <HAL_RCC_OscConfig>
34180b88:	4603      	mov	r3, r0
34180b8a:	2b00      	cmp	r3, #0
34180b8c:	d001      	beq.n	34180b92 <SystemClock_Config+0x7a>
  {
    Error_Handler();
34180b8e:	f000 f971 	bl	34180e74 <Error_Handler>
  }

  /** Get current CPU/System buses clocks configuration and if necessary switch
 to intermediate HSI clock to ensure target clock can be set
  */
  HAL_RCC_GetClockConfig(&RCC_ClkInitStruct);
34180b92:	463b      	mov	r3, r7
34180b94:	4618      	mov	r0, r3
34180b96:	f005 fe47 	bl	34186828 <HAL_RCC_GetClockConfig>
  if ((RCC_ClkInitStruct.CPUCLKSource == RCC_CPUCLKSOURCE_IC1) ||
34180b9a:	687b      	ldr	r3, [r7, #4]
34180b9c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34180ba0:	d003      	beq.n	34180baa <SystemClock_Config+0x92>
     (RCC_ClkInitStruct.SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11))
34180ba2:	68bb      	ldr	r3, [r7, #8]
  if ((RCC_ClkInitStruct.CPUCLKSource == RCC_CPUCLKSOURCE_IC1) ||
34180ba4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34180ba8:	d10e      	bne.n	34180bc8 <SystemClock_Config+0xb0>
  {
    RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK);
34180baa:	2303      	movs	r3, #3
34180bac:	603b      	str	r3, [r7, #0]
    RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_HSI;
34180bae:	2300      	movs	r3, #0
34180bb0:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
34180bb2:	2300      	movs	r3, #0
34180bb4:	60bb      	str	r3, [r7, #8]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
34180bb6:	463b      	mov	r3, r7
34180bb8:	4618      	mov	r0, r3
34180bba:	f005 fba1 	bl	34186300 <HAL_RCC_ClockConfig>
34180bbe:	4603      	mov	r3, r0
34180bc0:	2b00      	cmp	r3, #0
34180bc2:	d001      	beq.n	34180bc8 <SystemClock_Config+0xb0>
    {
      /* Initialization Error */
      Error_Handler();
34180bc4:	f000 f956 	bl	34180e74 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
34180bc8:	2300      	movs	r3, #0
34180bca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
34180bcc:	2302      	movs	r3, #2
34180bce:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
34180bd0:	2300      	movs	r3, #0
34180bd2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL1.PLLM = 4;
34180bd4:	2304      	movs	r3, #4
34180bd6:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL1.PLLN = 75;
34180bd8:	234b      	movs	r3, #75	@ 0x4b
34180bda:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
34180bdc:	2300      	movs	r3, #0
34180bde:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL1.PLLP1 = 1;
34180be0:	2301      	movs	r3, #1
34180be2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL1.PLLP2 = 1;
34180be4:	2301      	movs	r3, #1
34180be6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
34180bea:	2302      	movs	r3, #2
34180bec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSI;
34180bf0:	2300      	movs	r3, #0
34180bf2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL2.PLLM = 8;
34180bf6:	2308      	movs	r3, #8
34180bf8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL2.PLLN = 172;
34180bfc:	23ac      	movs	r3, #172	@ 0xac
34180bfe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
34180c02:	2300      	movs	r3, #0
34180c04:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL2.PLLP1 = 7;
34180c08:	2307      	movs	r3, #7
34180c0a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  RCC_OscInitStruct.PLL2.PLLP2 = 4;
34180c0e:	2304      	movs	r3, #4
34180c10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
34180c14:	2300      	movs	r3, #0
34180c16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
34180c1a:	2300      	movs	r3, #0
34180c1c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
34180c20:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180c24:	4618      	mov	r0, r3
34180c26:	f004 ff8b 	bl	34185b40 <HAL_RCC_OscConfig>
34180c2a:	4603      	mov	r3, r0
34180c2c:	2b00      	cmp	r3, #0
34180c2e:	d001      	beq.n	34180c34 <SystemClock_Config+0x11c>
  {
    Error_Handler();
34180c30:	f000 f920 	bl	34180e74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_CPUCLK|RCC_CLOCKTYPE_HCLK
34180c34:	237f      	movs	r3, #127	@ 0x7f
34180c36:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2|RCC_CLOCKTYPE_PCLK5
                              |RCC_CLOCKTYPE_PCLK4;
  RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_IC1;
34180c38:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
34180c3c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_IC2_IC6_IC11;
34180c3e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
34180c42:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
34180c44:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
34180c48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
34180c4a:	2300      	movs	r3, #0
34180c4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
34180c4e:	2300      	movs	r3, #0
34180c50:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
34180c52:	2300      	movs	r3, #0
34180c54:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;
34180c56:	2300      	movs	r3, #0
34180c58:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.IC1Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180c5a:	2300      	movs	r3, #0
34180c5c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.IC1Selection.ClockDivider = 2;
34180c5e:	2302      	movs	r3, #2
34180c60:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.IC2Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180c62:	2300      	movs	r3, #0
34180c64:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.IC2Selection.ClockDivider = 3;
34180c66:	2303      	movs	r3, #3
34180c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.IC6Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180c6a:	2300      	movs	r3, #0
34180c6c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.IC6Selection.ClockDivider = 4;
34180c6e:	2304      	movs	r3, #4
34180c70:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.IC11Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180c72:	2300      	movs	r3, #0
34180c74:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.IC11Selection.ClockDivider = 3;
34180c76:	2303      	movs	r3, #3
34180c78:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
34180c7a:	463b      	mov	r3, r7
34180c7c:	4618      	mov	r0, r3
34180c7e:	f005 fb3f 	bl	34186300 <HAL_RCC_ClockConfig>
34180c82:	4603      	mov	r3, r0
34180c84:	2b00      	cmp	r3, #0
34180c86:	d001      	beq.n	34180c8c <SystemClock_Config+0x174>
  {
    Error_Handler();
34180c88:	f000 f8f4 	bl	34180e74 <Error_Handler>
  }
}
34180c8c:	bf00      	nop
34180c8e:	37d8      	adds	r7, #216	@ 0xd8
34180c90:	46bd      	mov	sp, r7
34180c92:	bd80      	pop	{r7, pc}

34180c94 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
34180c94:	b580      	push	{r7, lr}
34180c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
34180c98:	2010      	movs	r0, #16
34180c9a:	f7ff fd77 	bl	3418078c <LL_AHB1_GRP1_EnableClock>

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
34180c9e:	2200      	movs	r2, #0
34180ca0:	2100      	movs	r1, #0
34180ca2:	2054      	movs	r0, #84	@ 0x54
34180ca4:	f001 ff61 	bl	34182b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
34180ca8:	2054      	movs	r0, #84	@ 0x54
34180caa:	f001 ff7b 	bl	34182ba4 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
34180cae:	bf00      	nop
34180cb0:	bd80      	pop	{r7, pc}
	...

34180cb4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
34180cb4:	b580      	push	{r7, lr}
34180cb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
34180cb8:	4b1b      	ldr	r3, [pc, #108]	@ (34180d28 <MX_I2C2_Init+0x74>)
34180cba:	4a1c      	ldr	r2, [pc, #112]	@ (34180d2c <MX_I2C2_Init+0x78>)
34180cbc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30C0EDFF;
34180cbe:	4b1a      	ldr	r3, [pc, #104]	@ (34180d28 <MX_I2C2_Init+0x74>)
34180cc0:	4a1b      	ldr	r2, [pc, #108]	@ (34180d30 <MX_I2C2_Init+0x7c>)
34180cc2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
34180cc4:	4b18      	ldr	r3, [pc, #96]	@ (34180d28 <MX_I2C2_Init+0x74>)
34180cc6:	2200      	movs	r2, #0
34180cc8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
34180cca:	4b17      	ldr	r3, [pc, #92]	@ (34180d28 <MX_I2C2_Init+0x74>)
34180ccc:	2201      	movs	r2, #1
34180cce:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
34180cd0:	4b15      	ldr	r3, [pc, #84]	@ (34180d28 <MX_I2C2_Init+0x74>)
34180cd2:	2200      	movs	r2, #0
34180cd4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
34180cd6:	4b14      	ldr	r3, [pc, #80]	@ (34180d28 <MX_I2C2_Init+0x74>)
34180cd8:	2200      	movs	r2, #0
34180cda:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
34180cdc:	4b12      	ldr	r3, [pc, #72]	@ (34180d28 <MX_I2C2_Init+0x74>)
34180cde:	2200      	movs	r2, #0
34180ce0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
34180ce2:	4b11      	ldr	r3, [pc, #68]	@ (34180d28 <MX_I2C2_Init+0x74>)
34180ce4:	2200      	movs	r2, #0
34180ce6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
34180ce8:	4b0f      	ldr	r3, [pc, #60]	@ (34180d28 <MX_I2C2_Init+0x74>)
34180cea:	2200      	movs	r2, #0
34180cec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
34180cee:	480e      	ldr	r0, [pc, #56]	@ (34180d28 <MX_I2C2_Init+0x74>)
34180cf0:	f003 fdfe 	bl	341848f0 <HAL_I2C_Init>
34180cf4:	4603      	mov	r3, r0
34180cf6:	2b00      	cmp	r3, #0
34180cf8:	d001      	beq.n	34180cfe <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
34180cfa:	f000 f8bb 	bl	34180e74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
34180cfe:	2100      	movs	r1, #0
34180d00:	4809      	ldr	r0, [pc, #36]	@ (34180d28 <MX_I2C2_Init+0x74>)
34180d02:	f004 fbc9 	bl	34185498 <HAL_I2CEx_ConfigAnalogFilter>
34180d06:	4603      	mov	r3, r0
34180d08:	2b00      	cmp	r3, #0
34180d0a:	d001      	beq.n	34180d10 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
34180d0c:	f000 f8b2 	bl	34180e74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
34180d10:	2100      	movs	r1, #0
34180d12:	4805      	ldr	r0, [pc, #20]	@ (34180d28 <MX_I2C2_Init+0x74>)
34180d14:	f004 fc0b 	bl	3418552e <HAL_I2CEx_ConfigDigitalFilter>
34180d18:	4603      	mov	r3, r0
34180d1a:	2b00      	cmp	r3, #0
34180d1c:	d001      	beq.n	34180d22 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
34180d1e:	f000 f8a9 	bl	34180e74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
34180d22:	bf00      	nop
34180d24:	bd80      	pop	{r7, pc}
34180d26:	bf00      	nop
34180d28:	341e009c 	.word	0x341e009c
34180d2c:	50005800 	.word	0x50005800
34180d30:	30c0edff 	.word	0x30c0edff

34180d34 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
34180d34:	b580      	push	{r7, lr}
34180d36:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
34180d38:	4b32      	ldr	r3, [pc, #200]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d3a:	4a33      	ldr	r2, [pc, #204]	@ (34180e08 <MX_SAI1_Init+0xd4>)
34180d3c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
34180d3e:	4b31      	ldr	r3, [pc, #196]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d40:	2200      	movs	r2, #0
34180d42:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
34180d44:	4b2f      	ldr	r3, [pc, #188]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d46:	2200      	movs	r2, #0
34180d48:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
34180d4a:	4b2e      	ldr	r3, [pc, #184]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d4c:	2280      	movs	r2, #128	@ 0x80
34180d4e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
34180d50:	4b2c      	ldr	r3, [pc, #176]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d52:	2200      	movs	r2, #0
34180d54:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
34180d56:	4b2b      	ldr	r3, [pc, #172]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d58:	2200      	movs	r2, #0
34180d5a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
34180d5c:	4b29      	ldr	r3, [pc, #164]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d5e:	2200      	movs	r2, #0
34180d60:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
34180d62:	4b28      	ldr	r3, [pc, #160]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34180d68:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
34180d6a:	4b26      	ldr	r3, [pc, #152]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d6c:	2200      	movs	r2, #0
34180d6e:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
34180d70:	4b24      	ldr	r3, [pc, #144]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d72:	2201      	movs	r2, #1
34180d74:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
34180d76:	4b23      	ldr	r3, [pc, #140]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d78:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
34180d7c:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
34180d7e:	4b21      	ldr	r3, [pc, #132]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d80:	2200      	movs	r2, #0
34180d82:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MckOutput = SAI_MCK_OUTPUT_ENABLE;
34180d84:	4b1f      	ldr	r3, [pc, #124]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d86:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
34180d8a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.MonoStereoMode = SAI_MONOMODE;
34180d8c:	4b1d      	ldr	r3, [pc, #116]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d8e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34180d92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
34180d94:	4b1b      	ldr	r3, [pc, #108]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d96:	2200      	movs	r2, #0
34180d98:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
34180d9a:	4b1a      	ldr	r3, [pc, #104]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180d9c:	2200      	movs	r2, #0
34180d9e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
34180da0:	4b18      	ldr	r3, [pc, #96]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180da2:	2200      	movs	r2, #0
34180da4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
34180da8:	4b16      	ldr	r3, [pc, #88]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180daa:	2201      	movs	r2, #1
34180dac:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
34180dae:	4b15      	ldr	r3, [pc, #84]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180db0:	f44f 7280 	mov.w	r2, #256	@ 0x100
34180db4:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 32;
34180db6:	4b13      	ldr	r3, [pc, #76]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180db8:	2220      	movs	r2, #32
34180dba:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 16;
34180dbc:	4b11      	ldr	r3, [pc, #68]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180dbe:	2210      	movs	r2, #16
34180dc0:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
34180dc2:	4b10      	ldr	r3, [pc, #64]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180dc4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34180dc8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
34180dca:	4b0e      	ldr	r3, [pc, #56]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180dcc:	2200      	movs	r2, #0
34180dce:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
34180dd0:	4b0c      	ldr	r3, [pc, #48]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180dd2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
34180dd6:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
34180dd8:	4b0a      	ldr	r3, [pc, #40]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180dda:	2200      	movs	r2, #0
34180ddc:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_16B;
34180dde:	4b09      	ldr	r3, [pc, #36]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180de0:	2240      	movs	r2, #64	@ 0x40
34180de2:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 2;
34180de4:	4b07      	ldr	r3, [pc, #28]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180de6:	2202      	movs	r2, #2
34180de8:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000003;
34180dea:	4b06      	ldr	r3, [pc, #24]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180dec:	2203      	movs	r2, #3
34180dee:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
34180df0:	4804      	ldr	r0, [pc, #16]	@ (34180e04 <MX_SAI1_Init+0xd0>)
34180df2:	f00e f8c1 	bl	3418ef78 <HAL_SAI_Init>
34180df6:	4603      	mov	r3, r0
34180df8:	2b00      	cmp	r3, #0
34180dfa:	d001      	beq.n	34180e00 <MX_SAI1_Init+0xcc>
  {
    Error_Handler();
34180dfc:	f000 f83a 	bl	34180e74 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
34180e00:	bf00      	nop
34180e02:	bd80      	pop	{r7, pc}
34180e04:	341e00f0 	.word	0x341e00f0
34180e08:	52005804 	.word	0x52005804

34180e0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
34180e0c:	b580      	push	{r7, lr}
34180e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
34180e10:	2008      	movs	r0, #8
34180e12:	f7ff fce7 	bl	341807e4 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
34180e16:	2002      	movs	r0, #2
34180e18:	f7ff fce4 	bl	341807e4 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOG_CLK_ENABLE();
34180e1c:	2040      	movs	r0, #64	@ 0x40
34180e1e:	f7ff fce1 	bl	341807e4 <LL_AHB4_GRP1_EnableClock>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
34180e22:	bf00      	nop
34180e24:	bd80      	pop	{r7, pc}
	...

34180e28 <SystemIsolation_Config>:
  * @brief RIF Initialization Function
  * @param None
  * @retval None
  */
  static void SystemIsolation_Config(void)
{
34180e28:	b580      	push	{r7, lr}
34180e2a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN RIF_Init 0 */

/* USER CODE END RIF_Init 0 */

  /* set all required IPs as secure privileged */
  __HAL_RCC_RIFSC_CLK_ENABLE();
34180e2c:	f44f 7000 	mov.w	r0, #512	@ 0x200
34180e30:	f7ff fcc2 	bl	341807b8 <LL_AHB3_GRP1_EnableClock>

  /* RIF-Aware IPs Config */

  /* set up GPDMA configuration */
  /* set GPDMA1 channel 0 used by SAI1 */
  if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0,DMA_CHANNEL_SEC|DMA_CHANNEL_PRIV|DMA_CHANNEL_SRC_SEC|DMA_CHANNEL_DEST_SEC)!= HAL_OK )
34180e34:	21ff      	movs	r1, #255	@ 0xff
34180e36:	4805      	ldr	r0, [pc, #20]	@ (34180e4c <SystemIsolation_Config+0x24>)
34180e38:	f002 fc51 	bl	341836de <HAL_DMA_ConfigChannelAttributes>
34180e3c:	4603      	mov	r3, r0
34180e3e:	2b00      	cmp	r3, #0
34180e40:	d001      	beq.n	34180e46 <SystemIsolation_Config+0x1e>
  {
    Error_Handler();
34180e42:	f000 f817 	bl	34180e74 <Error_Handler>
/* USER CODE END RIF_Init 1 */
/* USER CODE BEGIN RIF_Init 2 */

/* USER CODE END RIF_Init 2 */

}
34180e46:	bf00      	nop
34180e48:	bd80      	pop	{r7, pc}
34180e4a:	bf00      	nop
34180e4c:	341e0188 	.word	0x341e0188

34180e50 <HAL_SAI_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
34180e50:	b580      	push	{r7, lr}
34180e52:	b082      	sub	sp, #8
34180e54:	af00      	add	r7, sp, #0
34180e56:	6078      	str	r0, [r7, #4]
	PcmBufferCplt = 1;
34180e58:	4b04      	ldr	r3, [pc, #16]	@ (34180e6c <HAL_SAI_TxCpltCallback+0x1c>)
34180e5a:	2201      	movs	r2, #1
34180e5c:	601a      	str	r2, [r3, #0]
	HAL_SAI_DMAStop(&hsai_BlockA1);
34180e5e:	4804      	ldr	r0, [pc, #16]	@ (34180e70 <HAL_SAI_TxCpltCallback+0x20>)
34180e60:	f00e fa7e 	bl	3418f360 <HAL_SAI_DMAStop>
}
34180e64:	bf00      	nop
34180e66:	3708      	adds	r7, #8
34180e68:	46bd      	mov	sp, r7
34180e6a:	bd80      	pop	{r7, pc}
34180e6c:	341e0208 	.word	0x341e0208
34180e70:	341e00f0 	.word	0x341e00f0

34180e74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
34180e74:	b480      	push	{r7}
34180e76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
34180e78:	b672      	cpsid	i
}
34180e7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
34180e7c:	bf00      	nop
34180e7e:	e7fd      	b.n	34180e7c <Error_Handler+0x8>

34180e80 <LL_AHB4_GRP1_EnableClock>:
{
34180e80:	b480      	push	{r7}
34180e82:	b085      	sub	sp, #20
34180e84:	af00      	add	r7, sp, #0
34180e86:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34180e88:	4a07      	ldr	r2, [pc, #28]	@ (34180ea8 <LL_AHB4_GRP1_EnableClock+0x28>)
34180e8a:	687b      	ldr	r3, [r7, #4]
34180e8c:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  tmpreg = READ_REG(RCC->AHB4ENR);
34180e90:	4b05      	ldr	r3, [pc, #20]	@ (34180ea8 <LL_AHB4_GRP1_EnableClock+0x28>)
34180e92:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
34180e96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34180e98:	68fb      	ldr	r3, [r7, #12]
}
34180e9a:	bf00      	nop
34180e9c:	3714      	adds	r7, #20
34180e9e:	46bd      	mov	sp, r7
34180ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
34180ea4:	4770      	bx	lr
34180ea6:	bf00      	nop
34180ea8:	56028000 	.word	0x56028000

34180eac <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_UART8
  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
34180eac:	b480      	push	{r7}
34180eae:	b085      	sub	sp, #20
34180eb0:	af00      	add	r7, sp, #0
34180eb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->APB1ENSR1, Periphs);
34180eb4:	4a07      	ldr	r2, [pc, #28]	@ (34180ed4 <LL_APB1_GRP1_EnableClock+0x28>)
34180eb6:	687b      	ldr	r3, [r7, #4]
34180eb8:	f8c2 3a64 	str.w	r3, [r2, #2660]	@ 0xa64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->APB1ENR1);
34180ebc:	4b05      	ldr	r3, [pc, #20]	@ (34180ed4 <LL_APB1_GRP1_EnableClock+0x28>)
34180ebe:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
34180ec2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34180ec4:	68fb      	ldr	r3, [r7, #12]
}
34180ec6:	bf00      	nop
34180ec8:	3714      	adds	r7, #20
34180eca:	46bd      	mov	sp, r7
34180ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
34180ed0:	4770      	bx	lr
34180ed2:	bf00      	nop
34180ed4:	56028000 	.word	0x56028000

34180ed8 <LL_APB1_GRP1_DisableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_UART7
  *         @arg @ref LL_APB1_GRP1_PERIPH_UART8
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
34180ed8:	b480      	push	{r7}
34180eda:	b083      	sub	sp, #12
34180edc:	af00      	add	r7, sp, #0
34180ede:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->APB1ENCR1, Periphs);
34180ee0:	4b06      	ldr	r3, [pc, #24]	@ (34180efc <LL_APB1_GRP1_DisableClock+0x24>)
34180ee2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34180ee6:	461a      	mov	r2, r3
34180ee8:	687b      	ldr	r3, [r7, #4]
34180eea:	f8c2 3264 	str.w	r3, [r2, #612]	@ 0x264
}
34180eee:	bf00      	nop
34180ef0:	370c      	adds	r7, #12
34180ef2:	46bd      	mov	sp, r7
34180ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
34180ef8:	4770      	bx	lr
34180efa:	bf00      	nop
34180efc:	56028000 	.word	0x56028000

34180f00 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_UART9
  *         @arg @ref LL_APB2_GRP1_PERIPH_USART10
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
34180f00:	b480      	push	{r7}
34180f02:	b085      	sub	sp, #20
34180f04:	af00      	add	r7, sp, #0
34180f06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->APB2ENSR, Periphs);
34180f08:	4a07      	ldr	r2, [pc, #28]	@ (34180f28 <LL_APB2_GRP1_EnableClock+0x28>)
34180f0a:	687b      	ldr	r3, [r7, #4]
34180f0c:	f8c2 3a6c 	str.w	r3, [r2, #2668]	@ 0xa6c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->APB2ENR);
34180f10:	4b05      	ldr	r3, [pc, #20]	@ (34180f28 <LL_APB2_GRP1_EnableClock+0x28>)
34180f12:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
34180f16:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34180f18:	68fb      	ldr	r3, [r7, #12]
}
34180f1a:	bf00      	nop
34180f1c:	3714      	adds	r7, #20
34180f1e:	46bd      	mov	sp, r7
34180f20:	f85d 7b04 	ldr.w	r7, [sp], #4
34180f24:	4770      	bx	lr
34180f26:	bf00      	nop
34180f28:	56028000 	.word	0x56028000

34180f2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
34180f2c:	b480      	push	{r7}
34180f2e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
34180f30:	bf00      	nop
34180f32:	46bd      	mov	sp, r7
34180f34:	f85d 7b04 	ldr.w	r7, [sp], #4
34180f38:	4770      	bx	lr
	...

34180f3c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
34180f3c:	b580      	push	{r7, lr}
34180f3e:	b0ec      	sub	sp, #432	@ 0x1b0
34180f40:	af00      	add	r7, sp, #0
34180f42:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180f46:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34180f4a:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
34180f4c:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34180f50:	2200      	movs	r2, #0
34180f52:	601a      	str	r2, [r3, #0]
34180f54:	605a      	str	r2, [r3, #4]
34180f56:	609a      	str	r2, [r3, #8]
34180f58:	60da      	str	r2, [r3, #12]
34180f5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
34180f5c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180f60:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34180f64:	4618      	mov	r0, r3
34180f66:	f44f 73c8 	mov.w	r3, #400	@ 0x190
34180f6a:	461a      	mov	r2, r3
34180f6c:	2100      	movs	r1, #0
34180f6e:	f00e fc63 	bl	3418f838 <memset>
  if(hi2c->Instance==I2C2)
34180f72:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180f76:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34180f7a:	681b      	ldr	r3, [r3, #0]
34180f7c:	681b      	ldr	r3, [r3, #0]
34180f7e:	4a20      	ldr	r2, [pc, #128]	@ (34181000 <HAL_I2C_MspInit+0xc4>)
34180f80:	4293      	cmp	r3, r2
34180f82:	d137      	bne.n	34180ff4 <HAL_I2C_MspInit+0xb8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
34180f84:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180f88:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34180f8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34180f90:	f04f 0300 	mov.w	r3, #0
34180f94:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
34180f98:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180f9c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34180fa0:	4a18      	ldr	r2, [pc, #96]	@ (34181004 <HAL_I2C_MspInit+0xc8>)
34180fa2:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34180fa6:	f107 0308 	add.w	r3, r7, #8
34180faa:	4618      	mov	r0, r3
34180fac:	f007 fb38 	bl	34188620 <HAL_RCCEx_PeriphCLKConfig>
34180fb0:	4603      	mov	r3, r0
34180fb2:	2b00      	cmp	r3, #0
34180fb4:	d001      	beq.n	34180fba <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
34180fb6:	f7ff ff5d 	bl	34180e74 <Error_Handler>
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
34180fba:	2008      	movs	r0, #8
34180fbc:	f7ff ff60 	bl	34180e80 <LL_AHB4_GRP1_EnableClock>
    /**I2C2 GPIO Configuration
    PD4     ------> I2C2_SDA
    PD14     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_14;
34180fc0:	f244 0310 	movw	r3, #16400	@ 0x4010
34180fc4:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
34180fc8:	2312      	movs	r3, #18
34180fca:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34180fce:	2300      	movs	r3, #0
34180fd0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
34180fd4:	2302      	movs	r3, #2
34180fd6:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
34180fda:	2304      	movs	r3, #4
34180fdc:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
34180fe0:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34180fe4:	4619      	mov	r1, r3
34180fe6:	4808      	ldr	r0, [pc, #32]	@ (34181008 <HAL_I2C_MspInit+0xcc>)
34180fe8:	f003 f990 	bl	3418430c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
34180fec:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
34180ff0:	f7ff ff5c 	bl	34180eac <LL_APB1_GRP1_EnableClock>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
34180ff4:	bf00      	nop
34180ff6:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
34180ffa:	46bd      	mov	sp, r7
34180ffc:	bd80      	pop	{r7, pc}
34180ffe:	bf00      	nop
34181000:	50005800 	.word	0x50005800
34181004:	0700040c 	.word	0x0700040c
34181008:	56020c00 	.word	0x56020c00

3418100c <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
3418100c:	b580      	push	{r7, lr}
3418100e:	b082      	sub	sp, #8
34181010:	af00      	add	r7, sp, #0
34181012:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
34181014:	687b      	ldr	r3, [r7, #4]
34181016:	681b      	ldr	r3, [r3, #0]
34181018:	4a09      	ldr	r2, [pc, #36]	@ (34181040 <HAL_I2C_MspDeInit+0x34>)
3418101a:	4293      	cmp	r3, r2
3418101c:	d10c      	bne.n	34181038 <HAL_I2C_MspDeInit+0x2c>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
3418101e:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
34181022:	f7ff ff59 	bl	34180ed8 <LL_APB1_GRP1_DisableClock>

    /**I2C2 GPIO Configuration
    PD4     ------> I2C2_SDA
    PD14     ------> I2C2_SCL
    */
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4);
34181026:	2110      	movs	r1, #16
34181028:	4806      	ldr	r0, [pc, #24]	@ (34181044 <HAL_I2C_MspDeInit+0x38>)
3418102a:	f003 fb21 	bl	34184670 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_14);
3418102e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
34181032:	4804      	ldr	r0, [pc, #16]	@ (34181044 <HAL_I2C_MspDeInit+0x38>)
34181034:	f003 fb1c 	bl	34184670 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
34181038:	bf00      	nop
3418103a:	3708      	adds	r7, #8
3418103c:	46bd      	mov	sp, r7
3418103e:	bd80      	pop	{r7, pc}
34181040:	50005800 	.word	0x50005800
34181044:	56020c00 	.word	0x56020c00

34181048 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef handle_GPDMA1_Channel0;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
34181048:	b580      	push	{r7, lr}
3418104a:	b0ec      	sub	sp, #432	@ 0x1b0
3418104c:	af00      	add	r7, sp, #0
3418104e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181052:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181056:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
34181058:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
3418105c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34181060:	4618      	mov	r0, r3
34181062:	f44f 73c8 	mov.w	r3, #400	@ 0x190
34181066:	461a      	mov	r2, r3
34181068:	2100      	movs	r1, #0
3418106a:	f00e fbe5 	bl	3418f838 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
3418106e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181072:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34181076:	681b      	ldr	r3, [r3, #0]
34181078:	681b      	ldr	r3, [r3, #0]
3418107a:	4a56      	ldr	r2, [pc, #344]	@ (341811d4 <HAL_SAI_MspInit+0x18c>)
3418107c:	4293      	cmp	r3, r2
3418107e:	f040 80a3 	bne.w	341811c8 <HAL_SAI_MspInit+0x180>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
34181082:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34181086:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
3418108a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
3418108e:	f04f 0300 	mov.w	r3, #0
34181092:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_IC7;
34181096:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
3418109a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
3418109e:	4a4e      	ldr	r2, [pc, #312]	@ (341811d8 <HAL_SAI_MspInit+0x190>)
341810a0:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
    PeriphClkInitStruct.ICSelection[RCC_IC7].ClockSelection = RCC_ICCLKSOURCE_PLL2;
341810a4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
341810a8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
341810ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
341810b0:	639a      	str	r2, [r3, #56]	@ 0x38
    PeriphClkInitStruct.ICSelection[RCC_IC7].ClockDivider = 4;
341810b2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
341810b6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
341810ba:	2204      	movs	r2, #4
341810bc:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
341810be:	f107 0308 	add.w	r3, r7, #8
341810c2:	4618      	mov	r0, r3
341810c4:	f007 faac 	bl	34188620 <HAL_RCCEx_PeriphCLKConfig>
341810c8:	4603      	mov	r3, r0
341810ca:	2b00      	cmp	r3, #0
341810cc:	d001      	beq.n	341810d2 <HAL_SAI_MspInit+0x8a>
    {
      Error_Handler();
341810ce:	f7ff fed1 	bl	34180e74 <Error_Handler>
    }

    if (SAI1_client == 0)
341810d2:	4b42      	ldr	r3, [pc, #264]	@ (341811dc <HAL_SAI_MspInit+0x194>)
341810d4:	681b      	ldr	r3, [r3, #0]
341810d6:	2b00      	cmp	r3, #0
341810d8:	d103      	bne.n	341810e2 <HAL_SAI_MspInit+0x9a>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
341810da:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
341810de:	f7ff ff0f 	bl	34180f00 <LL_APB2_GRP1_EnableClock>
    }
    SAI1_client ++;
341810e2:	4b3e      	ldr	r3, [pc, #248]	@ (341811dc <HAL_SAI_MspInit+0x194>)
341810e4:	681b      	ldr	r3, [r3, #0]
341810e6:	3301      	adds	r3, #1
341810e8:	4a3c      	ldr	r2, [pc, #240]	@ (341811dc <HAL_SAI_MspInit+0x194>)
341810ea:	6013      	str	r3, [r2, #0]
    PB0     ------> SAI1_FS_A
    PB7     ------> SAI1_SD_A
    PB6     ------> SAI1_SCK_A
    PG7     ------> SAI1_MCLK_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_7|GPIO_PIN_6;
341810ec:	23c1      	movs	r3, #193	@ 0xc1
341810ee:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
341810f2:	2302      	movs	r3, #2
341810f4:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
341810f8:	2300      	movs	r3, #0
341810fa:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
341810fe:	2302      	movs	r3, #2
34181100:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
34181104:	2306      	movs	r3, #6
34181106:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
3418110a:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
3418110e:	4619      	mov	r1, r3
34181110:	4833      	ldr	r0, [pc, #204]	@ (341811e0 <HAL_SAI_MspInit+0x198>)
34181112:	f003 f8fb 	bl	3418430c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
34181116:	2380      	movs	r3, #128	@ 0x80
34181118:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
3418111c:	2302      	movs	r3, #2
3418111e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34181122:	2300      	movs	r3, #0
34181124:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
34181128:	2302      	movs	r3, #2
3418112a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
3418112e:	2306      	movs	r3, #6
34181130:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
34181134:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34181138:	4619      	mov	r1, r3
3418113a:	482a      	ldr	r0, [pc, #168]	@ (341811e4 <HAL_SAI_MspInit+0x19c>)
3418113c:	f003 f8e6 	bl	3418430c <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
34181140:	4b29      	ldr	r3, [pc, #164]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
34181142:	4a2a      	ldr	r2, [pc, #168]	@ (341811ec <HAL_SAI_MspInit+0x1a4>)
34181144:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_SAI1_A;
34181146:	4b28      	ldr	r3, [pc, #160]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
34181148:	225b      	movs	r2, #91	@ 0x5b
3418114a:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
3418114c:	4b26      	ldr	r3, [pc, #152]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
3418114e:	2200      	movs	r2, #0
34181150:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_MEMORY_TO_PERIPH;
34181152:	4b25      	ldr	r3, [pc, #148]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
34181154:	f44f 6280 	mov.w	r2, #1024	@ 0x400
34181158:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_INCREMENTED;
3418115a:	4b23      	ldr	r3, [pc, #140]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
3418115c:	2208      	movs	r2, #8
3418115e:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
34181160:	4b21      	ldr	r3, [pc, #132]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
34181162:	2200      	movs	r2, #0
34181164:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
34181166:	4b20      	ldr	r3, [pc, #128]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
34181168:	2201      	movs	r2, #1
3418116a:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
3418116c:	4b1e      	ldr	r3, [pc, #120]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
3418116e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34181172:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
34181174:	4b1c      	ldr	r3, [pc, #112]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
34181176:	2200      	movs	r2, #0
34181178:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
3418117a:	4b1b      	ldr	r3, [pc, #108]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
3418117c:	2201      	movs	r2, #1
3418117e:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
34181180:	4b19      	ldr	r3, [pc, #100]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
34181182:	2201      	movs	r2, #1
34181184:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT1;
34181186:	4b18      	ldr	r3, [pc, #96]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
34181188:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
3418118c:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
3418118e:	4b16      	ldr	r3, [pc, #88]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
34181190:	2200      	movs	r2, #0
34181192:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
34181194:	4b14      	ldr	r3, [pc, #80]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
34181196:	2200      	movs	r2, #0
34181198:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
3418119a:	4813      	ldr	r0, [pc, #76]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
3418119c:	f001 fd1c 	bl	34182bd8 <HAL_DMA_Init>
341811a0:	4603      	mov	r3, r0
341811a2:	2b00      	cmp	r3, #0
341811a4:	d001      	beq.n	341811aa <HAL_SAI_MspInit+0x162>
    {
      Error_Handler();
341811a6:	f7ff fe65 	bl	34180e74 <Error_Handler>
    }

    __HAL_LINKDMA(hsai, hdmatx, handle_GPDMA1_Channel0);
341811aa:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
341811ae:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
341811b2:	681b      	ldr	r3, [r3, #0]
341811b4:	4a0c      	ldr	r2, [pc, #48]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
341811b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
341811ba:	4a0b      	ldr	r2, [pc, #44]	@ (341811e8 <HAL_SAI_MspInit+0x1a0>)
341811bc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
341811c0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
341811c4:	681b      	ldr	r3, [r3, #0]
341811c6:	65d3      	str	r3, [r2, #92]	@ 0x5c

    }
}
341811c8:	bf00      	nop
341811ca:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
341811ce:	46bd      	mov	sp, r7
341811d0:	bd80      	pop	{r7, pc}
341811d2:	bf00      	nop
341811d4:	52005804 	.word	0x52005804
341811d8:	07021418 	.word	0x07021418
341811dc:	341e0234 	.word	0x341e0234
341811e0:	56020400 	.word	0x56020400
341811e4:	56021800 	.word	0x56021800
341811e8:	341e0188 	.word	0x341e0188
341811ec:	50021050 	.word	0x50021050

341811f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
341811f0:	b480      	push	{r7}
341811f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
341811f4:	bf00      	nop
341811f6:	e7fd      	b.n	341811f4 <NMI_Handler+0x4>

341811f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
341811f8:	b480      	push	{r7}
341811fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
341811fc:	bf00      	nop
341811fe:	e7fd      	b.n	341811fc <HardFault_Handler+0x4>

34181200 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
34181200:	b480      	push	{r7}
34181202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
34181204:	bf00      	nop
34181206:	e7fd      	b.n	34181204 <MemManage_Handler+0x4>

34181208 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
34181208:	b480      	push	{r7}
3418120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
3418120c:	bf00      	nop
3418120e:	e7fd      	b.n	3418120c <BusFault_Handler+0x4>

34181210 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
34181210:	b480      	push	{r7}
34181212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
34181214:	bf00      	nop
34181216:	e7fd      	b.n	34181214 <UsageFault_Handler+0x4>

34181218 <SecureFault_Handler>:

/**
  * @brief This function handles Secure fault.
  */
void SecureFault_Handler(void)
{
34181218:	b480      	push	{r7}
3418121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
3418121c:	bf00      	nop
3418121e:	e7fd      	b.n	3418121c <SecureFault_Handler+0x4>

34181220 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
34181220:	b480      	push	{r7}
34181222:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
34181224:	bf00      	nop
34181226:	46bd      	mov	sp, r7
34181228:	f85d 7b04 	ldr.w	r7, [sp], #4
3418122c:	4770      	bx	lr

3418122e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
3418122e:	b480      	push	{r7}
34181230:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
34181232:	bf00      	nop
34181234:	46bd      	mov	sp, r7
34181236:	f85d 7b04 	ldr.w	r7, [sp], #4
3418123a:	4770      	bx	lr

3418123c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
3418123c:	b480      	push	{r7}
3418123e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
34181240:	bf00      	nop
34181242:	46bd      	mov	sp, r7
34181244:	f85d 7b04 	ldr.w	r7, [sp], #4
34181248:	4770      	bx	lr

3418124a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
3418124a:	b580      	push	{r7, lr}
3418124c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
3418124e:	f001 fb91 	bl	34182974 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
34181252:	bf00      	nop
34181254:	bd80      	pop	{r7, pc}
	...

34181258 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
34181258:	b580      	push	{r7, lr}
3418125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
3418125c:	4802      	ldr	r0, [pc, #8]	@ (34181268 <GPDMA1_Channel0_IRQHandler+0x10>)
3418125e:	f002 f8d5 	bl	3418340c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
34181262:	bf00      	nop
34181264:	bd80      	pop	{r7, pc}
34181266:	bf00      	nop
34181268:	341e0188 	.word	0x341e0188

3418126c <WM8904_Init>:
  * @param pObj pointer to component object
  * @param pInit pointer de component init structure
  * @retval 0 if correct communication, else wrong communication
  */
int32_t WM8904_Init(WM8904_Object_t *pObj, WM8904_Init_t *pInit)
{
3418126c:	b580      	push	{r7, lr}
3418126e:	b084      	sub	sp, #16
34181270:	af00      	add	r7, sp, #0
34181272:	6078      	str	r0, [r7, #4]
34181274:	6039      	str	r1, [r7, #0]
  int32_t ret = WM8904_OK;
34181276:	2300      	movs	r3, #0
34181278:	60fb      	str	r3, [r7, #12]
  uint16_t tmp;
  uint8_t  iter_count;

  if (pObj->IsInitialized == 1U)
3418127a:	687b      	ldr	r3, [r7, #4]
3418127c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
34181280:	2b01      	cmp	r3, #1
34181282:	d106      	bne.n	34181292 <WM8904_Init+0x26>
  {
    ret += WM8904_DeInit(pObj);
34181284:	6878      	ldr	r0, [r7, #4]
34181286:	f000 fb1f 	bl	341818c8 <WM8904_DeInit>
3418128a:	4602      	mov	r2, r0
3418128c:	68fb      	ldr	r3, [r7, #12]
3418128e:	4413      	add	r3, r2
34181290:	60fb      	str	r3, [r7, #12]

  /*********/
  /* Reset */
  /*********/

  tmp = 0x0U; /* Reset registers */
34181292:	2300      	movs	r3, #0
34181294:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_SW_RESET, &tmp, 2U);
34181296:	687b      	ldr	r3, [r7, #4]
34181298:	f103 0018 	add.w	r0, r3, #24
3418129c:	f107 0208 	add.w	r2, r7, #8
341812a0:	2302      	movs	r3, #2
341812a2:	2100      	movs	r1, #0
341812a4:	f000 fffd 	bl	341822a2 <wm8904_write_reg>
341812a8:	4602      	mov	r2, r0
341812aa:	68fb      	ldr	r3, [r7, #12]
341812ac:	4413      	add	r3, r2
341812ae:	60fb      	str	r3, [r7, #12]

  /**************/
  /* Clock rate */
  /**************/

  tmp = 0x0004U; /* CLK_SYS_ENA = 1 */
341812b0:	2304      	movs	r3, #4
341812b2:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_CLOCK_RATES2, &tmp, 2U);
341812b4:	687b      	ldr	r3, [r7, #4]
341812b6:	f103 0018 	add.w	r0, r3, #24
341812ba:	f107 0208 	add.w	r2, r7, #8
341812be:	2302      	movs	r3, #2
341812c0:	2116      	movs	r1, #22
341812c2:	f000 ffee 	bl	341822a2 <wm8904_write_reg>
341812c6:	4602      	mov	r2, r0
341812c8:	68fb      	ldr	r3, [r7, #12]
341812ca:	4413      	add	r3, r2
341812cc:	60fb      	str	r3, [r7, #12]

  /**************************************/
  /* Reference voltages and master bias */
  /**************************************/

  tmp = 0x0018U; /* ISEL[1:0] = 10b, BIAS_EN = 0 */
341812ce:	2318      	movs	r3, #24
341812d0:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_BIAS_CONTROL0, &tmp, 2U);
341812d2:	687b      	ldr	r3, [r7, #4]
341812d4:	f103 0018 	add.w	r0, r3, #24
341812d8:	f107 0208 	add.w	r2, r7, #8
341812dc:	2302      	movs	r3, #2
341812de:	2104      	movs	r1, #4
341812e0:	f000 ffdf 	bl	341822a2 <wm8904_write_reg>
341812e4:	4602      	mov	r2, r0
341812e6:	68fb      	ldr	r3, [r7, #12]
341812e8:	4413      	add	r3, r2
341812ea:	60fb      	str	r3, [r7, #12]

  tmp = 0x0047U; /* VMID_BUF_ENA = 1, VMID_RES[1:0] = 11b, VMID_ENA = 1 */
341812ec:	2347      	movs	r3, #71	@ 0x47
341812ee:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_VMID_CONTROL0, &tmp, 2U);
341812f0:	687b      	ldr	r3, [r7, #4]
341812f2:	f103 0018 	add.w	r0, r3, #24
341812f6:	f107 0208 	add.w	r2, r7, #8
341812fa:	2302      	movs	r3, #2
341812fc:	2105      	movs	r1, #5
341812fe:	f000 ffd0 	bl	341822a2 <wm8904_write_reg>
34181302:	4602      	mov	r2, r0
34181304:	68fb      	ldr	r3, [r7, #12]
34181306:	4413      	add	r3, r2
34181308:	60fb      	str	r3, [r7, #12]
  WM8904_Delay(pObj, 100U);
3418130a:	2164      	movs	r1, #100	@ 0x64
3418130c:	6878      	ldr	r0, [r7, #4]
3418130e:	f000 ff53 	bl	341821b8 <WM8904_Delay>

  tmp = 0x0043U; /* VMID_BUF_ENA = 1, VMID_RES[1:0] = 01b, VMID_ENA = 1 */
34181312:	2343      	movs	r3, #67	@ 0x43
34181314:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_VMID_CONTROL0, &tmp, 2U);
34181316:	687b      	ldr	r3, [r7, #4]
34181318:	f103 0018 	add.w	r0, r3, #24
3418131c:	f107 0208 	add.w	r2, r7, #8
34181320:	2302      	movs	r3, #2
34181322:	2105      	movs	r1, #5
34181324:	f000 ffbd 	bl	341822a2 <wm8904_write_reg>
34181328:	4602      	mov	r2, r0
3418132a:	68fb      	ldr	r3, [r7, #12]
3418132c:	4413      	add	r3, r2
3418132e:	60fb      	str	r3, [r7, #12]

  tmp = 0x0019U; /* ISEL[1:0] = 10b, BIAS_EN = 1 */
34181330:	2319      	movs	r3, #25
34181332:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_BIAS_CONTROL0, &tmp, 2U);
34181334:	687b      	ldr	r3, [r7, #4]
34181336:	f103 0018 	add.w	r0, r3, #24
3418133a:	f107 0208 	add.w	r2, r7, #8
3418133e:	2302      	movs	r3, #2
34181340:	2104      	movs	r1, #4
34181342:	f000 ffae 	bl	341822a2 <wm8904_write_reg>
34181346:	4602      	mov	r2, r0
34181348:	68fb      	ldr	r3, [r7, #12]
3418134a:	4413      	add	r3, r2
3418134c:	60fb      	str	r3, [r7, #12]

  /********************/
  /* Mic BIAS control */
  /********************/

  tmp = 0x0001U; /* MICBIAS_ENA = 1 */
3418134e:	2301      	movs	r3, #1
34181350:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_MIC_BIAS_CONTROL0, &tmp, 2U);
34181352:	687b      	ldr	r3, [r7, #4]
34181354:	f103 0018 	add.w	r0, r3, #24
34181358:	f107 0208 	add.w	r2, r7, #8
3418135c:	2302      	movs	r3, #2
3418135e:	2106      	movs	r1, #6
34181360:	f000 ff9f 	bl	341822a2 <wm8904_write_reg>
34181364:	4602      	mov	r2, r0
34181366:	68fb      	ldr	r3, [r7, #12]
34181368:	4413      	add	r3, r2
3418136a:	60fb      	str	r3, [r7, #12]

  /**********************/
  /* Power management   */
  /**********************/

  if (pInit->InputDevice == WM8904_IN_LINE2)
3418136c:	683b      	ldr	r3, [r7, #0]
3418136e:	681b      	ldr	r3, [r3, #0]
34181370:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34181374:	d102      	bne.n	3418137c <WM8904_Init+0x110>
  {
    tmp = 0x0003U; /* INL_ENA = INR_ENA = 1 */
34181376:	2303      	movs	r3, #3
34181378:	813b      	strh	r3, [r7, #8]
3418137a:	e009      	b.n	34181390 <WM8904_Init+0x124>
  }
  else if (pInit->InputDevice == WM8904_IN_MIC1)
3418137c:	683b      	ldr	r3, [r7, #0]
3418137e:	681b      	ldr	r3, [r3, #0]
34181380:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34181384:	d102      	bne.n	3418138c <WM8904_Init+0x120>
  {
    tmp = 0x0002U; /* INL_ENA = 1 */
34181386:	2302      	movs	r3, #2
34181388:	813b      	strh	r3, [r7, #8]
3418138a:	e001      	b.n	34181390 <WM8904_Init+0x124>
  }
  else /* WM8904_IN_DIGITAL_MIC2 */
  {
    tmp = 0x0000U; /* INx_ENA = 0 */
3418138c:	2300      	movs	r3, #0
3418138e:	813b      	strh	r3, [r7, #8]
  }
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_PWR_MANAGEMENT0, &tmp, 2U);
34181390:	687b      	ldr	r3, [r7, #4]
34181392:	f103 0018 	add.w	r0, r3, #24
34181396:	f107 0208 	add.w	r2, r7, #8
3418139a:	2302      	movs	r3, #2
3418139c:	210c      	movs	r1, #12
3418139e:	f000 ff80 	bl	341822a2 <wm8904_write_reg>
341813a2:	4602      	mov	r2, r0
341813a4:	68fb      	ldr	r3, [r7, #12]
341813a6:	4413      	add	r3, r2
341813a8:	60fb      	str	r3, [r7, #12]

  tmp = 0x0003U; /* HPL_PGA_ENA = HPR_PGA_ENA = 1 */
341813aa:	2303      	movs	r3, #3
341813ac:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_PWR_MANAGEMENT2, &tmp, 2U);
341813ae:	687b      	ldr	r3, [r7, #4]
341813b0:	f103 0018 	add.w	r0, r3, #24
341813b4:	f107 0208 	add.w	r2, r7, #8
341813b8:	2302      	movs	r3, #2
341813ba:	210e      	movs	r1, #14
341813bc:	f000 ff71 	bl	341822a2 <wm8904_write_reg>
341813c0:	4602      	mov	r2, r0
341813c2:	68fb      	ldr	r3, [r7, #12]
341813c4:	4413      	add	r3, r2
341813c6:	60fb      	str	r3, [r7, #12]

  /**************/
  /* Clock rate */
  /**************/

  tmp = 0x0006U; /* CLK_DSP_ENA = CLK_SYS_ENA = 1 */
341813c8:	2306      	movs	r3, #6
341813ca:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_CLOCK_RATES2, &tmp, 2U);
341813cc:	687b      	ldr	r3, [r7, #4]
341813ce:	f103 0018 	add.w	r0, r3, #24
341813d2:	f107 0208 	add.w	r2, r7, #8
341813d6:	2302      	movs	r3, #2
341813d8:	2116      	movs	r1, #22
341813da:	f000 ff62 	bl	341822a2 <wm8904_write_reg>
341813de:	4602      	mov	r2, r0
341813e0:	68fb      	ldr	r3, [r7, #12]
341813e2:	4413      	add	r3, r2
341813e4:	60fb      	str	r3, [r7, #12]

  /**************/
  /* DAC and ADC*/
  /**************/

  if (pInit->InputDevice == WM8904_IN_LINE2)
341813e6:	683b      	ldr	r3, [r7, #0]
341813e8:	681b      	ldr	r3, [r3, #0]
341813ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
341813ee:	d102      	bne.n	341813f6 <WM8904_Init+0x18a>
  {
    tmp = 0x000FU; /* ADCR_ENA = ADCL_ENA = DACL_ENA = DACR_ENA = 1 */
341813f0:	230f      	movs	r3, #15
341813f2:	813b      	strh	r3, [r7, #8]
341813f4:	e009      	b.n	3418140a <WM8904_Init+0x19e>
  }
  else if (pInit->InputDevice == WM8904_IN_MIC1)
341813f6:	683b      	ldr	r3, [r7, #0]
341813f8:	681b      	ldr	r3, [r3, #0]
341813fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
341813fe:	d102      	bne.n	34181406 <WM8904_Init+0x19a>
  {
    tmp = 0x000EU; /* ADCL_ENA = DACL_ENA = DACR_ENA = 1, ADCR_ENA = 0 */
34181400:	230e      	movs	r3, #14
34181402:	813b      	strh	r3, [r7, #8]
34181404:	e001      	b.n	3418140a <WM8904_Init+0x19e>
  }
  else /* WM8904_IN_DIGITAL_MIC2 */
  {
    tmp = 0x000EU; /* ADCL_ENA = DACL_ENA = DACR_ENA = 1, ADCR_ENA = 0 */
34181406:	230e      	movs	r3, #14
34181408:	813b      	strh	r3, [r7, #8]
  }
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_PWR_MANAGEMENT6, &tmp, 2U);
3418140a:	687b      	ldr	r3, [r7, #4]
3418140c:	f103 0018 	add.w	r0, r3, #24
34181410:	f107 0208 	add.w	r2, r7, #8
34181414:	2302      	movs	r3, #2
34181416:	2112      	movs	r1, #18
34181418:	f000 ff43 	bl	341822a2 <wm8904_write_reg>
3418141c:	4602      	mov	r2, r0
3418141e:	68fb      	ldr	r3, [r7, #12]
34181420:	4413      	add	r3, r2
34181422:	60fb      	str	r3, [r7, #12]

  if (pInit->InputDevice == WM8904_IN_DIGITAL_MIC2)
34181424:	683b      	ldr	r3, [r7, #0]
34181426:	681b      	ldr	r3, [r3, #0]
34181428:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
3418142c:	d165      	bne.n	341814fa <WM8904_Init+0x28e>
  {
    tmp = 0x1800U; /* DMIC_ENA = 1, DMIC_SRC = IN1R/DMICDAT2 */
3418142e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
34181432:	813b      	strh	r3, [r7, #8]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_DIGITAL_MICROPHONE0, &tmp, 2U);
34181434:	687b      	ldr	r3, [r7, #4]
34181436:	f103 0018 	add.w	r0, r3, #24
3418143a:	f107 0208 	add.w	r2, r7, #8
3418143e:	2302      	movs	r3, #2
34181440:	2127      	movs	r1, #39	@ 0x27
34181442:	f000 ff2e 	bl	341822a2 <wm8904_write_reg>
34181446:	4602      	mov	r2, r0
34181448:	68fb      	ldr	r3, [r7, #12]
3418144a:	4413      	add	r3, r2
3418144c:	60fb      	str	r3, [r7, #12]

    tmp = 0x0008U; /* GPIO1_PU = GPIO1_PD = 0, GPIO1_SEL = 8 (DMIC clock out) */
3418144e:	2308      	movs	r3, #8
34181450:	813b      	strh	r3, [r7, #8]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_GPIO_CONTROL1, &tmp, 2U);
34181452:	687b      	ldr	r3, [r7, #4]
34181454:	f103 0018 	add.w	r0, r3, #24
34181458:	f107 0208 	add.w	r2, r7, #8
3418145c:	2302      	movs	r3, #2
3418145e:	2179      	movs	r1, #121	@ 0x79
34181460:	f000 ff1f 	bl	341822a2 <wm8904_write_reg>
34181464:	4602      	mov	r2, r0
34181466:	68fb      	ldr	r3, [r7, #12]
34181468:	4413      	add	r3, r2
3418146a:	60fb      	str	r3, [r7, #12]

    tmp = 0x81AFU; /* DRC_ENA = 1, DRC_DAC_PATH = ADC */
3418146c:	f248 13af 	movw	r3, #33199	@ 0x81af
34181470:	813b      	strh	r3, [r7, #8]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_DRC0, &tmp, 2U);
34181472:	687b      	ldr	r3, [r7, #4]
34181474:	f103 0018 	add.w	r0, r3, #24
34181478:	f107 0208 	add.w	r2, r7, #8
3418147c:	2302      	movs	r3, #2
3418147e:	2128      	movs	r1, #40	@ 0x28
34181480:	f000 ff0f 	bl	341822a2 <wm8904_write_reg>
34181484:	4602      	mov	r2, r0
34181486:	68fb      	ldr	r3, [r7, #12]
34181488:	4413      	add	r3, r2
3418148a:	60fb      	str	r3, [r7, #12]

    tmp = 0x32C1U; /* DRC_MINGAIN = 0dB, DRC_MAXGAIN = 18dB */
3418148c:	f243 23c1 	movw	r3, #12993	@ 0x32c1
34181490:	813b      	strh	r3, [r7, #8]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_DRC1, &tmp, 2U);
34181492:	687b      	ldr	r3, [r7, #4]
34181494:	f103 0018 	add.w	r0, r3, #24
34181498:	f107 0208 	add.w	r2, r7, #8
3418149c:	2302      	movs	r3, #2
3418149e:	2129      	movs	r1, #41	@ 0x29
341814a0:	f000 feff 	bl	341822a2 <wm8904_write_reg>
341814a4:	4602      	mov	r2, r0
341814a6:	68fb      	ldr	r3, [r7, #12]
341814a8:	4413      	add	r3, r2
341814aa:	60fb      	str	r3, [r7, #12]

    tmp = 0x002CU; /* DRC_HIGH_COMP = DRC_LO_COMP = 0 */
341814ac:	232c      	movs	r3, #44	@ 0x2c
341814ae:	813b      	strh	r3, [r7, #8]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_DRC2, &tmp, 2U);
341814b0:	687b      	ldr	r3, [r7, #4]
341814b2:	f103 0018 	add.w	r0, r3, #24
341814b6:	f107 0208 	add.w	r2, r7, #8
341814ba:	2302      	movs	r3, #2
341814bc:	212a      	movs	r1, #42	@ 0x2a
341814be:	f000 fef0 	bl	341822a2 <wm8904_write_reg>
341814c2:	4602      	mov	r2, r0
341814c4:	68fb      	ldr	r3, [r7, #12]
341814c6:	4413      	add	r3, r2
341814c8:	60fb      	str	r3, [r7, #12]

    if (pInit->Frequency >= WM8904_FREQUENCY_32K)
341814ca:	683b      	ldr	r3, [r7, #0]
341814cc:	689b      	ldr	r3, [r3, #8]
341814ce:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
341814d2:	d302      	bcc.n	341814da <WM8904_Init+0x26e>
    {
      tmp = 0x0000U; /* ADC_OSR128 = 0 (64xfs) */
341814d4:	2300      	movs	r3, #0
341814d6:	813b      	strh	r3, [r7, #8]
341814d8:	e001      	b.n	341814de <WM8904_Init+0x272>
    }
    else
    {
      tmp = 0x0001U; /* ADC_OSR128 = 1 (128xfs) */
341814da:	2301      	movs	r3, #1
341814dc:	813b      	strh	r3, [r7, #8]
    }
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_ADC0, &tmp, 2U);
341814de:	687b      	ldr	r3, [r7, #4]
341814e0:	f103 0018 	add.w	r0, r3, #24
341814e4:	f107 0208 	add.w	r2, r7, #8
341814e8:	2302      	movs	r3, #2
341814ea:	210a      	movs	r1, #10
341814ec:	f000 fed9 	bl	341822a2 <wm8904_write_reg>
341814f0:	4602      	mov	r2, r0
341814f2:	68fb      	ldr	r3, [r7, #12]
341814f4:	4413      	add	r3, r2
341814f6:	60fb      	str	r3, [r7, #12]
341814f8:	e03c      	b.n	34181574 <WM8904_Init+0x308>
  }
  else
  {
    tmp = 0x0000U; /* DMIC_ENA = 0 */
341814fa:	2300      	movs	r3, #0
341814fc:	813b      	strh	r3, [r7, #8]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_DIGITAL_MICROPHONE0, &tmp, 2U);
341814fe:	687b      	ldr	r3, [r7, #4]
34181500:	f103 0018 	add.w	r0, r3, #24
34181504:	f107 0208 	add.w	r2, r7, #8
34181508:	2302      	movs	r3, #2
3418150a:	2127      	movs	r1, #39	@ 0x27
3418150c:	f000 fec9 	bl	341822a2 <wm8904_write_reg>
34181510:	4602      	mov	r2, r0
34181512:	68fb      	ldr	r3, [r7, #12]
34181514:	4413      	add	r3, r2
34181516:	60fb      	str	r3, [r7, #12]

    tmp = 0x0014U; /* GPIO1_PU = GPIO1_PD = 1, GPIO1_SEL = 4 (IRQ, default value) */
34181518:	2314      	movs	r3, #20
3418151a:	813b      	strh	r3, [r7, #8]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_GPIO_CONTROL1, &tmp, 2U);
3418151c:	687b      	ldr	r3, [r7, #4]
3418151e:	f103 0018 	add.w	r0, r3, #24
34181522:	f107 0208 	add.w	r2, r7, #8
34181526:	2302      	movs	r3, #2
34181528:	2179      	movs	r1, #121	@ 0x79
3418152a:	f000 feba 	bl	341822a2 <wm8904_write_reg>
3418152e:	4602      	mov	r2, r0
34181530:	68fb      	ldr	r3, [r7, #12]
34181532:	4413      	add	r3, r2
34181534:	60fb      	str	r3, [r7, #12]

    tmp = 0x01AFU; /* DRC_ENA = 0, DRC_DAC_PATH = ADC */
34181536:	f240 13af 	movw	r3, #431	@ 0x1af
3418153a:	813b      	strh	r3, [r7, #8]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_DRC0, &tmp, 2U);
3418153c:	687b      	ldr	r3, [r7, #4]
3418153e:	f103 0018 	add.w	r0, r3, #24
34181542:	f107 0208 	add.w	r2, r7, #8
34181546:	2302      	movs	r3, #2
34181548:	2128      	movs	r1, #40	@ 0x28
3418154a:	f000 feaa 	bl	341822a2 <wm8904_write_reg>
3418154e:	4602      	mov	r2, r0
34181550:	68fb      	ldr	r3, [r7, #12]
34181552:	4413      	add	r3, r2
34181554:	60fb      	str	r3, [r7, #12]

    tmp = 0x0001U; /* ADC_OSR128 = 1 (128xfs) */
34181556:	2301      	movs	r3, #1
34181558:	813b      	strh	r3, [r7, #8]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_ADC0, &tmp, 2U);
3418155a:	687b      	ldr	r3, [r7, #4]
3418155c:	f103 0018 	add.w	r0, r3, #24
34181560:	f107 0208 	add.w	r2, r7, #8
34181564:	2302      	movs	r3, #2
34181566:	210a      	movs	r1, #10
34181568:	f000 fe9b 	bl	341822a2 <wm8904_write_reg>
3418156c:	4602      	mov	r2, r0
3418156e:	68fb      	ldr	r3, [r7, #12]
34181570:	4413      	add	r3, r2
34181572:	60fb      	str	r3, [r7, #12]
  }

  tmp = 0x0648U; /* DAC_MUTERATE = DAC_UNMUTE_RAMP = DAC_OSR128 = DAC_MUTE = 1 */
34181574:	f44f 63c9 	mov.w	r3, #1608	@ 0x648
34181578:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_DAC_DIGITAL1, &tmp, 2U);
3418157a:	687b      	ldr	r3, [r7, #4]
3418157c:	f103 0018 	add.w	r0, r3, #24
34181580:	f107 0208 	add.w	r2, r7, #8
34181584:	2302      	movs	r3, #2
34181586:	2121      	movs	r1, #33	@ 0x21
34181588:	f000 fe8b 	bl	341822a2 <wm8904_write_reg>
3418158c:	4602      	mov	r2, r0
3418158e:	68fb      	ldr	r3, [r7, #12]
34181590:	4413      	add	r3, r2
34181592:	60fb      	str	r3, [r7, #12]

  if (pInit->InputDevice == WM8904_IN_LINE2)
34181594:	683b      	ldr	r3, [r7, #0]
34181596:	681b      	ldr	r3, [r3, #0]
34181598:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
3418159c:	d102      	bne.n	341815a4 <WM8904_Init+0x338>
  {
    tmp = 0x0050U; /* AIFADCL_SRC = 0 (Left), AIFADCR_SRC = 1 (Right) */
3418159e:	2350      	movs	r3, #80	@ 0x50
341815a0:	813b      	strh	r3, [r7, #8]
341815a2:	e009      	b.n	341815b8 <WM8904_Init+0x34c>
  }
  else if (pInit->InputDevice == WM8904_IN_MIC1)
341815a4:	683b      	ldr	r3, [r7, #0]
341815a6:	681b      	ldr	r3, [r3, #0]
341815a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
341815ac:	d102      	bne.n	341815b4 <WM8904_Init+0x348>
  {
    tmp = 0x0010U; /* AIFADCL_SRC = 0 (Left), AIFADCR_SRC = 0 (left) */
341815ae:	2310      	movs	r3, #16
341815b0:	813b      	strh	r3, [r7, #8]
341815b2:	e001      	b.n	341815b8 <WM8904_Init+0x34c>
  }
  else /* WM8904_IN_DIGITAL_MIC2 */
  {
    tmp = 0x0010U; /* AIFADCL_SRC = 0 (Left), AIFADCR_SRC = 0 (Left) */
341815b4:	2310      	movs	r3, #16
341815b6:	813b      	strh	r3, [r7, #8]
  }
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_AUDIO_INTERFACE0, &tmp, 2U);
341815b8:	687b      	ldr	r3, [r7, #4]
341815ba:	f103 0018 	add.w	r0, r3, #24
341815be:	f107 0208 	add.w	r2, r7, #8
341815c2:	2302      	movs	r3, #2
341815c4:	2118      	movs	r1, #24
341815c6:	f000 fe6c 	bl	341822a2 <wm8904_write_reg>
341815ca:	4602      	mov	r2, r0
341815cc:	68fb      	ldr	r3, [r7, #12]
341815ce:	4413      	add	r3, r2
341815d0:	60fb      	str	r3, [r7, #12]

  /**********************************************/
  /* Resolution, protocol, frequency and volume */
  /**********************************************/

  tmp = 0x0002U; /* Set resolution to 16B and protocol to I2S*/
341815d2:	2302      	movs	r3, #2
341815d4:	813b      	strh	r3, [r7, #8]
  ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_AUDIO_INTERFACE1, &tmp, 2U);
341815d6:	687b      	ldr	r3, [r7, #4]
341815d8:	f103 0018 	add.w	r0, r3, #24
341815dc:	f107 0208 	add.w	r2, r7, #8
341815e0:	2302      	movs	r3, #2
341815e2:	2119      	movs	r1, #25
341815e4:	f000 fe5d 	bl	341822a2 <wm8904_write_reg>
341815e8:	4602      	mov	r2, r0
341815ea:	68fb      	ldr	r3, [r7, #12]
341815ec:	4413      	add	r3, r2
341815ee:	60fb      	str	r3, [r7, #12]

  ret += WM8904_SetFrequency(pObj, pInit->Frequency);
341815f0:	683b      	ldr	r3, [r7, #0]
341815f2:	689b      	ldr	r3, [r3, #8]
341815f4:	4619      	mov	r1, r3
341815f6:	6878      	ldr	r0, [r7, #4]
341815f8:	f000 fc92 	bl	34181f20 <WM8904_SetFrequency>
341815fc:	4602      	mov	r2, r0
341815fe:	68fb      	ldr	r3, [r7, #12]
34181600:	4413      	add	r3, r2
34181602:	60fb      	str	r3, [r7, #12]

  if (pInit->OutputDevice == WM8904_OUT_HEADPHONE)
34181604:	683b      	ldr	r3, [r7, #0]
34181606:	685b      	ldr	r3, [r3, #4]
34181608:	2b01      	cmp	r3, #1
3418160a:	d10b      	bne.n	34181624 <WM8904_Init+0x3b8>
  {
    ret += WM8904_SetVolume(pObj, VOLUME_OUTPUT, (uint8_t)pInit->Volume);
3418160c:	683b      	ldr	r3, [r7, #0]
3418160e:	691b      	ldr	r3, [r3, #16]
34181610:	b2db      	uxtb	r3, r3
34181612:	461a      	mov	r2, r3
34181614:	2101      	movs	r1, #1
34181616:	6878      	ldr	r0, [r7, #4]
34181618:	f000 fb0b 	bl	34181c32 <WM8904_SetVolume>
3418161c:	4602      	mov	r2, r0
3418161e:	68fb      	ldr	r3, [r7, #12]
34181620:	4413      	add	r3, r2
34181622:	60fb      	str	r3, [r7, #12]
  }

  if (pInit->InputDevice == WM8904_IN_LINE2)
34181624:	683b      	ldr	r3, [r7, #0]
34181626:	681b      	ldr	r3, [r3, #0]
34181628:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
3418162c:	d15c      	bne.n	341816e8 <WM8904_Init+0x47c>
  {
    tmp = 0x01C0U; /* ADC_VU = 1, ADC_VOL = +0dB */
3418162e:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
34181632:	813b      	strh	r3, [r7, #8]
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ADC_DIGITAL_VOL_LEFT, &tmp, 2U);
34181634:	687b      	ldr	r3, [r7, #4]
34181636:	f103 0018 	add.w	r0, r3, #24
3418163a:	f107 0208 	add.w	r2, r7, #8
3418163e:	2302      	movs	r3, #2
34181640:	2124      	movs	r1, #36	@ 0x24
34181642:	f000 fe2e 	bl	341822a2 <wm8904_write_reg>
34181646:	4602      	mov	r2, r0
34181648:	68fb      	ldr	r3, [r7, #12]
3418164a:	4413      	add	r3, r2
3418164c:	60fb      	str	r3, [r7, #12]

    tmp = 0x01C0U; /* ADC_VU = 1, ADC_VOL = +0dB */
3418164e:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
34181652:	813b      	strh	r3, [r7, #8]
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ADC_DIGITAL_VOL_RIGHT, &tmp, 2U);
34181654:	687b      	ldr	r3, [r7, #4]
34181656:	f103 0018 	add.w	r0, r3, #24
3418165a:	f107 0208 	add.w	r2, r7, #8
3418165e:	2302      	movs	r3, #2
34181660:	2125      	movs	r1, #37	@ 0x25
34181662:	f000 fe1e 	bl	341822a2 <wm8904_write_reg>
34181666:	4602      	mov	r2, r0
34181668:	68fb      	ldr	r3, [r7, #12]
3418166a:	4413      	add	r3, r2
3418166c:	60fb      	str	r3, [r7, #12]

    tmp = 0x0080U; /* LINMUTE = 1, LIN_VOL = -1.5dB */
3418166e:	2380      	movs	r3, #128	@ 0x80
34181670:	813b      	strh	r3, [r7, #8]
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_LEFT_INPUT0, &tmp, 2U);
34181672:	687b      	ldr	r3, [r7, #4]
34181674:	f103 0018 	add.w	r0, r3, #24
34181678:	f107 0208 	add.w	r2, r7, #8
3418167c:	2302      	movs	r3, #2
3418167e:	212c      	movs	r1, #44	@ 0x2c
34181680:	f000 fe0f 	bl	341822a2 <wm8904_write_reg>
34181684:	4602      	mov	r2, r0
34181686:	68fb      	ldr	r3, [r7, #12]
34181688:	4413      	add	r3, r2
3418168a:	60fb      	str	r3, [r7, #12]

    tmp = 0x0080U; /* LINMUTE = 1, LIN_VOL = -1.5dB */
3418168c:	2380      	movs	r3, #128	@ 0x80
3418168e:	813b      	strh	r3, [r7, #8]
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_RIGHT_INPUT0, &tmp, 2U);
34181690:	687b      	ldr	r3, [r7, #4]
34181692:	f103 0018 	add.w	r0, r3, #24
34181696:	f107 0208 	add.w	r2, r7, #8
3418169a:	2302      	movs	r3, #2
3418169c:	212d      	movs	r1, #45	@ 0x2d
3418169e:	f000 fe00 	bl	341822a2 <wm8904_write_reg>
341816a2:	4602      	mov	r2, r0
341816a4:	68fb      	ldr	r3, [r7, #12]
341816a6:	4413      	add	r3, r2
341816a8:	60fb      	str	r3, [r7, #12]

    tmp = 0x0014U; /* INL_CM_ENA = 0, L_IP_SEL_N[1:0] = IN2L (01b) */
341816aa:	2314      	movs	r3, #20
341816ac:	813b      	strh	r3, [r7, #8]
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_LEFT_INPUT1, &tmp, 2U);
341816ae:	687b      	ldr	r3, [r7, #4]
341816b0:	f103 0018 	add.w	r0, r3, #24
341816b4:	f107 0208 	add.w	r2, r7, #8
341816b8:	2302      	movs	r3, #2
341816ba:	212e      	movs	r1, #46	@ 0x2e
341816bc:	f000 fdf1 	bl	341822a2 <wm8904_write_reg>
341816c0:	4602      	mov	r2, r0
341816c2:	68fb      	ldr	r3, [r7, #12]
341816c4:	4413      	add	r3, r2
341816c6:	60fb      	str	r3, [r7, #12]

    tmp = 0x0014U; /* INR_CM_ENA = 0, R_IP_SEL_N[1:0] = IN2R (01b) */
341816c8:	2314      	movs	r3, #20
341816ca:	813b      	strh	r3, [r7, #8]
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_RIGHT_INPUT1, &tmp, 2U);
341816cc:	687b      	ldr	r3, [r7, #4]
341816ce:	f103 0018 	add.w	r0, r3, #24
341816d2:	f107 0208 	add.w	r2, r7, #8
341816d6:	2302      	movs	r3, #2
341816d8:	212f      	movs	r1, #47	@ 0x2f
341816da:	f000 fde2 	bl	341822a2 <wm8904_write_reg>
341816de:	4602      	mov	r2, r0
341816e0:	68fb      	ldr	r3, [r7, #12]
341816e2:	4413      	add	r3, r2
341816e4:	60fb      	str	r3, [r7, #12]
341816e6:	e043      	b.n	34181770 <WM8904_Init+0x504>
  }
  else if (pInit->InputDevice == WM8904_IN_MIC1)
341816e8:	683b      	ldr	r3, [r7, #0]
341816ea:	681b      	ldr	r3, [r3, #0]
341816ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
341816f0:	d12e      	bne.n	34181750 <WM8904_Init+0x4e4>
  {
    tmp = 0x01FFU; /* ADC_VU = 1, ADC_VOL = +17dB */
341816f2:	f240 13ff 	movw	r3, #511	@ 0x1ff
341816f6:	813b      	strh	r3, [r7, #8]
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ADC_DIGITAL_VOL_LEFT, &tmp, 2U);
341816f8:	687b      	ldr	r3, [r7, #4]
341816fa:	f103 0018 	add.w	r0, r3, #24
341816fe:	f107 0208 	add.w	r2, r7, #8
34181702:	2302      	movs	r3, #2
34181704:	2124      	movs	r1, #36	@ 0x24
34181706:	f000 fdcc 	bl	341822a2 <wm8904_write_reg>
3418170a:	4602      	mov	r2, r0
3418170c:	68fb      	ldr	r3, [r7, #12]
3418170e:	4413      	add	r3, r2
34181710:	60fb      	str	r3, [r7, #12]

    tmp = 0x009AU; /* LINMUTE = 1, LIN_VOL = +14dB */
34181712:	239a      	movs	r3, #154	@ 0x9a
34181714:	813b      	strh	r3, [r7, #8]
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_LEFT_INPUT0, &tmp, 2U);
34181716:	687b      	ldr	r3, [r7, #4]
34181718:	f103 0018 	add.w	r0, r3, #24
3418171c:	f107 0208 	add.w	r2, r7, #8
34181720:	2302      	movs	r3, #2
34181722:	212c      	movs	r1, #44	@ 0x2c
34181724:	f000 fdbd 	bl	341822a2 <wm8904_write_reg>
34181728:	4602      	mov	r2, r0
3418172a:	68fb      	ldr	r3, [r7, #12]
3418172c:	4413      	add	r3, r2
3418172e:	60fb      	str	r3, [r7, #12]

    tmp = 0x0044U; /* INL_CM_ENA = 1, L_IP_SEL_N[1:0] = IN1L (00b) */
34181730:	2344      	movs	r3, #68	@ 0x44
34181732:	813b      	strh	r3, [r7, #8]
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_LEFT_INPUT1, &tmp, 2U);
34181734:	687b      	ldr	r3, [r7, #4]
34181736:	f103 0018 	add.w	r0, r3, #24
3418173a:	f107 0208 	add.w	r2, r7, #8
3418173e:	2302      	movs	r3, #2
34181740:	212e      	movs	r1, #46	@ 0x2e
34181742:	f000 fdae 	bl	341822a2 <wm8904_write_reg>
34181746:	4602      	mov	r2, r0
34181748:	68fb      	ldr	r3, [r7, #12]
3418174a:	4413      	add	r3, r2
3418174c:	60fb      	str	r3, [r7, #12]
3418174e:	e00f      	b.n	34181770 <WM8904_Init+0x504>
  }
  else /* WM8904_IN_DIGITAL_MIC2 */
  {
    tmp = 0x0100U; /* ADC_VU = 1, ADC_VOL = Mute */
34181750:	f44f 7380 	mov.w	r3, #256	@ 0x100
34181754:	813b      	strh	r3, [r7, #8]
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ADC_DIGITAL_VOL_LEFT, &tmp, 2U);
34181756:	687b      	ldr	r3, [r7, #4]
34181758:	f103 0018 	add.w	r0, r3, #24
3418175c:	f107 0208 	add.w	r2, r7, #8
34181760:	2302      	movs	r3, #2
34181762:	2124      	movs	r1, #36	@ 0x24
34181764:	f000 fd9d 	bl	341822a2 <wm8904_write_reg>
34181768:	4602      	mov	r2, r0
3418176a:	68fb      	ldr	r3, [r7, #12]
3418176c:	4413      	add	r3, r2
3418176e:	60fb      	str	r3, [r7, #12]

  /***************/
  /* Charge pump */
  /***************/

  tmp = 0x0001U; /* CP_ENA = 1  */
34181770:	2301      	movs	r3, #1
34181772:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_CHARGE_PUMP0, &tmp, 2U);
34181774:	687b      	ldr	r3, [r7, #4]
34181776:	f103 0018 	add.w	r0, r3, #24
3418177a:	f107 0208 	add.w	r2, r7, #8
3418177e:	2302      	movs	r3, #2
34181780:	2162      	movs	r1, #98	@ 0x62
34181782:	f000 fd8e 	bl	341822a2 <wm8904_write_reg>
34181786:	4602      	mov	r2, r0
34181788:	68fb      	ldr	r3, [r7, #12]
3418178a:	4413      	add	r3, r2
3418178c:	60fb      	str	r3, [r7, #12]

  /**********************/
  /* Output signal path */
  /**********************/

  tmp = 0x0011U; /* HPL_ENA = HPR_ENA = 1 */
3418178e:	2311      	movs	r3, #17
34181790:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_HP0, &tmp, 2U);
34181792:	687b      	ldr	r3, [r7, #4]
34181794:	f103 0018 	add.w	r0, r3, #24
34181798:	f107 0208 	add.w	r2, r7, #8
3418179c:	2302      	movs	r3, #2
3418179e:	215a      	movs	r1, #90	@ 0x5a
341817a0:	f000 fd7f 	bl	341822a2 <wm8904_write_reg>
341817a4:	4602      	mov	r2, r0
341817a6:	68fb      	ldr	r3, [r7, #12]
341817a8:	4413      	add	r3, r2
341817aa:	60fb      	str	r3, [r7, #12]

  tmp = 0x0033U; /* HPL_ENA_DLY = HPR_ENA_DLY = HPL_ENA = HPR_ENA = 1 */
341817ac:	2333      	movs	r3, #51	@ 0x33
341817ae:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_HP0, &tmp, 2U);
341817b0:	687b      	ldr	r3, [r7, #4]
341817b2:	f103 0018 	add.w	r0, r3, #24
341817b6:	f107 0208 	add.w	r2, r7, #8
341817ba:	2302      	movs	r3, #2
341817bc:	215a      	movs	r1, #90	@ 0x5a
341817be:	f000 fd70 	bl	341822a2 <wm8904_write_reg>
341817c2:	4602      	mov	r2, r0
341817c4:	68fb      	ldr	r3, [r7, #12]
341817c6:	4413      	add	r3, r2
341817c8:	60fb      	str	r3, [r7, #12]

  /************/
  /* DC Servo */
  /************/

  tmp = 0x0003U; /* Enable channels 0 and 1 */
341817ca:	2303      	movs	r3, #3
341817cc:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_DC_SERVO0, &tmp, 2U);
341817ce:	687b      	ldr	r3, [r7, #4]
341817d0:	f103 0018 	add.w	r0, r3, #24
341817d4:	f107 0208 	add.w	r2, r7, #8
341817d8:	2302      	movs	r3, #2
341817da:	2143      	movs	r1, #67	@ 0x43
341817dc:	f000 fd61 	bl	341822a2 <wm8904_write_reg>
341817e0:	4602      	mov	r2, r0
341817e2:	68fb      	ldr	r3, [r7, #12]
341817e4:	4413      	add	r3, r2
341817e6:	60fb      	str	r3, [r7, #12]

  tmp = 0x0030U; /* Startup 0 and 1 */
341817e8:	2330      	movs	r3, #48	@ 0x30
341817ea:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_DC_SERVO1, &tmp, 2U);
341817ec:	687b      	ldr	r3, [r7, #4]
341817ee:	f103 0018 	add.w	r0, r3, #24
341817f2:	f107 0208 	add.w	r2, r7, #8
341817f6:	2302      	movs	r3, #2
341817f8:	2144      	movs	r1, #68	@ 0x44
341817fa:	f000 fd52 	bl	341822a2 <wm8904_write_reg>
341817fe:	4602      	mov	r2, r0
34181800:	68fb      	ldr	r3, [r7, #12]
34181802:	4413      	add	r3, r2
34181804:	60fb      	str	r3, [r7, #12]

  iter_count = 0;
34181806:	2300      	movs	r3, #0
34181808:	72fb      	strb	r3, [r7, #11]
  tmp = 0x0000U;
3418180a:	2300      	movs	r3, #0
3418180c:	813b      	strh	r3, [r7, #8]
  while(((tmp & 0x0003U) != 0x0003U) && (iter_count < 30U)) /* Wait DC Servo start-up completion */
3418180e:	e013      	b.n	34181838 <WM8904_Init+0x5cc>
  {
    iter_count ++;
34181810:	7afb      	ldrb	r3, [r7, #11]
34181812:	3301      	adds	r3, #1
34181814:	72fb      	strb	r3, [r7, #11]
    WM8904_Delay(pObj, 10U);
34181816:	210a      	movs	r1, #10
34181818:	6878      	ldr	r0, [r7, #4]
3418181a:	f000 fccd 	bl	341821b8 <WM8904_Delay>
    ret += wm8904_read_reg(&pObj->Ctx, WM8904_DC_SERVO_READBACK0, &tmp, 2U);
3418181e:	687b      	ldr	r3, [r7, #4]
34181820:	f103 0018 	add.w	r0, r3, #24
34181824:	f107 0208 	add.w	r2, r7, #8
34181828:	2302      	movs	r3, #2
3418182a:	214d      	movs	r1, #77	@ 0x4d
3418182c:	f000 fd10 	bl	34182250 <wm8904_read_reg>
34181830:	4602      	mov	r2, r0
34181832:	68fb      	ldr	r3, [r7, #12]
34181834:	4413      	add	r3, r2
34181836:	60fb      	str	r3, [r7, #12]
  while(((tmp & 0x0003U) != 0x0003U) && (iter_count < 30U)) /* Wait DC Servo start-up completion */
34181838:	893b      	ldrh	r3, [r7, #8]
3418183a:	f003 0303 	and.w	r3, r3, #3
3418183e:	2b03      	cmp	r3, #3
34181840:	d002      	beq.n	34181848 <WM8904_Init+0x5dc>
34181842:	7afb      	ldrb	r3, [r7, #11]
34181844:	2b1d      	cmp	r3, #29
34181846:	d9e3      	bls.n	34181810 <WM8904_Init+0x5a4>

  /**********************/
  /* Output signal path */
  /**********************/

  tmp = 0x0077U; /* HPL_ENA_OUTP= HPL_ENA_OUTR = HPL_ENA_DLY = HPR_ENA_DLY = HPL_ENA = HPR_ENA = 1 */
34181848:	2377      	movs	r3, #119	@ 0x77
3418184a:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_HP0, &tmp, 2U);
3418184c:	687b      	ldr	r3, [r7, #4]
3418184e:	f103 0018 	add.w	r0, r3, #24
34181852:	f107 0208 	add.w	r2, r7, #8
34181856:	2302      	movs	r3, #2
34181858:	215a      	movs	r1, #90	@ 0x5a
3418185a:	f000 fd22 	bl	341822a2 <wm8904_write_reg>
3418185e:	4602      	mov	r2, r0
34181860:	68fb      	ldr	r3, [r7, #12]
34181862:	4413      	add	r3, r2
34181864:	60fb      	str	r3, [r7, #12]

  tmp = 0x00FFU; /* HPL_RMV_SHORT = HPR_RMV_SHORT = HPL_ENA_OUTP= HPL_ENA_OUTR = HPL_ENA_DLY = HPR_ENA_DLY = HPL_ENA = HPR_ENA = 1 */
34181866:	23ff      	movs	r3, #255	@ 0xff
34181868:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_HP0, &tmp, 2U);
3418186a:	687b      	ldr	r3, [r7, #4]
3418186c:	f103 0018 	add.w	r0, r3, #24
34181870:	f107 0208 	add.w	r2, r7, #8
34181874:	2302      	movs	r3, #2
34181876:	215a      	movs	r1, #90	@ 0x5a
34181878:	f000 fd13 	bl	341822a2 <wm8904_write_reg>
3418187c:	4602      	mov	r2, r0
3418187e:	68fb      	ldr	r3, [r7, #12]
34181880:	4413      	add	r3, r2
34181882:	60fb      	str	r3, [r7, #12]

  /***************/
  /* Charge pump */
  /***************/

  tmp = 0x01U; /* CP_DYN_PWR = 1 */
34181884:	2301      	movs	r3, #1
34181886:	813b      	strh	r3, [r7, #8]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_CLASS_W0, &tmp, 2U);
34181888:	687b      	ldr	r3, [r7, #4]
3418188a:	f103 0018 	add.w	r0, r3, #24
3418188e:	f107 0208 	add.w	r2, r7, #8
34181892:	2302      	movs	r3, #2
34181894:	2168      	movs	r1, #104	@ 0x68
34181896:	f000 fd04 	bl	341822a2 <wm8904_write_reg>
3418189a:	4602      	mov	r2, r0
3418189c:	68fb      	ldr	r3, [r7, #12]
3418189e:	4413      	add	r3, r2
341818a0:	60fb      	str	r3, [r7, #12]

  /* Store current devices */
  WM8904_CurrentDevices = (pInit->OutputDevice | pInit->InputDevice);
341818a2:	683b      	ldr	r3, [r7, #0]
341818a4:	685a      	ldr	r2, [r3, #4]
341818a6:	683b      	ldr	r3, [r7, #0]
341818a8:	681b      	ldr	r3, [r3, #0]
341818aa:	4313      	orrs	r3, r2
341818ac:	4a05      	ldr	r2, [pc, #20]	@ (341818c4 <WM8904_Init+0x658>)
341818ae:	6013      	str	r3, [r2, #0]

  pObj->IsInitialized = 1U;
341818b0:	687b      	ldr	r3, [r7, #4]
341818b2:	2201      	movs	r2, #1
341818b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return ret;
341818b8:	68fb      	ldr	r3, [r7, #12]
}
341818ba:	4618      	mov	r0, r3
341818bc:	3710      	adds	r7, #16
341818be:	46bd      	mov	sp, r7
341818c0:	bd80      	pop	{r7, pc}
341818c2:	bf00      	nop
341818c4:	341e0238 	.word	0x341e0238

341818c8 <WM8904_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  pObj pointer to component object
  * @retval Component status
  */
int32_t WM8904_DeInit(WM8904_Object_t *pObj)
{
341818c8:	b580      	push	{r7, lr}
341818ca:	b084      	sub	sp, #16
341818cc:	af00      	add	r7, sp, #0
341818ce:	6078      	str	r0, [r7, #4]

  /**********************/
  /* Output signal path */
  /**********************/

  tmp = 0x0077U; /* HPL_RMV_SHORT = HPR_RMV_SHORT = 0 */
341818d0:	2377      	movs	r3, #119	@ 0x77
341818d2:	817b      	strh	r3, [r7, #10]
  ret = wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_HP0, &tmp, 2U);
341818d4:	687b      	ldr	r3, [r7, #4]
341818d6:	f103 0018 	add.w	r0, r3, #24
341818da:	f107 020a 	add.w	r2, r7, #10
341818de:	2302      	movs	r3, #2
341818e0:	215a      	movs	r1, #90	@ 0x5a
341818e2:	f000 fcde 	bl	341822a2 <wm8904_write_reg>
341818e6:	60f8      	str	r0, [r7, #12]

  tmp = 0x0000U; /* HPL_ENA_OUTP= HPL_ENA_OUTR = HPL_ENA_DLY = HPR_ENA_DLY = HPL_ENA = HPR_ENA = 0 */
341818e8:	2300      	movs	r3, #0
341818ea:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_HP0, &tmp, 2U);
341818ec:	687b      	ldr	r3, [r7, #4]
341818ee:	f103 0018 	add.w	r0, r3, #24
341818f2:	f107 020a 	add.w	r2, r7, #10
341818f6:	2302      	movs	r3, #2
341818f8:	215a      	movs	r1, #90	@ 0x5a
341818fa:	f000 fcd2 	bl	341822a2 <wm8904_write_reg>
341818fe:	4602      	mov	r2, r0
34181900:	68fb      	ldr	r3, [r7, #12]
34181902:	4413      	add	r3, r2
34181904:	60fb      	str	r3, [r7, #12]

  /************/
  /* DC Servo */
  /************/

  tmp = 0x0000U; /* Disable channels 0 and 1 */
34181906:	2300      	movs	r3, #0
34181908:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_DC_SERVO0, &tmp, 2U);
3418190a:	687b      	ldr	r3, [r7, #4]
3418190c:	f103 0018 	add.w	r0, r3, #24
34181910:	f107 020a 	add.w	r2, r7, #10
34181914:	2302      	movs	r3, #2
34181916:	2143      	movs	r1, #67	@ 0x43
34181918:	f000 fcc3 	bl	341822a2 <wm8904_write_reg>
3418191c:	4602      	mov	r2, r0
3418191e:	68fb      	ldr	r3, [r7, #12]
34181920:	4413      	add	r3, r2
34181922:	60fb      	str	r3, [r7, #12]

  /***************/
  /* Charge pump */
  /***************/

  tmp = 0x0000U; /* CP_ENA = 0  */
34181924:	2300      	movs	r3, #0
34181926:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_CHARGE_PUMP0, &tmp, 2U);
34181928:	687b      	ldr	r3, [r7, #4]
3418192a:	f103 0018 	add.w	r0, r3, #24
3418192e:	f107 020a 	add.w	r2, r7, #10
34181932:	2302      	movs	r3, #2
34181934:	2162      	movs	r1, #98	@ 0x62
34181936:	f000 fcb4 	bl	341822a2 <wm8904_write_reg>
3418193a:	4602      	mov	r2, r0
3418193c:	68fb      	ldr	r3, [r7, #12]
3418193e:	4413      	add	r3, r2
34181940:	60fb      	str	r3, [r7, #12]

  /*******/
  /* DAC */
  /*******/

  tmp = 0x0000U; /* ADCL_ENA = DACL_ENA = DACR_ENA = 0 */
34181942:	2300      	movs	r3, #0
34181944:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_PWR_MANAGEMENT6, &tmp, 2U);
34181946:	687b      	ldr	r3, [r7, #4]
34181948:	f103 0018 	add.w	r0, r3, #24
3418194c:	f107 020a 	add.w	r2, r7, #10
34181950:	2302      	movs	r3, #2
34181952:	2112      	movs	r1, #18
34181954:	f000 fca5 	bl	341822a2 <wm8904_write_reg>
34181958:	4602      	mov	r2, r0
3418195a:	68fb      	ldr	r3, [r7, #12]
3418195c:	4413      	add	r3, r2
3418195e:	60fb      	str	r3, [r7, #12]

  /**************/
  /* Clock rate */
  /**************/

  tmp = 0x0004U; /* CLK_DSP_ENA = 0, CLK_SYS_ENA = 1 */
34181960:	2304      	movs	r3, #4
34181962:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_CLOCK_RATES2, &tmp, 2U);
34181964:	687b      	ldr	r3, [r7, #4]
34181966:	f103 0018 	add.w	r0, r3, #24
3418196a:	f107 020a 	add.w	r2, r7, #10
3418196e:	2302      	movs	r3, #2
34181970:	2116      	movs	r1, #22
34181972:	f000 fc96 	bl	341822a2 <wm8904_write_reg>
34181976:	4602      	mov	r2, r0
34181978:	68fb      	ldr	r3, [r7, #12]
3418197a:	4413      	add	r3, r2
3418197c:	60fb      	str	r3, [r7, #12]

  /**********************/
  /* Output signal path */
  /**********************/

  tmp = 0x0000U; /* HPL_PGA_ENA = HPR_PGA_ENA = 0 */
3418197e:	2300      	movs	r3, #0
34181980:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_PWR_MANAGEMENT2, &tmp, 2U);
34181982:	687b      	ldr	r3, [r7, #4]
34181984:	f103 0018 	add.w	r0, r3, #24
34181988:	f107 020a 	add.w	r2, r7, #10
3418198c:	2302      	movs	r3, #2
3418198e:	210e      	movs	r1, #14
34181990:	f000 fc87 	bl	341822a2 <wm8904_write_reg>
34181994:	4602      	mov	r2, r0
34181996:	68fb      	ldr	r3, [r7, #12]
34181998:	4413      	add	r3, r2
3418199a:	60fb      	str	r3, [r7, #12]

  tmp = 0x0000U; /* INL_ENA = 0 */
3418199c:	2300      	movs	r3, #0
3418199e:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_PWR_MANAGEMENT0, &tmp, 2U);
341819a0:	687b      	ldr	r3, [r7, #4]
341819a2:	f103 0018 	add.w	r0, r3, #24
341819a6:	f107 020a 	add.w	r2, r7, #10
341819aa:	2302      	movs	r3, #2
341819ac:	210c      	movs	r1, #12
341819ae:	f000 fc78 	bl	341822a2 <wm8904_write_reg>
341819b2:	4602      	mov	r2, r0
341819b4:	68fb      	ldr	r3, [r7, #12]
341819b6:	4413      	add	r3, r2
341819b8:	60fb      	str	r3, [r7, #12]

  /********************/
  /* Mic BIAS control */
  /********************/

  tmp = 0x0000U; /* MICBIAS_ENA = 0 */
341819ba:	2300      	movs	r3, #0
341819bc:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_MIC_BIAS_CONTROL0, &tmp, 2U);
341819be:	687b      	ldr	r3, [r7, #4]
341819c0:	f103 0018 	add.w	r0, r3, #24
341819c4:	f107 020a 	add.w	r2, r7, #10
341819c8:	2302      	movs	r3, #2
341819ca:	2106      	movs	r1, #6
341819cc:	f000 fc69 	bl	341822a2 <wm8904_write_reg>
341819d0:	4602      	mov	r2, r0
341819d2:	68fb      	ldr	r3, [r7, #12]
341819d4:	4413      	add	r3, r2
341819d6:	60fb      	str	r3, [r7, #12]

  /**************************************/
  /* Reference voltages and master bias */
  /**************************************/

  tmp = 0x0018U; /* ISEL[1:0] = 10b, BIAS_EN = 0 */
341819d8:	2318      	movs	r3, #24
341819da:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_BIAS_CONTROL0, &tmp, 2U);
341819dc:	687b      	ldr	r3, [r7, #4]
341819de:	f103 0018 	add.w	r0, r3, #24
341819e2:	f107 020a 	add.w	r2, r7, #10
341819e6:	2302      	movs	r3, #2
341819e8:	2104      	movs	r1, #4
341819ea:	f000 fc5a 	bl	341822a2 <wm8904_write_reg>
341819ee:	4602      	mov	r2, r0
341819f0:	68fb      	ldr	r3, [r7, #12]
341819f2:	4413      	add	r3, r2
341819f4:	60fb      	str	r3, [r7, #12]

  tmp = 0x0042U; /* VMID_BUF_ENA = 1, VMID_RES[1:0] = 01b, VMID_ENA = 0 */
341819f6:	2342      	movs	r3, #66	@ 0x42
341819f8:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_VMID_CONTROL0, &tmp, 2U);
341819fa:	687b      	ldr	r3, [r7, #4]
341819fc:	f103 0018 	add.w	r0, r3, #24
34181a00:	f107 020a 	add.w	r2, r7, #10
34181a04:	2302      	movs	r3, #2
34181a06:	2105      	movs	r1, #5
34181a08:	f000 fc4b 	bl	341822a2 <wm8904_write_reg>
34181a0c:	4602      	mov	r2, r0
34181a0e:	68fb      	ldr	r3, [r7, #12]
34181a10:	4413      	add	r3, r2
34181a12:	60fb      	str	r3, [r7, #12]
  WM8904_Delay(pObj, 300U);
34181a14:	f44f 7196 	mov.w	r1, #300	@ 0x12c
34181a18:	6878      	ldr	r0, [r7, #4]
34181a1a:	f000 fbcd 	bl	341821b8 <WM8904_Delay>

  tmp = 0x0042U; /* VMID_BUF_ENA = 1, VMID_RES[1:0] = 01b, VMID_ENA = 0 */
34181a1e:	2342      	movs	r3, #66	@ 0x42
34181a20:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_VMID_CONTROL0, &tmp, 2U);
34181a22:	687b      	ldr	r3, [r7, #4]
34181a24:	f103 0018 	add.w	r0, r3, #24
34181a28:	f107 020a 	add.w	r2, r7, #10
34181a2c:	2302      	movs	r3, #2
34181a2e:	2105      	movs	r1, #5
34181a30:	f000 fc37 	bl	341822a2 <wm8904_write_reg>
34181a34:	4602      	mov	r2, r0
34181a36:	68fb      	ldr	r3, [r7, #12]
34181a38:	4413      	add	r3, r2
34181a3a:	60fb      	str	r3, [r7, #12]

  tmp = 0x0000U; /* VMID_BUF_ENA = 0, VMID_RES[1:0] = 00b, VMID_ENA = 0 */
34181a3c:	2300      	movs	r3, #0
34181a3e:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_VMID_CONTROL0, &tmp, 2U);
34181a40:	687b      	ldr	r3, [r7, #4]
34181a42:	f103 0018 	add.w	r0, r3, #24
34181a46:	f107 020a 	add.w	r2, r7, #10
34181a4a:	2302      	movs	r3, #2
34181a4c:	2105      	movs	r1, #5
34181a4e:	f000 fc28 	bl	341822a2 <wm8904_write_reg>
34181a52:	4602      	mov	r2, r0
34181a54:	68fb      	ldr	r3, [r7, #12]
34181a56:	4413      	add	r3, r2
34181a58:	60fb      	str	r3, [r7, #12]

  tmp = 0x0018U; /* ISEL[1:0] = 10b,  BIAS_EN = 0 */
34181a5a:	2318      	movs	r3, #24
34181a5c:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_BIAS_CONTROL0, &tmp, 2U);
34181a5e:	687b      	ldr	r3, [r7, #4]
34181a60:	f103 0018 	add.w	r0, r3, #24
34181a64:	f107 020a 	add.w	r2, r7, #10
34181a68:	2302      	movs	r3, #2
34181a6a:	2104      	movs	r1, #4
34181a6c:	f000 fc19 	bl	341822a2 <wm8904_write_reg>
34181a70:	4602      	mov	r2, r0
34181a72:	68fb      	ldr	r3, [r7, #12]
34181a74:	4413      	add	r3, r2
34181a76:	60fb      	str	r3, [r7, #12]

  /**************/
  /* Clock rate */
  /**************/

  tmp = 0x0000U; /* CLK_SYS_ENA = 0 */
34181a78:	2300      	movs	r3, #0
34181a7a:	817b      	strh	r3, [r7, #10]
  ret += wm8904_write_reg(&pObj->Ctx, WM8904_CLOCK_RATES2, &tmp, 2U);
34181a7c:	687b      	ldr	r3, [r7, #4]
34181a7e:	f103 0018 	add.w	r0, r3, #24
34181a82:	f107 020a 	add.w	r2, r7, #10
34181a86:	2302      	movs	r3, #2
34181a88:	2116      	movs	r1, #22
34181a8a:	f000 fc0a 	bl	341822a2 <wm8904_write_reg>
34181a8e:	4602      	mov	r2, r0
34181a90:	68fb      	ldr	r3, [r7, #12]
34181a92:	4413      	add	r3, r2
34181a94:	60fb      	str	r3, [r7, #12]

  if (pObj->IsInitialized == 1U)
34181a96:	687b      	ldr	r3, [r7, #4]
34181a98:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
34181a9c:	2b01      	cmp	r3, #1
34181a9e:	d103      	bne.n	34181aa8 <WM8904_DeInit+0x1e0>
  {
    pObj->IsInitialized = 0U;
34181aa0:	687b      	ldr	r3, [r7, #4]
34181aa2:	2200      	movs	r2, #0
34181aa4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return ret;
34181aa8:	68fb      	ldr	r3, [r7, #12]
}
34181aaa:	4618      	mov	r0, r3
34181aac:	3710      	adds	r7, #16
34181aae:	46bd      	mov	sp, r7
34181ab0:	bd80      	pop	{r7, pc}

34181ab2 <WM8904_ReadID>:
  * @param  pObj pointer to component object
  * @param  Id component ID
  * @retval Component status
  */
int32_t WM8904_ReadID(WM8904_Object_t *pObj, uint32_t *Id)
{
34181ab2:	b580      	push	{r7, lr}
34181ab4:	b084      	sub	sp, #16
34181ab6:	af00      	add	r7, sp, #0
34181ab8:	6078      	str	r0, [r7, #4]
34181aba:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint16_t wm8904_id;

  /* Initialize the Control interface of the Audio Codec */
  pObj->IO.Init();
34181abc:	687b      	ldr	r3, [r7, #4]
34181abe:	681b      	ldr	r3, [r3, #0]
34181ac0:	4798      	blx	r3

  /* Get ID from component */
  ret = wm8904_read_reg(&pObj->Ctx, WM8904_SW_RESET, &wm8904_id, 2U);
34181ac2:	687b      	ldr	r3, [r7, #4]
34181ac4:	f103 0018 	add.w	r0, r3, #24
34181ac8:	f107 020a 	add.w	r2, r7, #10
34181acc:	2302      	movs	r3, #2
34181ace:	2100      	movs	r1, #0
34181ad0:	f000 fbbe 	bl	34182250 <wm8904_read_reg>
34181ad4:	60f8      	str	r0, [r7, #12]

  *Id = wm8904_id;
34181ad6:	897b      	ldrh	r3, [r7, #10]
34181ad8:	461a      	mov	r2, r3
34181ada:	683b      	ldr	r3, [r7, #0]
34181adc:	601a      	str	r2, [r3, #0]

  return ret;
34181ade:	68fb      	ldr	r3, [r7, #12]
}
34181ae0:	4618      	mov	r0, r3
34181ae2:	3710      	adds	r7, #16
34181ae4:	46bd      	mov	sp, r7
34181ae6:	bd80      	pop	{r7, pc}

34181ae8 <WM8904_Play>:
  * @note For this codec no Play options are required.
  * @param  pObj pointer to component object
  * @retval Component status
  */
int32_t WM8904_Play(WM8904_Object_t *pObj)
{
34181ae8:	b580      	push	{r7, lr}
34181aea:	b084      	sub	sp, #16
34181aec:	af00      	add	r7, sp, #0
34181aee:	6078      	str	r0, [r7, #4]
  int32_t ret = WM8904_OK;
34181af0:	2300      	movs	r3, #0
34181af2:	60fb      	str	r3, [r7, #12]
  uint16_t tmp;

  if ((WM8904_CurrentDevices & WM8904_OUT_HEADPHONE) == WM8904_OUT_HEADPHONE)
34181af4:	4b34      	ldr	r3, [pc, #208]	@ (34181bc8 <WM8904_Play+0xe0>)
34181af6:	681b      	ldr	r3, [r3, #0]
34181af8:	f003 0301 	and.w	r3, r3, #1
34181afc:	2b00      	cmp	r3, #0
34181afe:	d00f      	beq.n	34181b20 <WM8904_Play+0x38>
  {
    tmp = 0x0640U; /* DAC_MUTE= 0 */
34181b00:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
34181b04:	817b      	strh	r3, [r7, #10]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_DAC_DIGITAL1, &tmp, 2U);
34181b06:	687b      	ldr	r3, [r7, #4]
34181b08:	f103 0018 	add.w	r0, r3, #24
34181b0c:	f107 020a 	add.w	r2, r7, #10
34181b10:	2302      	movs	r3, #2
34181b12:	2121      	movs	r1, #33	@ 0x21
34181b14:	f000 fbc5 	bl	341822a2 <wm8904_write_reg>
34181b18:	4602      	mov	r2, r0
34181b1a:	68fb      	ldr	r3, [r7, #12]
34181b1c:	4413      	add	r3, r2
34181b1e:	60fb      	str	r3, [r7, #12]
  }


  if ((WM8904_CurrentDevices & WM8904_IN_MIC1) == WM8904_IN_MIC1)
34181b20:	4b29      	ldr	r3, [pc, #164]	@ (34181bc8 <WM8904_Play+0xe0>)
34181b22:	681b      	ldr	r3, [r3, #0]
34181b24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34181b28:	2b00      	cmp	r3, #0
34181b2a:	d00e      	beq.n	34181b4a <WM8904_Play+0x62>
  {
    tmp = 0x001AU; /* LINMUTE = 0 */
34181b2c:	231a      	movs	r3, #26
34181b2e:	817b      	strh	r3, [r7, #10]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_LEFT_INPUT0, &tmp, 2U);
34181b30:	687b      	ldr	r3, [r7, #4]
34181b32:	f103 0018 	add.w	r0, r3, #24
34181b36:	f107 020a 	add.w	r2, r7, #10
34181b3a:	2302      	movs	r3, #2
34181b3c:	212c      	movs	r1, #44	@ 0x2c
34181b3e:	f000 fbb0 	bl	341822a2 <wm8904_write_reg>
34181b42:	4602      	mov	r2, r0
34181b44:	68fb      	ldr	r3, [r7, #12]
34181b46:	4413      	add	r3, r2
34181b48:	60fb      	str	r3, [r7, #12]
  }

  if ((WM8904_CurrentDevices & WM8904_IN_LINE2) == WM8904_IN_LINE2)
34181b4a:	4b1f      	ldr	r3, [pc, #124]	@ (34181bc8 <WM8904_Play+0xe0>)
34181b4c:	681b      	ldr	r3, [r3, #0]
34181b4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34181b52:	2b00      	cmp	r3, #0
34181b54:	d01d      	beq.n	34181b92 <WM8904_Play+0xaa>
  {
    tmp = 0x0000U; /* LINMUTE = 0 */
34181b56:	2300      	movs	r3, #0
34181b58:	817b      	strh	r3, [r7, #10]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_LEFT_INPUT0, &tmp, 2U);
34181b5a:	687b      	ldr	r3, [r7, #4]
34181b5c:	f103 0018 	add.w	r0, r3, #24
34181b60:	f107 020a 	add.w	r2, r7, #10
34181b64:	2302      	movs	r3, #2
34181b66:	212c      	movs	r1, #44	@ 0x2c
34181b68:	f000 fb9b 	bl	341822a2 <wm8904_write_reg>
34181b6c:	4602      	mov	r2, r0
34181b6e:	68fb      	ldr	r3, [r7, #12]
34181b70:	4413      	add	r3, r2
34181b72:	60fb      	str	r3, [r7, #12]

    tmp = 0x0000U; /* LINMUTE = 0 */
34181b74:	2300      	movs	r3, #0
34181b76:	817b      	strh	r3, [r7, #10]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_RIGHT_INPUT0, &tmp, 2U);
34181b78:	687b      	ldr	r3, [r7, #4]
34181b7a:	f103 0018 	add.w	r0, r3, #24
34181b7e:	f107 020a 	add.w	r2, r7, #10
34181b82:	2302      	movs	r3, #2
34181b84:	212d      	movs	r1, #45	@ 0x2d
34181b86:	f000 fb8c 	bl	341822a2 <wm8904_write_reg>
34181b8a:	4602      	mov	r2, r0
34181b8c:	68fb      	ldr	r3, [r7, #12]
34181b8e:	4413      	add	r3, r2
34181b90:	60fb      	str	r3, [r7, #12]
  }

  if ((WM8904_CurrentDevices & WM8904_IN_DIGITAL_MIC2) == WM8904_IN_DIGITAL_MIC2)
34181b92:	4b0d      	ldr	r3, [pc, #52]	@ (34181bc8 <WM8904_Play+0xe0>)
34181b94:	681b      	ldr	r3, [r3, #0]
34181b96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34181b9a:	2b00      	cmp	r3, #0
34181b9c:	d00f      	beq.n	34181bbe <WM8904_Play+0xd6>
  {
    tmp = 0x01F0U; /* ADC_VU = 1, ADC_VOL = +17,6dB */
34181b9e:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
34181ba2:	817b      	strh	r3, [r7, #10]
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ADC_DIGITAL_VOL_LEFT, &tmp, 2U);
34181ba4:	687b      	ldr	r3, [r7, #4]
34181ba6:	f103 0018 	add.w	r0, r3, #24
34181baa:	f107 020a 	add.w	r2, r7, #10
34181bae:	2302      	movs	r3, #2
34181bb0:	2124      	movs	r1, #36	@ 0x24
34181bb2:	f000 fb76 	bl	341822a2 <wm8904_write_reg>
34181bb6:	4602      	mov	r2, r0
34181bb8:	68fb      	ldr	r3, [r7, #12]
34181bba:	4413      	add	r3, r2
34181bbc:	60fb      	str	r3, [r7, #12]
  }

  return ret;
34181bbe:	68fb      	ldr	r3, [r7, #12]
}
34181bc0:	4618      	mov	r0, r3
34181bc2:	3710      	adds	r7, #16
34181bc4:	46bd      	mov	sp, r7
34181bc6:	bd80      	pop	{r7, pc}
34181bc8:	341e0238 	.word	0x341e0238

34181bcc <WM8904_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param  pObj pointer to component object
  * @retval Component status
  */
int32_t WM8904_Pause(WM8904_Object_t *pObj)
{
34181bcc:	b580      	push	{r7, lr}
34181bce:	b082      	sub	sp, #8
34181bd0:	af00      	add	r7, sp, #0
34181bd2:	6078      	str	r0, [r7, #4]
  /* Pause the audio file playing */
  return WM8904_SetMute(pObj, WM8904_MUTE_ON);
34181bd4:	2101      	movs	r1, #1
34181bd6:	6878      	ldr	r0, [r7, #4]
34181bd8:	f000 f894 	bl	34181d04 <WM8904_SetMute>
34181bdc:	4603      	mov	r3, r0
}
34181bde:	4618      	mov	r0, r3
34181be0:	3708      	adds	r7, #8
34181be2:	46bd      	mov	sp, r7
34181be4:	bd80      	pop	{r7, pc}

34181be6 <WM8904_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param  pObj pointer to component object
  * @retval Component status
  */
int32_t WM8904_Resume(WM8904_Object_t *pObj)
{
34181be6:	b580      	push	{r7, lr}
34181be8:	b082      	sub	sp, #8
34181bea:	af00      	add	r7, sp, #0
34181bec:	6078      	str	r0, [r7, #4]
  /* Resumes the audio file playing */
  return WM8904_SetMute(pObj, WM8904_MUTE_OFF);
34181bee:	2100      	movs	r1, #0
34181bf0:	6878      	ldr	r0, [r7, #4]
34181bf2:	f000 f887 	bl	34181d04 <WM8904_SetMute>
34181bf6:	4603      	mov	r3, r0
}
34181bf8:	4618      	mov	r0, r3
34181bfa:	3708      	adds	r7, #8
34181bfc:	46bd      	mov	sp, r7
34181bfe:	bd80      	pop	{r7, pc}

34181c00 <WM8904_Stop>:
  *                           (user should re-Initialize the codec in order to
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
int32_t WM8904_Stop(WM8904_Object_t *pObj, uint32_t CodecPdwnMode)
{
34181c00:	b580      	push	{r7, lr}
34181c02:	b084      	sub	sp, #16
34181c04:	af00      	add	r7, sp, #0
34181c06:	6078      	str	r0, [r7, #4]
34181c08:	6039      	str	r1, [r7, #0]
  int32_t ret;

  /* Mute the output */
  ret = WM8904_SetMute(pObj, WM8904_MUTE_ON);
34181c0a:	2101      	movs	r1, #1
34181c0c:	6878      	ldr	r0, [r7, #4]
34181c0e:	f000 f879 	bl	34181d04 <WM8904_SetMute>
34181c12:	60f8      	str	r0, [r7, #12]

  if (CodecPdwnMode == WM8904_PDWN_HW)
34181c14:	683b      	ldr	r3, [r7, #0]
34181c16:	2b00      	cmp	r3, #0
34181c18:	d106      	bne.n	34181c28 <WM8904_Stop+0x28>
  {
    ret += WM8904_DeInit(pObj);
34181c1a:	6878      	ldr	r0, [r7, #4]
34181c1c:	f7ff fe54 	bl	341818c8 <WM8904_DeInit>
34181c20:	4602      	mov	r2, r0
34181c22:	68fb      	ldr	r3, [r7, #12]
34181c24:	4413      	add	r3, r2
34181c26:	60fb      	str	r3, [r7, #12]
  }

  return ret;
34181c28:	68fb      	ldr	r3, [r7, #12]
}
34181c2a:	4618      	mov	r0, r3
34181c2c:	3710      	adds	r7, #16
34181c2e:	46bd      	mov	sp, r7
34181c30:	bd80      	pop	{r7, pc}

34181c32 <WM8904_SetVolume>:
  * @param  Volume  a byte value from 0 to 100.
  *         (refer to codec registers description for more details).
  * @retval Component status
  */
int32_t WM8904_SetVolume(WM8904_Object_t *pObj, uint32_t InputOutput, uint8_t Volume)
{
34181c32:	b580      	push	{r7, lr}
34181c34:	b086      	sub	sp, #24
34181c36:	af00      	add	r7, sp, #0
34181c38:	60f8      	str	r0, [r7, #12]
34181c3a:	60b9      	str	r1, [r7, #8]
34181c3c:	4613      	mov	r3, r2
34181c3e:	71fb      	strb	r3, [r7, #7]
  uint8_t  convertedvol;
  int32_t  ret;
  uint16_t tmp;

  /* Only output volume supported */
  if (InputOutput == VOLUME_OUTPUT)
34181c40:	68bb      	ldr	r3, [r7, #8]
34181c42:	2b01      	cmp	r3, #1
34181c44:	d12a      	bne.n	34181c9c <WM8904_SetVolume+0x6a>
  {
    convertedvol = VOLUME_OUT_CONVERT(Volume);
34181c46:	79fb      	ldrb	r3, [r7, #7]
34181c48:	2b63      	cmp	r3, #99	@ 0x63
34181c4a:	d805      	bhi.n	34181c58 <WM8904_SetVolume+0x26>
34181c4c:	79fb      	ldrb	r3, [r7, #7]
34181c4e:	085b      	lsrs	r3, r3, #1
34181c50:	b2db      	uxtb	r3, r3
34181c52:	330d      	adds	r3, #13
34181c54:	b2db      	uxtb	r3, r3
34181c56:	e000      	b.n	34181c5a <WM8904_SetVolume+0x28>
34181c58:	233f      	movs	r3, #63	@ 0x3f
34181c5a:	74fb      	strb	r3, [r7, #19]

    tmp = (uint16_t) convertedvol;
34181c5c:	7cfb      	ldrb	r3, [r7, #19]
34181c5e:	b29b      	uxth	r3, r3
34181c60:	823b      	strh	r3, [r7, #16]

    /* Left Headphone Volume */
    ret = wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_OUTPUT1_LEFT, &tmp, 2U);
34181c62:	68fb      	ldr	r3, [r7, #12]
34181c64:	f103 0018 	add.w	r0, r3, #24
34181c68:	f107 0210 	add.w	r2, r7, #16
34181c6c:	2302      	movs	r3, #2
34181c6e:	2139      	movs	r1, #57	@ 0x39
34181c70:	f000 fb17 	bl	341822a2 <wm8904_write_reg>
34181c74:	6178      	str	r0, [r7, #20]
    /* Right Headphone Volume */
    tmp |= 0x80U; /* Volume update */
34181c76:	8a3b      	ldrh	r3, [r7, #16]
34181c78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
34181c7c:	b29b      	uxth	r3, r3
34181c7e:	823b      	strh	r3, [r7, #16]
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_OUTPUT1_RIGHT, &tmp, 2U);
34181c80:	68fb      	ldr	r3, [r7, #12]
34181c82:	f103 0018 	add.w	r0, r3, #24
34181c86:	f107 0210 	add.w	r2, r7, #16
34181c8a:	2302      	movs	r3, #2
34181c8c:	213a      	movs	r1, #58	@ 0x3a
34181c8e:	f000 fb08 	bl	341822a2 <wm8904_write_reg>
34181c92:	4602      	mov	r2, r0
34181c94:	697b      	ldr	r3, [r7, #20]
34181c96:	4413      	add	r3, r2
34181c98:	617b      	str	r3, [r7, #20]
34181c9a:	e002      	b.n	34181ca2 <WM8904_SetVolume+0x70>
  }
  else /* Input volume */
  {
    ret = WM8904_ERROR;
34181c9c:	f04f 33ff 	mov.w	r3, #4294967295
34181ca0:	617b      	str	r3, [r7, #20]
  }

  return ret;
34181ca2:	697b      	ldr	r3, [r7, #20]
}
34181ca4:	4618      	mov	r0, r3
34181ca6:	3718      	adds	r7, #24
34181ca8:	46bd      	mov	sp, r7
34181caa:	bd80      	pop	{r7, pc}

34181cac <WM8904_GetVolume>:
  * @param  InputOutput Input or Output volume
  * @param  Volume audio volume
  * @retval Component status
  */
int32_t WM8904_GetVolume(WM8904_Object_t *pObj, uint32_t InputOutput, uint8_t *Volume)
{
34181cac:	b580      	push	{r7, lr}
34181cae:	b086      	sub	sp, #24
34181cb0:	af00      	add	r7, sp, #0
34181cb2:	60f8      	str	r0, [r7, #12]
34181cb4:	60b9      	str	r1, [r7, #8]
34181cb6:	607a      	str	r2, [r7, #4]
  int32_t  ret;
  uint16_t tmp;

  /* only output volume supported */
  if (InputOutput == VOLUME_OUTPUT)
34181cb8:	68bb      	ldr	r3, [r7, #8]
34181cba:	2b01      	cmp	r3, #1
34181cbc:	d119      	bne.n	34181cf2 <WM8904_GetVolume+0x46>
  {
    /* Left Headphone Volume */
    ret = wm8904_read_reg(&pObj->Ctx, WM8904_ANALOG_OUTPUT1_LEFT, &tmp, 2U);
34181cbe:	68fb      	ldr	r3, [r7, #12]
34181cc0:	f103 0018 	add.w	r0, r3, #24
34181cc4:	f107 0212 	add.w	r2, r7, #18
34181cc8:	2302      	movs	r3, #2
34181cca:	2139      	movs	r1, #57	@ 0x39
34181ccc:	f000 fac0 	bl	34182250 <wm8904_read_reg>
34181cd0:	6178      	str	r0, [r7, #20]
    tmp &= 0x3FU;
34181cd2:	8a7b      	ldrh	r3, [r7, #18]
34181cd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34181cd8:	b29b      	uxth	r3, r3
34181cda:	827b      	strh	r3, [r7, #18]

    if (ret == WM8904_OK)
34181cdc:	697b      	ldr	r3, [r7, #20]
34181cde:	2b00      	cmp	r3, #0
34181ce0:	d10a      	bne.n	34181cf8 <WM8904_GetVolume+0x4c>
    {
      *Volume = (uint8_t) VOLUME_OUT_INVERT(tmp);
34181ce2:	8a7b      	ldrh	r3, [r7, #18]
34181ce4:	3b0d      	subs	r3, #13
34181ce6:	b2db      	uxtb	r3, r3
34181ce8:	005b      	lsls	r3, r3, #1
34181cea:	b2da      	uxtb	r2, r3
34181cec:	687b      	ldr	r3, [r7, #4]
34181cee:	701a      	strb	r2, [r3, #0]
34181cf0:	e002      	b.n	34181cf8 <WM8904_GetVolume+0x4c>
    }
  }
  else /* Input volume */
  {
    ret = WM8904_ERROR;
34181cf2:	f04f 33ff 	mov.w	r3, #4294967295
34181cf6:	617b      	str	r3, [r7, #20]
  }

  return ret;
34181cf8:	697b      	ldr	r3, [r7, #20]
}
34181cfa:	4618      	mov	r0, r3
34181cfc:	3718      	adds	r7, #24
34181cfe:	46bd      	mov	sp, r7
34181d00:	bd80      	pop	{r7, pc}
	...

34181d04 <WM8904_SetMute>:
  * @param Cmd  WM8904_MUTE_ON to enable the mute or WM8904_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
int32_t WM8904_SetMute(WM8904_Object_t *pObj, uint32_t Cmd)
{
34181d04:	b580      	push	{r7, lr}
34181d06:	b084      	sub	sp, #16
34181d08:	af00      	add	r7, sp, #0
34181d0a:	6078      	str	r0, [r7, #4]
34181d0c:	6039      	str	r1, [r7, #0]
  int32_t ret = WM8904_OK;
34181d0e:	2300      	movs	r3, #0
34181d10:	60fb      	str	r3, [r7, #12]
  uint16_t tmp;

  if ((WM8904_CurrentDevices & WM8904_OUT_HEADPHONE) == WM8904_OUT_HEADPHONE)
34181d12:	4b49      	ldr	r3, [pc, #292]	@ (34181e38 <WM8904_SetMute+0x134>)
34181d14:	681b      	ldr	r3, [r3, #0]
34181d16:	f003 0301 	and.w	r3, r3, #1
34181d1a:	2b00      	cmp	r3, #0
34181d1c:	d027      	beq.n	34181d6e <WM8904_SetMute+0x6a>
  {
    /* Read DAC digital 1 */
    ret += wm8904_read_reg(&pObj->Ctx, WM8904_DAC_DIGITAL1, &tmp, 2U);
34181d1e:	687b      	ldr	r3, [r7, #4]
34181d20:	f103 0018 	add.w	r0, r3, #24
34181d24:	f107 020a 	add.w	r2, r7, #10
34181d28:	2302      	movs	r3, #2
34181d2a:	2121      	movs	r1, #33	@ 0x21
34181d2c:	f000 fa90 	bl	34182250 <wm8904_read_reg>
34181d30:	4602      	mov	r2, r0
34181d32:	68fb      	ldr	r3, [r7, #12]
34181d34:	4413      	add	r3, r2
34181d36:	60fb      	str	r3, [r7, #12]

    if(Cmd == WM8904_MUTE_ON)
34181d38:	683b      	ldr	r3, [r7, #0]
34181d3a:	2b01      	cmp	r3, #1
34181d3c:	d105      	bne.n	34181d4a <WM8904_SetMute+0x46>
    {
      /* Mute the DAC Digital 1 */
      tmp |= 0x0008U;
34181d3e:	897b      	ldrh	r3, [r7, #10]
34181d40:	f043 0308 	orr.w	r3, r3, #8
34181d44:	b29b      	uxth	r3, r3
34181d46:	817b      	strh	r3, [r7, #10]
34181d48:	e004      	b.n	34181d54 <WM8904_SetMute+0x50>
    }
    else
    {
      /* Unmute the the DAC Digital 1 */
      tmp &= ~(0x0008U);
34181d4a:	897b      	ldrh	r3, [r7, #10]
34181d4c:	f023 0308 	bic.w	r3, r3, #8
34181d50:	b29b      	uxth	r3, r3
34181d52:	817b      	strh	r3, [r7, #10]
    }
    ret += wm8904_write_reg(&pObj->Ctx, WM8904_DAC_DIGITAL1, &tmp, 2U);
34181d54:	687b      	ldr	r3, [r7, #4]
34181d56:	f103 0018 	add.w	r0, r3, #24
34181d5a:	f107 020a 	add.w	r2, r7, #10
34181d5e:	2302      	movs	r3, #2
34181d60:	2121      	movs	r1, #33	@ 0x21
34181d62:	f000 fa9e 	bl	341822a2 <wm8904_write_reg>
34181d66:	4602      	mov	r2, r0
34181d68:	68fb      	ldr	r3, [r7, #12]
34181d6a:	4413      	add	r3, r2
34181d6c:	60fb      	str	r3, [r7, #12]
  }

  if ((WM8904_CurrentDevices & WM8904_IN_MIC1) == WM8904_IN_MIC1)
34181d6e:	4b32      	ldr	r3, [pc, #200]	@ (34181e38 <WM8904_SetMute+0x134>)
34181d70:	681b      	ldr	r3, [r3, #0]
34181d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34181d76:	2b00      	cmp	r3, #0
34181d78:	d014      	beq.n	34181da4 <WM8904_SetMute+0xa0>
  {
    if(Cmd == WM8904_MUTE_ON)
34181d7a:	683b      	ldr	r3, [r7, #0]
34181d7c:	2b01      	cmp	r3, #1
34181d7e:	d102      	bne.n	34181d86 <WM8904_SetMute+0x82>
    {
      tmp = 0x009AU; /* LINMUTE = 1 */
34181d80:	239a      	movs	r3, #154	@ 0x9a
34181d82:	817b      	strh	r3, [r7, #10]
34181d84:	e001      	b.n	34181d8a <WM8904_SetMute+0x86>
    }
    else
    {
      tmp = 0x001AU; /* LINMUTE = 0 */
34181d86:	231a      	movs	r3, #26
34181d88:	817b      	strh	r3, [r7, #10]
    }
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_LEFT_INPUT0, &tmp, 2U);
34181d8a:	687b      	ldr	r3, [r7, #4]
34181d8c:	f103 0018 	add.w	r0, r3, #24
34181d90:	f107 020a 	add.w	r2, r7, #10
34181d94:	2302      	movs	r3, #2
34181d96:	212c      	movs	r1, #44	@ 0x2c
34181d98:	f000 fa83 	bl	341822a2 <wm8904_write_reg>
34181d9c:	4602      	mov	r2, r0
34181d9e:	68fb      	ldr	r3, [r7, #12]
34181da0:	4413      	add	r3, r2
34181da2:	60fb      	str	r3, [r7, #12]
  }

  if ((WM8904_CurrentDevices & WM8904_IN_LINE2) == WM8904_IN_LINE2)
34181da4:	4b24      	ldr	r3, [pc, #144]	@ (34181e38 <WM8904_SetMute+0x134>)
34181da6:	681b      	ldr	r3, [r3, #0]
34181da8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34181dac:	2b00      	cmp	r3, #0
34181dae:	d021      	beq.n	34181df4 <WM8904_SetMute+0xf0>
  {
    if(Cmd == WM8904_MUTE_ON)
34181db0:	683b      	ldr	r3, [r7, #0]
34181db2:	2b01      	cmp	r3, #1
34181db4:	d102      	bne.n	34181dbc <WM8904_SetMute+0xb8>
    {
      tmp = 0x0080U; /* LINMUTE = 1 */
34181db6:	2380      	movs	r3, #128	@ 0x80
34181db8:	817b      	strh	r3, [r7, #10]
34181dba:	e001      	b.n	34181dc0 <WM8904_SetMute+0xbc>
    }
    else
    {
      tmp = 0x0000U; /* LINMUTE = 0 */
34181dbc:	2300      	movs	r3, #0
34181dbe:	817b      	strh	r3, [r7, #10]
    }
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_LEFT_INPUT0, &tmp, 2U);
34181dc0:	687b      	ldr	r3, [r7, #4]
34181dc2:	f103 0018 	add.w	r0, r3, #24
34181dc6:	f107 020a 	add.w	r2, r7, #10
34181dca:	2302      	movs	r3, #2
34181dcc:	212c      	movs	r1, #44	@ 0x2c
34181dce:	f000 fa68 	bl	341822a2 <wm8904_write_reg>
34181dd2:	4602      	mov	r2, r0
34181dd4:	68fb      	ldr	r3, [r7, #12]
34181dd6:	4413      	add	r3, r2
34181dd8:	60fb      	str	r3, [r7, #12]
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ANALOG_RIGHT_INPUT0, &tmp, 2U);
34181dda:	687b      	ldr	r3, [r7, #4]
34181ddc:	f103 0018 	add.w	r0, r3, #24
34181de0:	f107 020a 	add.w	r2, r7, #10
34181de4:	2302      	movs	r3, #2
34181de6:	212d      	movs	r1, #45	@ 0x2d
34181de8:	f000 fa5b 	bl	341822a2 <wm8904_write_reg>
34181dec:	4602      	mov	r2, r0
34181dee:	68fb      	ldr	r3, [r7, #12]
34181df0:	4413      	add	r3, r2
34181df2:	60fb      	str	r3, [r7, #12]
  }

  if ((WM8904_CurrentDevices & WM8904_IN_DIGITAL_MIC2) == WM8904_IN_DIGITAL_MIC2)
34181df4:	4b10      	ldr	r3, [pc, #64]	@ (34181e38 <WM8904_SetMute+0x134>)
34181df6:	681b      	ldr	r3, [r3, #0]
34181df8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34181dfc:	2b00      	cmp	r3, #0
34181dfe:	d016      	beq.n	34181e2e <WM8904_SetMute+0x12a>
  {
    if(Cmd == WM8904_MUTE_ON)
34181e00:	683b      	ldr	r3, [r7, #0]
34181e02:	2b01      	cmp	r3, #1
34181e04:	d103      	bne.n	34181e0e <WM8904_SetMute+0x10a>
    {
      tmp = 0x0100U; /* ADC_VU = 1, ADC_VOL = Mute */
34181e06:	f44f 7380 	mov.w	r3, #256	@ 0x100
34181e0a:	817b      	strh	r3, [r7, #10]
34181e0c:	e002      	b.n	34181e14 <WM8904_SetMute+0x110>
    }
    else
    {
      tmp = 0x01F0U; /* ADC_VU = 1, ADC_VOL = +17,6dB */
34181e0e:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
34181e12:	817b      	strh	r3, [r7, #10]
    }
    ret +=  wm8904_write_reg(&pObj->Ctx, WM8904_ADC_DIGITAL_VOL_RIGHT, &tmp, 2U);
34181e14:	687b      	ldr	r3, [r7, #4]
34181e16:	f103 0018 	add.w	r0, r3, #24
34181e1a:	f107 020a 	add.w	r2, r7, #10
34181e1e:	2302      	movs	r3, #2
34181e20:	2125      	movs	r1, #37	@ 0x25
34181e22:	f000 fa3e 	bl	341822a2 <wm8904_write_reg>
34181e26:	4602      	mov	r2, r0
34181e28:	68fb      	ldr	r3, [r7, #12]
34181e2a:	4413      	add	r3, r2
34181e2c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
34181e2e:	68fb      	ldr	r3, [r7, #12]
}
34181e30:	4618      	mov	r0, r3
34181e32:	3710      	adds	r7, #16
34181e34:	46bd      	mov	sp, r7
34181e36:	bd80      	pop	{r7, pc}
34181e38:	341e0238 	.word	0x341e0238

34181e3c <WM8904_SetOutputMode>:
  * @param Output  specifies the audio output target: WM8904_OUT_HEADPHONE,
  *         WM8904_OUT_LINE or WM8904_OUT_BOTH.
  * @retval 0 if correct communication, else wrong communication
  */
int32_t WM8904_SetOutputMode(WM8904_Object_t *pObj, uint32_t Output)
{
34181e3c:	b480      	push	{r7}
34181e3e:	b083      	sub	sp, #12
34181e40:	af00      	add	r7, sp, #0
34181e42:	6078      	str	r0, [r7, #4]
34181e44:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Output);

  /* This feature is currently not supported */
  return WM8904_ERROR;
34181e46:	f04f 33ff 	mov.w	r3, #4294967295
}
34181e4a:	4618      	mov	r0, r3
34181e4c:	370c      	adds	r7, #12
34181e4e:	46bd      	mov	sp, r7
34181e50:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e54:	4770      	bx	lr

34181e56 <WM8904_SetResolution>:
  *                    WM8904_RESOLUTION_16b, WM8904_RESOLUTION_20b,
  *                    WM8904_RESOLUTION_24b or WM8904_RESOLUTION_32b
  * @retval Component status
  */
int32_t WM8904_SetResolution(WM8904_Object_t *pObj, uint32_t Resolution)
{
34181e56:	b480      	push	{r7}
34181e58:	b083      	sub	sp, #12
34181e5a:	af00      	add	r7, sp, #0
34181e5c:	6078      	str	r0, [r7, #4]
34181e5e:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Resolution);

  /* This feature is currently not supported */
  return WM8904_ERROR;
34181e60:	f04f 33ff 	mov.w	r3, #4294967295
}
34181e64:	4618      	mov	r0, r3
34181e66:	370c      	adds	r7, #12
34181e68:	46bd      	mov	sp, r7
34181e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e6e:	4770      	bx	lr

34181e70 <WM8904_GetResolution>:
  * @brief Get Audio resolution.
  * @param pObj pointer to component object
  * @retval Audio resolution
  */
int32_t WM8904_GetResolution(WM8904_Object_t *pObj, uint32_t *Resolution)
{
34181e70:	b580      	push	{r7, lr}
34181e72:	b084      	sub	sp, #16
34181e74:	af00      	add	r7, sp, #0
34181e76:	6078      	str	r0, [r7, #4]
34181e78:	6039      	str	r1, [r7, #0]
  int32_t  ret;
  uint16_t tmp;

  ret = wm8904_read_reg(&pObj->Ctx, WM8904_AUDIO_INTERFACE1, &tmp, 2U);
34181e7a:	687b      	ldr	r3, [r7, #4]
34181e7c:	f103 0018 	add.w	r0, r3, #24
34181e80:	f107 020a 	add.w	r2, r7, #10
34181e84:	2302      	movs	r3, #2
34181e86:	2119      	movs	r1, #25
34181e88:	f000 f9e2 	bl	34182250 <wm8904_read_reg>
34181e8c:	60f8      	str	r0, [r7, #12]

  switch((tmp >> 2U) & 0x0003U)
34181e8e:	897b      	ldrh	r3, [r7, #10]
34181e90:	089b      	lsrs	r3, r3, #2
34181e92:	b29b      	uxth	r3, r3
34181e94:	f003 0303 	and.w	r3, r3, #3
34181e98:	2b03      	cmp	r3, #3
34181e9a:	d00e      	beq.n	34181eba <WM8904_GetResolution+0x4a>
34181e9c:	2b03      	cmp	r3, #3
34181e9e:	d810      	bhi.n	34181ec2 <WM8904_GetResolution+0x52>
34181ea0:	2b01      	cmp	r3, #1
34181ea2:	d002      	beq.n	34181eaa <WM8904_GetResolution+0x3a>
34181ea4:	2b02      	cmp	r3, #2
34181ea6:	d004      	beq.n	34181eb2 <WM8904_GetResolution+0x42>
34181ea8:	e00b      	b.n	34181ec2 <WM8904_GetResolution+0x52>
  {
    case 1:
      *Resolution = WM8904_RESOLUTION_20B;
34181eaa:	683b      	ldr	r3, [r7, #0]
34181eac:	2201      	movs	r2, #1
34181eae:	601a      	str	r2, [r3, #0]
      break;
34181eb0:	e00b      	b.n	34181eca <WM8904_GetResolution+0x5a>
    case 2:
      *Resolution = WM8904_RESOLUTION_24B;
34181eb2:	683b      	ldr	r3, [r7, #0]
34181eb4:	2202      	movs	r2, #2
34181eb6:	601a      	str	r2, [r3, #0]
      break;
34181eb8:	e007      	b.n	34181eca <WM8904_GetResolution+0x5a>
    case 3:
      *Resolution = WM8904_RESOLUTION_32B;
34181eba:	683b      	ldr	r3, [r7, #0]
34181ebc:	2203      	movs	r2, #3
34181ebe:	601a      	str	r2, [r3, #0]
      break;
34181ec0:	e003      	b.n	34181eca <WM8904_GetResolution+0x5a>
    case 0:
    default:
      *Resolution = WM8904_RESOLUTION_16B;
34181ec2:	683b      	ldr	r3, [r7, #0]
34181ec4:	2200      	movs	r2, #0
34181ec6:	601a      	str	r2, [r3, #0]
      break;
34181ec8:	bf00      	nop
  }

  return ret;
34181eca:	68fb      	ldr	r3, [r7, #12]
}
34181ecc:	4618      	mov	r0, r3
34181ece:	3710      	adds	r7, #16
34181ed0:	46bd      	mov	sp, r7
34181ed2:	bd80      	pop	{r7, pc}

34181ed4 <WM8904_SetProtocol>:
  *                  WM8904_PROTOCOL_R_JUSTIFIED, WM8904_PROTOCOL_L_JUSTIFIED,
  *                  WM8904_PROTOCOL_I2S or WM8904_PROTOCOL_DSP
  * @retval Component status
  */
int32_t WM8904_SetProtocol(WM8904_Object_t *pObj, uint32_t Protocol)
{
34181ed4:	b480      	push	{r7}
34181ed6:	b083      	sub	sp, #12
34181ed8:	af00      	add	r7, sp, #0
34181eda:	6078      	str	r0, [r7, #4]
34181edc:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Protocol);

  /* This feature is currently not supported */
  return WM8904_ERROR;
34181ede:	f04f 33ff 	mov.w	r3, #4294967295
}
34181ee2:	4618      	mov	r0, r3
34181ee4:	370c      	adds	r7, #12
34181ee6:	46bd      	mov	sp, r7
34181ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
34181eec:	4770      	bx	lr

34181eee <WM8904_GetProtocol>:
  * @brief Get Audio Protocol.
  * @param pObj pointer to component object
  * @retval Component status
  */
int32_t WM8904_GetProtocol(WM8904_Object_t *pObj, uint32_t *Protocol)
{
34181eee:	b580      	push	{r7, lr}
34181ef0:	b084      	sub	sp, #16
34181ef2:	af00      	add	r7, sp, #0
34181ef4:	6078      	str	r0, [r7, #4]
34181ef6:	6039      	str	r1, [r7, #0]
  int32_t  ret;
  uint16_t tmp;

  ret = wm8904_read_reg(&pObj->Ctx, WM8904_AUDIO_INTERFACE1, &tmp, 2U);
34181ef8:	687b      	ldr	r3, [r7, #4]
34181efa:	f103 0018 	add.w	r0, r3, #24
34181efe:	f107 020a 	add.w	r2, r7, #10
34181f02:	2302      	movs	r3, #2
34181f04:	2119      	movs	r1, #25
34181f06:	f000 f9a3 	bl	34182250 <wm8904_read_reg>
34181f0a:	60f8      	str	r0, [r7, #12]

  *Protocol = (((uint32_t) tmp) & 0x0003U);
34181f0c:	897b      	ldrh	r3, [r7, #10]
34181f0e:	f003 0203 	and.w	r2, r3, #3
34181f12:	683b      	ldr	r3, [r7, #0]
34181f14:	601a      	str	r2, [r3, #0]

  return ret;
34181f16:	68fb      	ldr	r3, [r7, #12]
}
34181f18:	4618      	mov	r0, r3
34181f1a:	3710      	adds	r7, #16
34181f1c:	46bd      	mov	sp, r7
34181f1e:	bd80      	pop	{r7, pc}

34181f20 <WM8904_SetFrequency>:
  * @param pObj pointer to component object
  * @param AudioFreq Audio frequency
  * @retval Component status
  */
int32_t WM8904_SetFrequency(WM8904_Object_t *pObj, uint32_t AudioFreq)
{
34181f20:	b580      	push	{r7, lr}
34181f22:	b084      	sub	sp, #16
34181f24:	af00      	add	r7, sp, #0
34181f26:	6078      	str	r0, [r7, #4]
34181f28:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint16_t tmp;

  switch (AudioFreq)
34181f2a:	683b      	ldr	r3, [r7, #0]
34181f2c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
34181f30:	4293      	cmp	r3, r2
34181f32:	f000 8085 	beq.w	34182040 <WM8904_SetFrequency+0x120>
34181f36:	683b      	ldr	r3, [r7, #0]
34181f38:	f64b 3280 	movw	r2, #48000	@ 0xbb80
34181f3c:	4293      	cmp	r3, r2
34181f3e:	f200 808d 	bhi.w	3418205c <WM8904_SetFrequency+0x13c>
34181f42:	683b      	ldr	r3, [r7, #0]
34181f44:	f64a 4244 	movw	r2, #44100	@ 0xac44
34181f48:	4293      	cmp	r3, r2
34181f4a:	d079      	beq.n	34182040 <WM8904_SetFrequency+0x120>
34181f4c:	683b      	ldr	r3, [r7, #0]
34181f4e:	f64a 4244 	movw	r2, #44100	@ 0xac44
34181f52:	4293      	cmp	r3, r2
34181f54:	f200 8082 	bhi.w	3418205c <WM8904_SetFrequency+0x13c>
34181f58:	683b      	ldr	r3, [r7, #0]
34181f5a:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
34181f5e:	d061      	beq.n	34182024 <WM8904_SetFrequency+0x104>
34181f60:	683b      	ldr	r3, [r7, #0]
34181f62:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
34181f66:	d879      	bhi.n	3418205c <WM8904_SetFrequency+0x13c>
34181f68:	683b      	ldr	r3, [r7, #0]
34181f6a:	f645 52c0 	movw	r2, #24000	@ 0x5dc0
34181f6e:	4293      	cmp	r3, r2
34181f70:	d04a      	beq.n	34182008 <WM8904_SetFrequency+0xe8>
34181f72:	683b      	ldr	r3, [r7, #0]
34181f74:	f645 52c0 	movw	r2, #24000	@ 0x5dc0
34181f78:	4293      	cmp	r3, r2
34181f7a:	d86f      	bhi.n	3418205c <WM8904_SetFrequency+0x13c>
34181f7c:	683b      	ldr	r3, [r7, #0]
34181f7e:	f245 6222 	movw	r2, #22050	@ 0x5622
34181f82:	4293      	cmp	r3, r2
34181f84:	d040      	beq.n	34182008 <WM8904_SetFrequency+0xe8>
34181f86:	683b      	ldr	r3, [r7, #0]
34181f88:	f245 6222 	movw	r2, #22050	@ 0x5622
34181f8c:	4293      	cmp	r3, r2
34181f8e:	d865      	bhi.n	3418205c <WM8904_SetFrequency+0x13c>
34181f90:	683b      	ldr	r3, [r7, #0]
34181f92:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
34181f96:	d029      	beq.n	34181fec <WM8904_SetFrequency+0xcc>
34181f98:	683b      	ldr	r3, [r7, #0]
34181f9a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
34181f9e:	d85d      	bhi.n	3418205c <WM8904_SetFrequency+0x13c>
34181fa0:	683b      	ldr	r3, [r7, #0]
34181fa2:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
34181fa6:	d005      	beq.n	34181fb4 <WM8904_SetFrequency+0x94>
34181fa8:	683b      	ldr	r3, [r7, #0]
34181faa:	f642 3211 	movw	r2, #11025	@ 0x2b11
34181fae:	4293      	cmp	r3, r2
34181fb0:	d00e      	beq.n	34181fd0 <WM8904_SetFrequency+0xb0>
34181fb2:	e053      	b.n	3418205c <WM8904_SetFrequency+0x13c>
  {
  case  WM8904_FREQUENCY_8K:
    /* Sample Rate = 8 (kHz), ratio=256 */
    tmp = 0x0C00U;
34181fb4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
34181fb8:	817b      	strh	r3, [r7, #10]
    ret = wm8904_write_reg(&pObj->Ctx, WM8904_CLOCK_RATES1, &tmp, 2U);
34181fba:	687b      	ldr	r3, [r7, #4]
34181fbc:	f103 0018 	add.w	r0, r3, #24
34181fc0:	f107 020a 	add.w	r2, r7, #10
34181fc4:	2302      	movs	r3, #2
34181fc6:	2115      	movs	r1, #21
34181fc8:	f000 f96b 	bl	341822a2 <wm8904_write_reg>
34181fcc:	60f8      	str	r0, [r7, #12]
    break;
34181fce:	e049      	b.n	34182064 <WM8904_SetFrequency+0x144>

  case  WM8904_FREQUENCY_11K:
    /* Sample Rate = 11.025 (kHz), ratio=256 */
    tmp = 0x0C01U;
34181fd0:	f640 4301 	movw	r3, #3073	@ 0xc01
34181fd4:	817b      	strh	r3, [r7, #10]
    ret = wm8904_write_reg(&pObj->Ctx, WM8904_CLOCK_RATES1, &tmp, 2U);
34181fd6:	687b      	ldr	r3, [r7, #4]
34181fd8:	f103 0018 	add.w	r0, r3, #24
34181fdc:	f107 020a 	add.w	r2, r7, #10
34181fe0:	2302      	movs	r3, #2
34181fe2:	2115      	movs	r1, #21
34181fe4:	f000 f95d 	bl	341822a2 <wm8904_write_reg>
34181fe8:	60f8      	str	r0, [r7, #12]
    break;
34181fea:	e03b      	b.n	34182064 <WM8904_SetFrequency+0x144>

  case  WM8904_FREQUENCY_16K:
    /* Sample Rate = 16 (kHz), ratio=256 */
    tmp = 0x0C02U;
34181fec:	f640 4302 	movw	r3, #3074	@ 0xc02
34181ff0:	817b      	strh	r3, [r7, #10]
    ret = wm8904_write_reg(&pObj->Ctx, WM8904_CLOCK_RATES1, &tmp, 2U);
34181ff2:	687b      	ldr	r3, [r7, #4]
34181ff4:	f103 0018 	add.w	r0, r3, #24
34181ff8:	f107 020a 	add.w	r2, r7, #10
34181ffc:	2302      	movs	r3, #2
34181ffe:	2115      	movs	r1, #21
34182000:	f000 f94f 	bl	341822a2 <wm8904_write_reg>
34182004:	60f8      	str	r0, [r7, #12]
    break;
34182006:	e02d      	b.n	34182064 <WM8904_SetFrequency+0x144>

  case  WM8904_FREQUENCY_22K:
  case  WM8904_FREQUENCY_24K:
    /* Sample Rate = 22.050 (kHz) or 24 (kHz), ratio=256 */
    tmp = 0x0C03U;
34182008:	f640 4303 	movw	r3, #3075	@ 0xc03
3418200c:	817b      	strh	r3, [r7, #10]
    ret = wm8904_write_reg(&pObj->Ctx, WM8904_CLOCK_RATES1, &tmp, 2U);
3418200e:	687b      	ldr	r3, [r7, #4]
34182010:	f103 0018 	add.w	r0, r3, #24
34182014:	f107 020a 	add.w	r2, r7, #10
34182018:	2302      	movs	r3, #2
3418201a:	2115      	movs	r1, #21
3418201c:	f000 f941 	bl	341822a2 <wm8904_write_reg>
34182020:	60f8      	str	r0, [r7, #12]
    break;
34182022:	e01f      	b.n	34182064 <WM8904_SetFrequency+0x144>

  case  WM8904_FREQUENCY_32K:
    /* Sample Rate = 32 (kHz), ratio=256 */
    tmp = 0x0C04U;
34182024:	f640 4304 	movw	r3, #3076	@ 0xc04
34182028:	817b      	strh	r3, [r7, #10]
    ret = wm8904_write_reg(&pObj->Ctx, WM8904_CLOCK_RATES1, &tmp, 2U);
3418202a:	687b      	ldr	r3, [r7, #4]
3418202c:	f103 0018 	add.w	r0, r3, #24
34182030:	f107 020a 	add.w	r2, r7, #10
34182034:	2302      	movs	r3, #2
34182036:	2115      	movs	r1, #21
34182038:	f000 f933 	bl	341822a2 <wm8904_write_reg>
3418203c:	60f8      	str	r0, [r7, #12]
    break;
3418203e:	e011      	b.n	34182064 <WM8904_SetFrequency+0x144>

  case  WM8904_FREQUENCY_44K:
  case  WM8904_FREQUENCY_48K:
    /* Sample Rate = 44.1 (kHz) or 48 (kHz), ratio=256 */
    tmp = 0x0C05U;
34182040:	f640 4305 	movw	r3, #3077	@ 0xc05
34182044:	817b      	strh	r3, [r7, #10]
    ret = wm8904_write_reg(&pObj->Ctx, WM8904_CLOCK_RATES1, &tmp, 2U);
34182046:	687b      	ldr	r3, [r7, #4]
34182048:	f103 0018 	add.w	r0, r3, #24
3418204c:	f107 020a 	add.w	r2, r7, #10
34182050:	2302      	movs	r3, #2
34182052:	2115      	movs	r1, #21
34182054:	f000 f925 	bl	341822a2 <wm8904_write_reg>
34182058:	60f8      	str	r0, [r7, #12]
    break;
3418205a:	e003      	b.n	34182064 <WM8904_SetFrequency+0x144>

  default:
    ret = WM8904_ERROR;
3418205c:	f04f 33ff 	mov.w	r3, #4294967295
34182060:	60fb      	str	r3, [r7, #12]
    break;
34182062:	bf00      	nop
  }

  return ret;
34182064:	68fb      	ldr	r3, [r7, #12]
}
34182066:	4618      	mov	r0, r3
34182068:	3710      	adds	r7, #16
3418206a:	46bd      	mov	sp, r7
3418206c:	bd80      	pop	{r7, pc}
	...

34182070 <WM8904_GetFrequency>:
  * @param pObj pointer to component object
  * @param AudioFreq Audio frequency
  * @retval Component status
  */
int32_t WM8904_GetFrequency(WM8904_Object_t *pObj, uint32_t *AudioFreq)
{
34182070:	b580      	push	{r7, lr}
34182072:	b084      	sub	sp, #16
34182074:	af00      	add	r7, sp, #0
34182076:	6078      	str	r0, [r7, #4]
34182078:	6039      	str	r1, [r7, #0]
  int32_t  ret;
  uint16_t tmp;

  ret = wm8904_read_reg(&pObj->Ctx, WM8904_CLOCK_RATES1, &tmp, 2U);
3418207a:	687b      	ldr	r3, [r7, #4]
3418207c:	f103 0018 	add.w	r0, r3, #24
34182080:	f107 020a 	add.w	r2, r7, #10
34182084:	2302      	movs	r3, #2
34182086:	2115      	movs	r1, #21
34182088:	f000 f8e2 	bl	34182250 <wm8904_read_reg>
3418208c:	60f8      	str	r0, [r7, #12]

  switch(tmp & 0x0007U)
3418208e:	897b      	ldrh	r3, [r7, #10]
34182090:	f003 0307 	and.w	r3, r3, #7
34182094:	2b05      	cmp	r3, #5
34182096:	d82d      	bhi.n	341820f4 <WM8904_GetFrequency+0x84>
34182098:	a201      	add	r2, pc, #4	@ (adr r2, 341820a0 <WM8904_GetFrequency+0x30>)
3418209a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418209e:	bf00      	nop
341820a0:	341820b9 	.word	0x341820b9
341820a4:	341820c3 	.word	0x341820c3
341820a8:	341820cd 	.word	0x341820cd
341820ac:	341820d7 	.word	0x341820d7
341820b0:	341820e1 	.word	0x341820e1
341820b4:	341820eb 	.word	0x341820eb
  {
  case 0:
    *AudioFreq = WM8904_FREQUENCY_8K;
341820b8:	683b      	ldr	r3, [r7, #0]
341820ba:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
341820be:	601a      	str	r2, [r3, #0]
    break;
341820c0:	e01c      	b.n	341820fc <WM8904_GetFrequency+0x8c>
  case 1:
    /* 11.025k or 12k */
    *AudioFreq = WM8904_FREQUENCY_11K;
341820c2:	683b      	ldr	r3, [r7, #0]
341820c4:	f642 3211 	movw	r2, #11025	@ 0x2b11
341820c8:	601a      	str	r2, [r3, #0]
    break;
341820ca:	e017      	b.n	341820fc <WM8904_GetFrequency+0x8c>
  case 2:
    *AudioFreq = WM8904_FREQUENCY_16K;
341820cc:	683b      	ldr	r3, [r7, #0]
341820ce:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
341820d2:	601a      	str	r2, [r3, #0]
    break;
341820d4:	e012      	b.n	341820fc <WM8904_GetFrequency+0x8c>
  case 3:
    /* 22.05k or 24k */
    *AudioFreq = WM8904_FREQUENCY_22K;
341820d6:	683b      	ldr	r3, [r7, #0]
341820d8:	f245 6222 	movw	r2, #22050	@ 0x5622
341820dc:	601a      	str	r2, [r3, #0]
    break;
341820de:	e00d      	b.n	341820fc <WM8904_GetFrequency+0x8c>
  case 4:
    *AudioFreq = WM8904_FREQUENCY_32K;
341820e0:	683b      	ldr	r3, [r7, #0]
341820e2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
341820e6:	601a      	str	r2, [r3, #0]
    break;
341820e8:	e008      	b.n	341820fc <WM8904_GetFrequency+0x8c>
  case 5:
    /* 44.1k or 48k */
    *AudioFreq = WM8904_FREQUENCY_44K;
341820ea:	683b      	ldr	r3, [r7, #0]
341820ec:	f64a 4244 	movw	r2, #44100	@ 0xac44
341820f0:	601a      	str	r2, [r3, #0]
    break;
341820f2:	e003      	b.n	341820fc <WM8904_GetFrequency+0x8c>
  default:
    ret = WM8904_ERROR;
341820f4:	f04f 33ff 	mov.w	r3, #4294967295
341820f8:	60fb      	str	r3, [r7, #12]
    break;
341820fa:	bf00      	nop
  }

  return ret;
341820fc:	68fb      	ldr	r3, [r7, #12]
}
341820fe:	4618      	mov	r0, r3
34182100:	3710      	adds	r7, #16
34182102:	46bd      	mov	sp, r7
34182104:	bd80      	pop	{r7, pc}
34182106:	bf00      	nop

34182108 <WM8904_Reset>:
  * @brief Resets wm8904 registers.
  * @param pObj pointer to component object
  * @retval Component status if correct communication, else wrong communication
  */
int32_t WM8904_Reset(WM8904_Object_t *pObj)
{
34182108:	b580      	push	{r7, lr}
3418210a:	b084      	sub	sp, #16
3418210c:	af00      	add	r7, sp, #0
3418210e:	6078      	str	r0, [r7, #4]
  uint16_t tmp;
  int32_t  ret;

  /* Reset Codec by writing in 0x0000 address register */
  tmp = 0x0U; /* Reset registers */
34182110:	2300      	movs	r3, #0
34182112:	817b      	strh	r3, [r7, #10]
  ret = wm8904_write_reg(&pObj->Ctx, WM8904_SW_RESET, &tmp, 2U);
34182114:	687b      	ldr	r3, [r7, #4]
34182116:	f103 0018 	add.w	r0, r3, #24
3418211a:	f107 020a 	add.w	r2, r7, #10
3418211e:	2302      	movs	r3, #2
34182120:	2100      	movs	r1, #0
34182122:	f000 f8be 	bl	341822a2 <wm8904_write_reg>
34182126:	60f8      	str	r0, [r7, #12]

  return ret;
34182128:	68fb      	ldr	r3, [r7, #12]
}
3418212a:	4618      	mov	r0, r3
3418212c:	3710      	adds	r7, #16
3418212e:	46bd      	mov	sp, r7
34182130:	bd80      	pop	{r7, pc}
	...

34182134 <WM8904_RegisterBusIO>:
  * @brief  Function
  * @param  Component object pointer
  * @retval error status
  */
int32_t WM8904_RegisterBusIO(WM8904_Object_t *pObj, const WM8904_IO_t *pIO)
{
34182134:	b580      	push	{r7, lr}
34182136:	b084      	sub	sp, #16
34182138:	af00      	add	r7, sp, #0
3418213a:	6078      	str	r0, [r7, #4]
3418213c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
3418213e:	687b      	ldr	r3, [r7, #4]
34182140:	2b00      	cmp	r3, #0
34182142:	d103      	bne.n	3418214c <WM8904_RegisterBusIO+0x18>
  {
    ret = WM8904_ERROR;
34182144:	f04f 33ff 	mov.w	r3, #4294967295
34182148:	60fb      	str	r3, [r7, #12]
3418214a:	e02c      	b.n	341821a6 <WM8904_RegisterBusIO+0x72>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
3418214c:	683b      	ldr	r3, [r7, #0]
3418214e:	681a      	ldr	r2, [r3, #0]
34182150:	687b      	ldr	r3, [r7, #4]
34182152:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
34182154:	683b      	ldr	r3, [r7, #0]
34182156:	685a      	ldr	r2, [r3, #4]
34182158:	687b      	ldr	r3, [r7, #4]
3418215a:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
3418215c:	683b      	ldr	r3, [r7, #0]
3418215e:	891a      	ldrh	r2, [r3, #8]
34182160:	687b      	ldr	r3, [r7, #4]
34182162:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
34182164:	683b      	ldr	r3, [r7, #0]
34182166:	68da      	ldr	r2, [r3, #12]
34182168:	687b      	ldr	r3, [r7, #4]
3418216a:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
3418216c:	683b      	ldr	r3, [r7, #0]
3418216e:	691a      	ldr	r2, [r3, #16]
34182170:	687b      	ldr	r3, [r7, #4]
34182172:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
34182174:	683b      	ldr	r3, [r7, #0]
34182176:	695a      	ldr	r2, [r3, #20]
34182178:	687b      	ldr	r3, [r7, #4]
3418217a:	615a      	str	r2, [r3, #20]

    pObj->Ctx.ReadReg  = WM8904_ReadRegWrap;
3418217c:	687b      	ldr	r3, [r7, #4]
3418217e:	4a0c      	ldr	r2, [pc, #48]	@ (341821b0 <WM8904_RegisterBusIO+0x7c>)
34182180:	61da      	str	r2, [r3, #28]
    pObj->Ctx.WriteReg = WM8904_WriteRegWrap;
34182182:	687b      	ldr	r3, [r7, #4]
34182184:	4a0b      	ldr	r2, [pc, #44]	@ (341821b4 <WM8904_RegisterBusIO+0x80>)
34182186:	619a      	str	r2, [r3, #24]
    pObj->Ctx.handle   = pObj;
34182188:	687b      	ldr	r3, [r7, #4]
3418218a:	687a      	ldr	r2, [r7, #4]
3418218c:	621a      	str	r2, [r3, #32]

    if(pObj->IO.Init != NULL)
3418218e:	687b      	ldr	r3, [r7, #4]
34182190:	681b      	ldr	r3, [r3, #0]
34182192:	2b00      	cmp	r3, #0
34182194:	d004      	beq.n	341821a0 <WM8904_RegisterBusIO+0x6c>
    {
      ret = pObj->IO.Init();
34182196:	687b      	ldr	r3, [r7, #4]
34182198:	681b      	ldr	r3, [r3, #0]
3418219a:	4798      	blx	r3
3418219c:	60f8      	str	r0, [r7, #12]
3418219e:	e002      	b.n	341821a6 <WM8904_RegisterBusIO+0x72>
    }
    else
    {
      ret = WM8904_ERROR;
341821a0:	f04f 33ff 	mov.w	r3, #4294967295
341821a4:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
341821a6:	68fb      	ldr	r3, [r7, #12]
}
341821a8:	4618      	mov	r0, r3
341821aa:	3710      	adds	r7, #16
341821ac:	46bd      	mov	sp, r7
341821ae:	bd80      	pop	{r7, pc}
341821b0:	341821ed 	.word	0x341821ed
341821b4:	3418221f 	.word	0x3418221f

341821b8 <WM8904_Delay>:
  * @brief This function provides accurate delay (in milliseconds)
  * @param pObj pointer to component object
  * @param Delay: specifies the delay time length, in milliseconds
  */
static void WM8904_Delay(const WM8904_Object_t *pObj, uint32_t Delay)
{
341821b8:	b580      	push	{r7, lr}
341821ba:	b084      	sub	sp, #16
341821bc:	af00      	add	r7, sp, #0
341821be:	6078      	str	r0, [r7, #4]
341821c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = pObj->IO.GetTick();
341821c2:	687b      	ldr	r3, [r7, #4]
341821c4:	695b      	ldr	r3, [r3, #20]
341821c6:	4798      	blx	r3
341821c8:	4603      	mov	r3, r0
341821ca:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
341821cc:	bf00      	nop
341821ce:	687b      	ldr	r3, [r7, #4]
341821d0:	695b      	ldr	r3, [r3, #20]
341821d2:	4798      	blx	r3
341821d4:	4603      	mov	r3, r0
341821d6:	461a      	mov	r2, r3
341821d8:	68fb      	ldr	r3, [r7, #12]
341821da:	1ad3      	subs	r3, r2, r3
341821dc:	683a      	ldr	r2, [r7, #0]
341821de:	429a      	cmp	r2, r3
341821e0:	d8f5      	bhi.n	341821ce <WM8904_Delay+0x16>
  {
  }
}
341821e2:	bf00      	nop
341821e4:	bf00      	nop
341821e6:	3710      	adds	r7, #16
341821e8:	46bd      	mov	sp, r7
341821ea:	bd80      	pop	{r7, pc}

341821ec <WM8904_ReadRegWrap>:
  * @param  pData   The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t WM8904_ReadRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
341821ec:	b590      	push	{r4, r7, lr}
341821ee:	b087      	sub	sp, #28
341821f0:	af00      	add	r7, sp, #0
341821f2:	60f8      	str	r0, [r7, #12]
341821f4:	607a      	str	r2, [r7, #4]
341821f6:	461a      	mov	r2, r3
341821f8:	460b      	mov	r3, r1
341821fa:	817b      	strh	r3, [r7, #10]
341821fc:	4613      	mov	r3, r2
341821fe:	813b      	strh	r3, [r7, #8]
  const WM8904_Object_t *pObj = (WM8904_Object_t *)handle;
34182200:	68fb      	ldr	r3, [r7, #12]
34182202:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
34182204:	697b      	ldr	r3, [r7, #20]
34182206:	691c      	ldr	r4, [r3, #16]
34182208:	697b      	ldr	r3, [r7, #20]
3418220a:	8918      	ldrh	r0, [r3, #8]
3418220c:	893b      	ldrh	r3, [r7, #8]
3418220e:	8979      	ldrh	r1, [r7, #10]
34182210:	687a      	ldr	r2, [r7, #4]
34182212:	47a0      	blx	r4
34182214:	4603      	mov	r3, r0
}
34182216:	4618      	mov	r0, r3
34182218:	371c      	adds	r7, #28
3418221a:	46bd      	mov	sp, r7
3418221c:	bd90      	pop	{r4, r7, pc}

3418221e <WM8904_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval error status
  */
static int32_t WM8904_WriteRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
3418221e:	b590      	push	{r4, r7, lr}
34182220:	b087      	sub	sp, #28
34182222:	af00      	add	r7, sp, #0
34182224:	60f8      	str	r0, [r7, #12]
34182226:	607a      	str	r2, [r7, #4]
34182228:	461a      	mov	r2, r3
3418222a:	460b      	mov	r3, r1
3418222c:	817b      	strh	r3, [r7, #10]
3418222e:	4613      	mov	r3, r2
34182230:	813b      	strh	r3, [r7, #8]
  const WM8904_Object_t *pObj = (WM8904_Object_t *)handle;
34182232:	68fb      	ldr	r3, [r7, #12]
34182234:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
34182236:	697b      	ldr	r3, [r7, #20]
34182238:	68dc      	ldr	r4, [r3, #12]
3418223a:	697b      	ldr	r3, [r7, #20]
3418223c:	8918      	ldrh	r0, [r3, #8]
3418223e:	893b      	ldrh	r3, [r7, #8]
34182240:	8979      	ldrh	r1, [r7, #10]
34182242:	687a      	ldr	r2, [r7, #4]
34182244:	47a0      	blx	r4
34182246:	4603      	mov	r3, r0
}
34182248:	4618      	mov	r0, r3
3418224a:	371c      	adds	r7, #28
3418224c:	46bd      	mov	sp, r7
3418224e:	bd90      	pop	{r4, r7, pc}

34182250 <wm8904_read_reg>:
*                 I2C or SPI reading functions
* Input         : Register Address, length of buffer
* Output        : data Read
*******************************************************************************/
int32_t wm8904_read_reg(const wm8904_ctx_t *ctx, uint16_t reg, uint16_t* data, uint16_t length)
{
34182250:	b590      	push	{r4, r7, lr}
34182252:	b087      	sub	sp, #28
34182254:	af00      	add	r7, sp, #0
34182256:	60f8      	str	r0, [r7, #12]
34182258:	607a      	str	r2, [r7, #4]
3418225a:	461a      	mov	r2, r3
3418225c:	460b      	mov	r3, r1
3418225e:	817b      	strh	r3, [r7, #10]
34182260:	4613      	mov	r3, r2
34182262:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  uint16_t tmp;

  ret = ctx->ReadReg(ctx->handle, reg, (uint8_t *)data, length);
34182264:	68fb      	ldr	r3, [r7, #12]
34182266:	685c      	ldr	r4, [r3, #4]
34182268:	68fb      	ldr	r3, [r7, #12]
3418226a:	6898      	ldr	r0, [r3, #8]
3418226c:	893b      	ldrh	r3, [r7, #8]
3418226e:	8979      	ldrh	r1, [r7, #10]
34182270:	687a      	ldr	r2, [r7, #4]
34182272:	47a0      	blx	r4
34182274:	6178      	str	r0, [r7, #20]

  if(ret >= 0)
34182276:	697b      	ldr	r3, [r7, #20]
34182278:	2b00      	cmp	r3, #0
3418227a:	db0d      	blt.n	34182298 <wm8904_read_reg+0x48>
  {
    tmp = ((uint16_t)(*data >> 8) & 0x00FFU);
3418227c:	687b      	ldr	r3, [r7, #4]
3418227e:	881b      	ldrh	r3, [r3, #0]
34182280:	0a1b      	lsrs	r3, r3, #8
34182282:	827b      	strh	r3, [r7, #18]
    tmp |= ((uint16_t)(*data << 8) & 0xFF00U);
34182284:	687b      	ldr	r3, [r7, #4]
34182286:	881b      	ldrh	r3, [r3, #0]
34182288:	021b      	lsls	r3, r3, #8
3418228a:	b29a      	uxth	r2, r3
3418228c:	8a7b      	ldrh	r3, [r7, #18]
3418228e:	4313      	orrs	r3, r2
34182290:	827b      	strh	r3, [r7, #18]
    *data = tmp;
34182292:	687b      	ldr	r3, [r7, #4]
34182294:	8a7a      	ldrh	r2, [r7, #18]
34182296:	801a      	strh	r2, [r3, #0]
  }
  return ret;
34182298:	697b      	ldr	r3, [r7, #20]
}
3418229a:	4618      	mov	r0, r3
3418229c:	371c      	adds	r7, #28
3418229e:	46bd      	mov	sp, r7
341822a0:	bd90      	pop	{r4, r7, pc}

341822a2 <wm8904_write_reg>:
*                 I2C or SPI writing function
* Input         : Register Address, data to be written, length of buffer
* Output        : None
*******************************************************************************/
int32_t wm8904_write_reg(const wm8904_ctx_t *ctx, uint16_t reg, const uint16_t *data, uint16_t length)
{
341822a2:	b590      	push	{r4, r7, lr}
341822a4:	b087      	sub	sp, #28
341822a6:	af00      	add	r7, sp, #0
341822a8:	60f8      	str	r0, [r7, #12]
341822aa:	607a      	str	r2, [r7, #4]
341822ac:	461a      	mov	r2, r3
341822ae:	460b      	mov	r3, r1
341822b0:	817b      	strh	r3, [r7, #10]
341822b2:	4613      	mov	r3, r2
341822b4:	813b      	strh	r3, [r7, #8]
  uint16_t tmp;
  tmp = ((uint16_t)(*data >> 8) & 0x00FFU);
341822b6:	687b      	ldr	r3, [r7, #4]
341822b8:	881b      	ldrh	r3, [r3, #0]
341822ba:	0a1b      	lsrs	r3, r3, #8
341822bc:	b29b      	uxth	r3, r3
341822be:	82fb      	strh	r3, [r7, #22]
  tmp |= ((uint16_t)(*data << 8) & 0xFF00U);
341822c0:	687b      	ldr	r3, [r7, #4]
341822c2:	881b      	ldrh	r3, [r3, #0]
341822c4:	021b      	lsls	r3, r3, #8
341822c6:	b29a      	uxth	r2, r3
341822c8:	8afb      	ldrh	r3, [r7, #22]
341822ca:	4313      	orrs	r3, r2
341822cc:	b29b      	uxth	r3, r3
341822ce:	82fb      	strh	r3, [r7, #22]

  return ctx->WriteReg(ctx->handle, reg, (uint8_t *)&tmp, length);
341822d0:	68fb      	ldr	r3, [r7, #12]
341822d2:	681c      	ldr	r4, [r3, #0]
341822d4:	68fb      	ldr	r3, [r7, #12]
341822d6:	6898      	ldr	r0, [r3, #8]
341822d8:	893b      	ldrh	r3, [r7, #8]
341822da:	f107 0216 	add.w	r2, r7, #22
341822de:	8979      	ldrh	r1, [r7, #10]
341822e0:	47a0      	blx	r4
341822e2:	4603      	mov	r3, r0
}
341822e4:	4618      	mov	r0, r3
341822e6:	371c      	adds	r7, #28
341822e8:	46bd      	mov	sp, r7
341822ea:	bd90      	pop	{r4, r7, pc}

341822ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_sstack
341822ec:	480f      	ldr	r0, [pc, #60]	@ (3418232c <LoopForever+0x4>)
  msr   MSPLIM, r0
341822ee:	f380 880a 	msr	MSPLIM, r0
  ldr   r0, =_estack
341822f2:	480f      	ldr	r0, [pc, #60]	@ (34182330 <LoopForever+0x8>)
  mov   sp, r0          /* set stack pointer */
341822f4:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
341822f6:	f000 f829 	bl	3418234c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
341822fa:	480e      	ldr	r0, [pc, #56]	@ (34182334 <LoopForever+0xc>)
  ldr r1, =_edata
341822fc:	490e      	ldr	r1, [pc, #56]	@ (34182338 <LoopForever+0x10>)
  ldr r2, =_sidata
341822fe:	4a0f      	ldr	r2, [pc, #60]	@ (3418233c <LoopForever+0x14>)
  movs r3, #0
34182300:	2300      	movs	r3, #0
  b LoopCopyDataInit
34182302:	e002      	b.n	3418230a <LoopCopyDataInit>

34182304 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
34182304:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
34182306:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
34182308:	3304      	adds	r3, #4

3418230a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
3418230a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
3418230c:	428c      	cmp	r4, r1
  bcc CopyDataInit
3418230e:	d3f9      	bcc.n	34182304 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
34182310:	4a0b      	ldr	r2, [pc, #44]	@ (34182340 <LoopForever+0x18>)
  ldr r4, =_ebss
34182312:	4c0c      	ldr	r4, [pc, #48]	@ (34182344 <LoopForever+0x1c>)
  movs r3, #0
34182314:	2300      	movs	r3, #0
  b LoopFillZerobss
34182316:	e001      	b.n	3418231c <LoopFillZerobss>

34182318 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
34182318:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
3418231a:	3204      	adds	r2, #4

3418231c <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
3418231c:	42a2      	cmp	r2, r4
  bcc FillZerobss
3418231e:	d3fb      	bcc.n	34182318 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
34182320:	f00d fa92 	bl	3418f848 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
34182324:	f7fe fb84 	bl	34180a30 <main>

34182328 <LoopForever>:

LoopForever:
  b LoopForever
34182328:	e7fe      	b.n	34182328 <LoopForever>
3418232a:	0000      	.short	0x0000
  ldr   r0, =_sstack
3418232c:	341ff800 	.word	0x341ff800
  ldr   r0, =_estack
34182330:	34200000 	.word	0x34200000
  ldr r0, =_sdata
34182334:	341e0000 	.word	0x341e0000
  ldr r1, =_edata
34182338:	341e0054 	.word	0x341e0054
  ldr r2, =_sidata
3418233c:	341ce0d8 	.word	0x341ce0d8
  ldr r2, =_sbss
34182340:	341e0080 	.word	0x341e0080
  ldr r4, =_ebss
34182344:	341e0240 	.word	0x341e0240

34182348 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
34182348:	e7fe      	b.n	34182348 <ADC1_2_IRQHandler>
	...

3418234c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
3418234c:	b480      	push	{r7}
3418234e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#else
  SCB->VTOR = INTVECT_START;
34182350:	4b7d      	ldr	r3, [pc, #500]	@ (34182548 <SystemInit+0x1fc>)
34182352:	4a7e      	ldr	r2, [pc, #504]	@ (3418254c <SystemInit+0x200>)
34182354:	609a      	str	r2, [r3, #8]
#endif  /* USER_VECT_TAB_ADDRESS */

  /* RNG reset */
  RCC->AHB3RSTSR = RCC_AHB3RSTSR_RNGRSTS;
34182356:	4b7e      	ldr	r3, [pc, #504]	@ (34182550 <SystemInit+0x204>)
34182358:	2201      	movs	r2, #1
3418235a:	f8c3 2a18 	str.w	r2, [r3, #2584]	@ 0xa18
  RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
3418235e:	4b7c      	ldr	r3, [pc, #496]	@ (34182550 <SystemInit+0x204>)
34182360:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34182364:	461a      	mov	r2, r3
34182366:	2301      	movs	r3, #1
34182368:	f8c2 3218 	str.w	r3, [r2, #536]	@ 0x218
  /* Deactivate RNG clock */
  RCC->AHB3ENCR = RCC_AHB3ENCR_RNGENC;
3418236c:	4b78      	ldr	r3, [pc, #480]	@ (34182550 <SystemInit+0x204>)
3418236e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34182372:	461a      	mov	r2, r3
34182374:	2301      	movs	r3, #1
34182376:	f8c2 3258 	str.w	r3, [r2, #600]	@ 0x258

  /* Clear SAU regions */
  SAU->RNR = 0;
3418237a:	4b76      	ldr	r3, [pc, #472]	@ (34182554 <SystemInit+0x208>)
3418237c:	2200      	movs	r2, #0
3418237e:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34182380:	4b74      	ldr	r3, [pc, #464]	@ (34182554 <SystemInit+0x208>)
34182382:	2200      	movs	r2, #0
34182384:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34182386:	4b73      	ldr	r3, [pc, #460]	@ (34182554 <SystemInit+0x208>)
34182388:	2200      	movs	r2, #0
3418238a:	611a      	str	r2, [r3, #16]
  SAU->RNR = 1;
3418238c:	4b71      	ldr	r3, [pc, #452]	@ (34182554 <SystemInit+0x208>)
3418238e:	2201      	movs	r2, #1
34182390:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34182392:	4b70      	ldr	r3, [pc, #448]	@ (34182554 <SystemInit+0x208>)
34182394:	2200      	movs	r2, #0
34182396:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34182398:	4b6e      	ldr	r3, [pc, #440]	@ (34182554 <SystemInit+0x208>)
3418239a:	2200      	movs	r2, #0
3418239c:	611a      	str	r2, [r3, #16]
  SAU->RNR = 2;
3418239e:	4b6d      	ldr	r3, [pc, #436]	@ (34182554 <SystemInit+0x208>)
341823a0:	2202      	movs	r2, #2
341823a2:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
341823a4:	4b6b      	ldr	r3, [pc, #428]	@ (34182554 <SystemInit+0x208>)
341823a6:	2200      	movs	r2, #0
341823a8:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341823aa:	4b6a      	ldr	r3, [pc, #424]	@ (34182554 <SystemInit+0x208>)
341823ac:	2200      	movs	r2, #0
341823ae:	611a      	str	r2, [r3, #16]
  SAU->RNR = 3;
341823b0:	4b68      	ldr	r3, [pc, #416]	@ (34182554 <SystemInit+0x208>)
341823b2:	2203      	movs	r2, #3
341823b4:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
341823b6:	4b67      	ldr	r3, [pc, #412]	@ (34182554 <SystemInit+0x208>)
341823b8:	2200      	movs	r2, #0
341823ba:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341823bc:	4b65      	ldr	r3, [pc, #404]	@ (34182554 <SystemInit+0x208>)
341823be:	2200      	movs	r2, #0
341823c0:	611a      	str	r2, [r3, #16]
  SAU->RNR = 4;
341823c2:	4b64      	ldr	r3, [pc, #400]	@ (34182554 <SystemInit+0x208>)
341823c4:	2204      	movs	r2, #4
341823c6:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
341823c8:	4b62      	ldr	r3, [pc, #392]	@ (34182554 <SystemInit+0x208>)
341823ca:	2200      	movs	r2, #0
341823cc:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341823ce:	4b61      	ldr	r3, [pc, #388]	@ (34182554 <SystemInit+0x208>)
341823d0:	2200      	movs	r2, #0
341823d2:	611a      	str	r2, [r3, #16]
  SAU->RNR = 5;
341823d4:	4b5f      	ldr	r3, [pc, #380]	@ (34182554 <SystemInit+0x208>)
341823d6:	2205      	movs	r2, #5
341823d8:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
341823da:	4b5e      	ldr	r3, [pc, #376]	@ (34182554 <SystemInit+0x208>)
341823dc:	2200      	movs	r2, #0
341823de:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341823e0:	4b5c      	ldr	r3, [pc, #368]	@ (34182554 <SystemInit+0x208>)
341823e2:	2200      	movs	r2, #0
341823e4:	611a      	str	r2, [r3, #16]
  SAU->RNR = 6;
341823e6:	4b5b      	ldr	r3, [pc, #364]	@ (34182554 <SystemInit+0x208>)
341823e8:	2206      	movs	r2, #6
341823ea:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
341823ec:	4b59      	ldr	r3, [pc, #356]	@ (34182554 <SystemInit+0x208>)
341823ee:	2200      	movs	r2, #0
341823f0:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341823f2:	4b58      	ldr	r3, [pc, #352]	@ (34182554 <SystemInit+0x208>)
341823f4:	2200      	movs	r2, #0
341823f6:	611a      	str	r2, [r3, #16]
  SAU->RNR = 7;
341823f8:	4b56      	ldr	r3, [pc, #344]	@ (34182554 <SystemInit+0x208>)
341823fa:	2207      	movs	r2, #7
341823fc:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
341823fe:	4b55      	ldr	r3, [pc, #340]	@ (34182554 <SystemInit+0x208>)
34182400:	2200      	movs	r2, #0
34182402:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34182404:	4b53      	ldr	r3, [pc, #332]	@ (34182554 <SystemInit+0x208>)
34182406:	2200      	movs	r2, #0
34182408:	611a      	str	r2, [r3, #16]

  /* System configuration setup */
  RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
3418240a:	4b51      	ldr	r3, [pc, #324]	@ (34182550 <SystemInit+0x204>)
3418240c:	2201      	movs	r2, #1
3418240e:	f8c3 2a78 	str.w	r2, [r3, #2680]	@ 0xa78
  /* Delay after an RCC peripheral clock enabling */
  (void)RCC->APB4ENR2;
34182412:	4b4f      	ldr	r3, [pc, #316]	@ (34182550 <SystemInit+0x204>)
34182414:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278

  /* Set default Vector Table location after system reset or return from Standby */
  SYSCFG->INITSVTORCR = SCB->VTOR;
34182418:	4b4b      	ldr	r3, [pc, #300]	@ (34182548 <SystemInit+0x1fc>)
3418241a:	4a4f      	ldr	r2, [pc, #316]	@ (34182558 <SystemInit+0x20c>)
3418241c:	689b      	ldr	r3, [r3, #8]
3418241e:	6113      	str	r3, [r2, #16]

  /* Compensation cells setting according to Errata Sheet ES0620 */
  /* a/ Enable access and configuration of VDDIOxCCCR registers  */
  PWR->SVMCR1 |= PWR_SVMCR1_VDDIO4SV;
34182420:	4b4e      	ldr	r3, [pc, #312]	@ (3418255c <SystemInit+0x210>)
34182422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34182424:	4a4d      	ldr	r2, [pc, #308]	@ (3418255c <SystemInit+0x210>)
34182426:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
3418242a:	6353      	str	r3, [r2, #52]	@ 0x34
  PWR->SVMCR2 |= PWR_SVMCR2_VDDIO5SV;
3418242c:	4b4b      	ldr	r3, [pc, #300]	@ (3418255c <SystemInit+0x210>)
3418242e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34182430:	4a4a      	ldr	r2, [pc, #296]	@ (3418255c <SystemInit+0x210>)
34182432:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34182436:	6393      	str	r3, [r2, #56]	@ 0x38
  PWR->SVMCR3 |= PWR_SVMCR3_VDDIO2SV | PWR_SVMCR3_VDDIO3SV;
34182438:	4b48      	ldr	r3, [pc, #288]	@ (3418255c <SystemInit+0x210>)
3418243a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3418243c:	4a47      	ldr	r2, [pc, #284]	@ (3418255c <SystemInit+0x210>)
3418243e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
34182442:	63d3      	str	r3, [r2, #60]	@ 0x3c

  /* b/ Enable access and configuration of VDDIOxCCCR registers */
  SYSCFG->VDDIO2CCCR = 0x00000287UL; /* VDDIO2 power domain compensation */
34182444:	4b44      	ldr	r3, [pc, #272]	@ (34182558 <SystemInit+0x20c>)
34182446:	f240 2287 	movw	r2, #647	@ 0x287
3418244a:	655a      	str	r2, [r3, #84]	@ 0x54
  SYSCFG->VDDIO3CCCR = 0x00000287UL; /* VDDIO3 power domain compensation */
3418244c:	4b42      	ldr	r3, [pc, #264]	@ (34182558 <SystemInit+0x20c>)
3418244e:	f240 2287 	movw	r2, #647	@ 0x287
34182452:	65da      	str	r2, [r3, #92]	@ 0x5c
  SYSCFG->VDDIO4CCCR = 0x00000287UL; /* VDDIO4 power domain compensation */
34182454:	4b40      	ldr	r3, [pc, #256]	@ (34182558 <SystemInit+0x20c>)
34182456:	f240 2287 	movw	r2, #647	@ 0x287
3418245a:	645a      	str	r2, [r3, #68]	@ 0x44
  SYSCFG->VDDIO5CCCR = 0x00000287UL; /* VDDIO4 power domain compensation */
3418245c:	4b3e      	ldr	r3, [pc, #248]	@ (34182558 <SystemInit+0x20c>)
3418245e:	f240 2287 	movw	r2, #647	@ 0x287
34182462:	64da      	str	r2, [r3, #76]	@ 0x4c
  SYSCFG->VDDCCCR    = 0x00000287UL; /* VDD power domain compensation    */
34182464:	4b3c      	ldr	r3, [pc, #240]	@ (34182558 <SystemInit+0x20c>)
34182466:	f240 2287 	movw	r2, #647	@ 0x287
3418246a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Enable VDDADC CLAMP */
  PWR->SVMCR3 |= PWR_SVMCR3_ASV;
3418246c:	4b3b      	ldr	r3, [pc, #236]	@ (3418255c <SystemInit+0x210>)
3418246e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34182470:	4a3a      	ldr	r2, [pc, #232]	@ (3418255c <SystemInit+0x210>)
34182472:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
34182476:	63d3      	str	r3, [r2, #60]	@ 0x3c
  PWR->SVMCR3 |= PWR_SVMCR3_AVMEN;
34182478:	4b38      	ldr	r3, [pc, #224]	@ (3418255c <SystemInit+0x210>)
3418247a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3418247c:	4a37      	ldr	r2, [pc, #220]	@ (3418255c <SystemInit+0x210>)
3418247e:	f043 0310 	orr.w	r3, r3, #16
34182482:	63d3      	str	r3, [r2, #60]	@ 0x3c
  /* read back the register to make sure that the transaction has taken place */
  (void) PWR->SVMCR3;
34182484:	4b35      	ldr	r3, [pc, #212]	@ (3418255c <SystemInit+0x210>)
34182486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  /* enable VREF */
  RCC->APB4ENR1 |= RCC_APB4ENR1_VREFBUFEN;
34182488:	4b31      	ldr	r3, [pc, #196]	@ (34182550 <SystemInit+0x204>)
3418248a:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
3418248e:	4a30      	ldr	r2, [pc, #192]	@ (34182550 <SystemInit+0x204>)
34182490:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34182494:	f8c2 3274 	str.w	r3, [r2, #628]	@ 0x274

  /* RCC Fix to lower power consumption */
  RCC->APB4ENR2 |= 0x00000010UL;
34182498:	4b2d      	ldr	r3, [pc, #180]	@ (34182550 <SystemInit+0x204>)
3418249a:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
3418249e:	4a2c      	ldr	r2, [pc, #176]	@ (34182550 <SystemInit+0x204>)
341824a0:	f043 0310 	orr.w	r3, r3, #16
341824a4:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  (void) RCC->APB4ENR2;
341824a8:	4b29      	ldr	r3, [pc, #164]	@ (34182550 <SystemInit+0x204>)
341824aa:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
  RCC->APB4ENR2 &= ~(0x00000010UL);
341824ae:	4b28      	ldr	r3, [pc, #160]	@ (34182550 <SystemInit+0x204>)
341824b0:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
341824b4:	4a26      	ldr	r2, [pc, #152]	@ (34182550 <SystemInit+0x204>)
341824b6:	f023 0310 	bic.w	r3, r3, #16
341824ba:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278

  /* XSPI2 & XSPIM reset                                  */
  RCC->AHB5RSTSR = RCC_AHB5RSTSR_XSPIMRSTS | RCC_AHB5RSTSR_XSPI2RSTS;
341824be:	4b24      	ldr	r3, [pc, #144]	@ (34182550 <SystemInit+0x204>)
341824c0:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
341824c4:	f8c3 2a20 	str.w	r2, [r3, #2592]	@ 0xa20
  RCC->AHB5RSTCR = RCC_AHB5RSTCR_XSPIMRSTC | RCC_AHB5RSTCR_XSPI2RSTC;
341824c8:	4b21      	ldr	r3, [pc, #132]	@ (34182550 <SystemInit+0x204>)
341824ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341824ce:	461a      	mov	r2, r3
341824d0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
341824d4:	f8c2 3220 	str.w	r3, [r2, #544]	@ 0x220

  /* TIM2 reset */
  RCC->APB1RSTSR1 = RCC_APB1RSTSR1_TIM2RSTS;
341824d8:	4b1d      	ldr	r3, [pc, #116]	@ (34182550 <SystemInit+0x204>)
341824da:	2201      	movs	r2, #1
341824dc:	f8c3 2a24 	str.w	r2, [r3, #2596]	@ 0xa24
  RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
341824e0:	4b1b      	ldr	r3, [pc, #108]	@ (34182550 <SystemInit+0x204>)
341824e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341824e6:	461a      	mov	r2, r3
341824e8:	2301      	movs	r3, #1
341824ea:	f8c2 3224 	str.w	r3, [r2, #548]	@ 0x224
  /* Deactivate TIM2 clock */
  RCC->APB1ENCR1 = RCC_APB1ENCR1_TIM2ENC;
341824ee:	4b18      	ldr	r3, [pc, #96]	@ (34182550 <SystemInit+0x204>)
341824f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341824f4:	461a      	mov	r2, r3
341824f6:	2301      	movs	r3, #1
341824f8:	f8c2 3264 	str.w	r3, [r2, #612]	@ 0x264

  /* Deactivate GPIOG clock */
  RCC->AHB4ENCR = RCC_AHB4ENCR_GPIOGENC;
341824fc:	4b14      	ldr	r3, [pc, #80]	@ (34182550 <SystemInit+0x204>)
341824fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34182502:	461a      	mov	r2, r3
34182504:	2340      	movs	r3, #64	@ 0x40
34182506:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c

  /* Read back the value to make sure it is written before deactivating SYSCFG */
  (void) SYSCFG->INITSVTORCR;
3418250a:	4b13      	ldr	r3, [pc, #76]	@ (34182558 <SystemInit+0x20c>)
3418250c:	691b      	ldr	r3, [r3, #16]
  /* Deactivate SYSCFG clock */
  RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
3418250e:	4b10      	ldr	r3, [pc, #64]	@ (34182550 <SystemInit+0x204>)
34182510:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34182514:	461a      	mov	r2, r3
34182516:	2301      	movs	r3, #1
34182518:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  TZ_SAU_Setup();
#endif /* USER_TZ_SAU_SETUP */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
3418251c:	4b0a      	ldr	r3, [pc, #40]	@ (34182548 <SystemInit+0x1fc>)
3418251e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34182522:	4a09      	ldr	r2, [pc, #36]	@ (34182548 <SystemInit+0x1fc>)
34182524:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34182528:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
3418252c:	4b0c      	ldr	r3, [pc, #48]	@ (34182560 <SystemInit+0x214>)
3418252e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34182532:	4a0b      	ldr	r2, [pc, #44]	@ (34182560 <SystemInit+0x214>)
34182534:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34182538:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* __FPU_PRESENT && __FPU_USED */

}
3418253c:	bf00      	nop
3418253e:	46bd      	mov	sp, r7
34182540:	f85d 7b04 	ldr.w	r7, [sp], #4
34182544:	4770      	bx	lr
34182546:	bf00      	nop
34182548:	e000ed00 	.word	0xe000ed00
3418254c:	34180400 	.word	0x34180400
34182550:	56028000 	.word	0x56028000
34182554:	e000edd0 	.word	0xe000edd0
34182558:	56008000 	.word	0x56008000
3418255c:	56024800 	.word	0x56024800
34182560:	e002ed00 	.word	0xe002ed00

34182564 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
34182564:	b480      	push	{r7}
34182566:	b08d      	sub	sp, #52	@ 0x34
34182568:	af00      	add	r7, sp, #0
  uint32_t sysclk = 0;
3418256a:	2300      	movs	r3, #0
3418256c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllm = 0;
3418256e:	2300      	movs	r3, #0
34182570:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t plln = 0;
34182572:	2300      	movs	r3, #0
34182574:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllfracn = 0;
34182576:	2300      	movs	r3, #0
34182578:	623b      	str	r3, [r7, #32]
  uint32_t pllp1 = 0;
3418257a:	2300      	movs	r3, #0
3418257c:	61fb      	str	r3, [r7, #28]
  uint32_t pllp2 = 0;
3418257e:	2300      	movs	r3, #0
34182580:	61bb      	str	r3, [r7, #24]
  uint32_t pllcfgr, pllsource, pllbypass, ic_divider;
  float_t pllvco;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
34182582:	4b9b      	ldr	r3, [pc, #620]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
34182584:	6a1b      	ldr	r3, [r3, #32]
34182586:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
3418258a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418258e:	d029      	beq.n	341825e4 <SystemCoreClockUpdate+0x80>
34182590:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34182594:	f200 8180 	bhi.w	34182898 <SystemCoreClockUpdate+0x334>
34182598:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418259c:	d01f      	beq.n	341825de <SystemCoreClockUpdate+0x7a>
3418259e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341825a2:	f200 8179 	bhi.w	34182898 <SystemCoreClockUpdate+0x334>
341825a6:	2b00      	cmp	r3, #0
341825a8:	d003      	beq.n	341825b2 <SystemCoreClockUpdate+0x4e>
341825aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
341825ae:	d00a      	beq.n	341825c6 <SystemCoreClockUpdate+0x62>
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
    sysclk = sysclk / ic_divider;
    break;
  default:
    /* Nothing to do, should not occur */
    break;
341825b0:	e172      	b.n	34182898 <SystemCoreClockUpdate+0x334>
    sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
341825b2:	4b8f      	ldr	r3, [pc, #572]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
341825b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
341825b6:	09db      	lsrs	r3, r3, #7
341825b8:	f003 0303 	and.w	r3, r3, #3
341825bc:	4a8d      	ldr	r2, [pc, #564]	@ (341827f4 <SystemCoreClockUpdate+0x290>)
341825be:	fa22 f303 	lsr.w	r3, r2, r3
341825c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
341825c4:	e169      	b.n	3418289a <SystemCoreClockUpdate+0x336>
    if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
341825c6:	4b8a      	ldr	r3, [pc, #552]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
341825c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341825ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341825ce:	2b00      	cmp	r3, #0
341825d0:	d102      	bne.n	341825d8 <SystemCoreClockUpdate+0x74>
      sysclk = MSI_VALUE;
341825d2:	4b89      	ldr	r3, [pc, #548]	@ (341827f8 <SystemCoreClockUpdate+0x294>)
341825d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
341825d6:	e160      	b.n	3418289a <SystemCoreClockUpdate+0x336>
      sysclk = 16000000UL;
341825d8:	4b88      	ldr	r3, [pc, #544]	@ (341827fc <SystemCoreClockUpdate+0x298>)
341825da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
341825dc:	e15d      	b.n	3418289a <SystemCoreClockUpdate+0x336>
    sysclk = HSE_VALUE;
341825de:	4b88      	ldr	r3, [pc, #544]	@ (34182800 <SystemCoreClockUpdate+0x29c>)
341825e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
341825e2:	e15a      	b.n	3418289a <SystemCoreClockUpdate+0x336>
    switch (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL))
341825e4:	4b82      	ldr	r3, [pc, #520]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
341825e6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
341825ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
341825ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341825f2:	d066      	beq.n	341826c2 <SystemCoreClockUpdate+0x15e>
341825f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341825f8:	f200 8091 	bhi.w	3418271e <SystemCoreClockUpdate+0x1ba>
341825fc:	2b00      	cmp	r3, #0
341825fe:	d003      	beq.n	34182608 <SystemCoreClockUpdate+0xa4>
34182600:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34182604:	d02f      	beq.n	34182666 <SystemCoreClockUpdate+0x102>
34182606:	e08a      	b.n	3418271e <SystemCoreClockUpdate+0x1ba>
      pllcfgr = READ_REG(RCC->PLL1CFGR1);
34182608:	4b79      	ldr	r3, [pc, #484]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
3418260a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418260e:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
34182610:	68fb      	ldr	r3, [r7, #12]
34182612:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34182616:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
34182618:	68fb      	ldr	r3, [r7, #12]
3418261a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418261e:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34182620:	693b      	ldr	r3, [r7, #16]
34182622:	2b00      	cmp	r3, #0
34182624:	f040 80a9 	bne.w	3418277a <SystemCoreClockUpdate+0x216>
        pllm = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVM) >>  RCC_PLL1CFGR1_PLL1DIVM_Pos;
34182628:	68fb      	ldr	r3, [r7, #12]
3418262a:	0d1b      	lsrs	r3, r3, #20
3418262c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34182630:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
34182632:	68fb      	ldr	r3, [r7, #12]
34182634:	0a1b      	lsrs	r3, r3, #8
34182636:	f3c3 030b 	ubfx	r3, r3, #0, #12
3418263a:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos;
3418263c:	4b6c      	ldr	r3, [pc, #432]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
3418263e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34182642:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34182646:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL1CFGR3);
34182648:	4b69      	ldr	r3, [pc, #420]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
3418264a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418264e:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
34182650:	68fb      	ldr	r3, [r7, #12]
34182652:	0edb      	lsrs	r3, r3, #27
34182654:	f003 0307 	and.w	r3, r3, #7
34182658:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
3418265a:	68fb      	ldr	r3, [r7, #12]
3418265c:	0e1b      	lsrs	r3, r3, #24
3418265e:	f003 0307 	and.w	r3, r3, #7
34182662:	61bb      	str	r3, [r7, #24]
      break;
34182664:	e089      	b.n	3418277a <SystemCoreClockUpdate+0x216>
      pllcfgr = READ_REG(RCC->PLL2CFGR1);
34182666:	4b62      	ldr	r3, [pc, #392]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
34182668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3418266c:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
3418266e:	68fb      	ldr	r3, [r7, #12]
34182670:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34182674:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
34182676:	68fb      	ldr	r3, [r7, #12]
34182678:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418267c:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
3418267e:	693b      	ldr	r3, [r7, #16]
34182680:	2b00      	cmp	r3, #0
34182682:	d17c      	bne.n	3418277e <SystemCoreClockUpdate+0x21a>
        pllm = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVM) >>  RCC_PLL2CFGR1_PLL2DIVM_Pos;
34182684:	68fb      	ldr	r3, [r7, #12]
34182686:	0d1b      	lsrs	r3, r3, #20
34182688:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
3418268c:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
3418268e:	68fb      	ldr	r3, [r7, #12]
34182690:	0a1b      	lsrs	r3, r3, #8
34182692:	f3c3 030b 	ubfx	r3, r3, #0, #12
34182696:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos;
34182698:	4b55      	ldr	r3, [pc, #340]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
3418269a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418269e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
341826a2:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL2CFGR3);
341826a4:	4b52      	ldr	r3, [pc, #328]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
341826a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
341826aa:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
341826ac:	68fb      	ldr	r3, [r7, #12]
341826ae:	0edb      	lsrs	r3, r3, #27
341826b0:	f003 0307 	and.w	r3, r3, #7
341826b4:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
341826b6:	68fb      	ldr	r3, [r7, #12]
341826b8:	0e1b      	lsrs	r3, r3, #24
341826ba:	f003 0307 	and.w	r3, r3, #7
341826be:	61bb      	str	r3, [r7, #24]
      break;
341826c0:	e05d      	b.n	3418277e <SystemCoreClockUpdate+0x21a>
      pllcfgr = READ_REG(RCC->PLL3CFGR1);
341826c2:	4b4b      	ldr	r3, [pc, #300]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
341826c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
341826c8:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
341826ca:	68fb      	ldr	r3, [r7, #12]
341826cc:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
341826d0:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
341826d2:	68fb      	ldr	r3, [r7, #12]
341826d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341826d8:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
341826da:	693b      	ldr	r3, [r7, #16]
341826dc:	2b00      	cmp	r3, #0
341826de:	d150      	bne.n	34182782 <SystemCoreClockUpdate+0x21e>
        pllm = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVM) >>  RCC_PLL3CFGR1_PLL3DIVM_Pos;
341826e0:	68fb      	ldr	r3, [r7, #12]
341826e2:	0d1b      	lsrs	r3, r3, #20
341826e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
341826e8:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
341826ea:	68fb      	ldr	r3, [r7, #12]
341826ec:	0a1b      	lsrs	r3, r3, #8
341826ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
341826f2:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos;
341826f4:	4b3e      	ldr	r3, [pc, #248]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
341826f6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
341826fa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
341826fe:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL3CFGR3);
34182700:	4b3b      	ldr	r3, [pc, #236]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
34182702:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34182706:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
34182708:	68fb      	ldr	r3, [r7, #12]
3418270a:	0edb      	lsrs	r3, r3, #27
3418270c:	f003 0307 	and.w	r3, r3, #7
34182710:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
34182712:	68fb      	ldr	r3, [r7, #12]
34182714:	0e1b      	lsrs	r3, r3, #24
34182716:	f003 0307 	and.w	r3, r3, #7
3418271a:	61bb      	str	r3, [r7, #24]
      break;
3418271c:	e031      	b.n	34182782 <SystemCoreClockUpdate+0x21e>
      pllcfgr = READ_REG(RCC->PLL4CFGR1);
3418271e:	4b34      	ldr	r3, [pc, #208]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
34182720:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34182724:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
34182726:	68fb      	ldr	r3, [r7, #12]
34182728:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
3418272c:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
3418272e:	68fb      	ldr	r3, [r7, #12]
34182730:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34182734:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34182736:	693b      	ldr	r3, [r7, #16]
34182738:	2b00      	cmp	r3, #0
3418273a:	d124      	bne.n	34182786 <SystemCoreClockUpdate+0x222>
        pllm = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVM) >>  RCC_PLL4CFGR1_PLL4DIVM_Pos;
3418273c:	68fb      	ldr	r3, [r7, #12]
3418273e:	0d1b      	lsrs	r3, r3, #20
34182740:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34182744:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
34182746:	68fb      	ldr	r3, [r7, #12]
34182748:	0a1b      	lsrs	r3, r3, #8
3418274a:	f3c3 030b 	ubfx	r3, r3, #0, #12
3418274e:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos;
34182750:	4b27      	ldr	r3, [pc, #156]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
34182752:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34182756:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
3418275a:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL4CFGR3);
3418275c:	4b24      	ldr	r3, [pc, #144]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
3418275e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34182762:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
34182764:	68fb      	ldr	r3, [r7, #12]
34182766:	0edb      	lsrs	r3, r3, #27
34182768:	f003 0307 	and.w	r3, r3, #7
3418276c:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
3418276e:	68fb      	ldr	r3, [r7, #12]
34182770:	0e1b      	lsrs	r3, r3, #24
34182772:	f003 0307 	and.w	r3, r3, #7
34182776:	61bb      	str	r3, [r7, #24]
      break;
34182778:	e005      	b.n	34182786 <SystemCoreClockUpdate+0x222>
      break;
3418277a:	bf00      	nop
3418277c:	e004      	b.n	34182788 <SystemCoreClockUpdate+0x224>
      break;
3418277e:	bf00      	nop
34182780:	e002      	b.n	34182788 <SystemCoreClockUpdate+0x224>
      break;
34182782:	bf00      	nop
34182784:	e000      	b.n	34182788 <SystemCoreClockUpdate+0x224>
      break;
34182786:	bf00      	nop
    switch (pllsource)
34182788:	697b      	ldr	r3, [r7, #20]
3418278a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418278e:	d02c      	beq.n	341827ea <SystemCoreClockUpdate+0x286>
34182790:	697b      	ldr	r3, [r7, #20]
34182792:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182796:	d839      	bhi.n	3418280c <SystemCoreClockUpdate+0x2a8>
34182798:	697b      	ldr	r3, [r7, #20]
3418279a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418279e:	d021      	beq.n	341827e4 <SystemCoreClockUpdate+0x280>
341827a0:	697b      	ldr	r3, [r7, #20]
341827a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341827a6:	d831      	bhi.n	3418280c <SystemCoreClockUpdate+0x2a8>
341827a8:	697b      	ldr	r3, [r7, #20]
341827aa:	2b00      	cmp	r3, #0
341827ac:	d004      	beq.n	341827b8 <SystemCoreClockUpdate+0x254>
341827ae:	697b      	ldr	r3, [r7, #20]
341827b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341827b4:	d00a      	beq.n	341827cc <SystemCoreClockUpdate+0x268>
      break;
341827b6:	e029      	b.n	3418280c <SystemCoreClockUpdate+0x2a8>
      sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
341827b8:	4b0d      	ldr	r3, [pc, #52]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
341827ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
341827bc:	09db      	lsrs	r3, r3, #7
341827be:	f003 0303 	and.w	r3, r3, #3
341827c2:	4a0c      	ldr	r2, [pc, #48]	@ (341827f4 <SystemCoreClockUpdate+0x290>)
341827c4:	fa22 f303 	lsr.w	r3, r2, r3
341827c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
341827ca:	e020      	b.n	3418280e <SystemCoreClockUpdate+0x2aa>
      if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
341827cc:	4b08      	ldr	r3, [pc, #32]	@ (341827f0 <SystemCoreClockUpdate+0x28c>)
341827ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341827d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341827d4:	2b00      	cmp	r3, #0
341827d6:	d102      	bne.n	341827de <SystemCoreClockUpdate+0x27a>
        sysclk = MSI_VALUE;
341827d8:	4b07      	ldr	r3, [pc, #28]	@ (341827f8 <SystemCoreClockUpdate+0x294>)
341827da:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
341827dc:	e017      	b.n	3418280e <SystemCoreClockUpdate+0x2aa>
        sysclk = 16000000UL;
341827de:	4b07      	ldr	r3, [pc, #28]	@ (341827fc <SystemCoreClockUpdate+0x298>)
341827e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
341827e2:	e014      	b.n	3418280e <SystemCoreClockUpdate+0x2aa>
      sysclk = HSE_VALUE;
341827e4:	4b06      	ldr	r3, [pc, #24]	@ (34182800 <SystemCoreClockUpdate+0x29c>)
341827e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
341827e8:	e011      	b.n	3418280e <SystemCoreClockUpdate+0x2aa>
      sysclk = EXTERNAL_I2S_CLOCK_VALUE;
341827ea:	4b06      	ldr	r3, [pc, #24]	@ (34182804 <SystemCoreClockUpdate+0x2a0>)
341827ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
341827ee:	e00e      	b.n	3418280e <SystemCoreClockUpdate+0x2aa>
341827f0:	56028000 	.word	0x56028000
341827f4:	03d09000 	.word	0x03d09000
341827f8:	003d0900 	.word	0x003d0900
341827fc:	00f42400 	.word	0x00f42400
34182800:	02dc6c00 	.word	0x02dc6c00
34182804:	00bb8000 	.word	0x00bb8000
34182808:	4b800000 	.word	0x4b800000
      break;
3418280c:	bf00      	nop
    if (pllbypass == 0U)
3418280e:	693b      	ldr	r3, [r7, #16]
34182810:	2b00      	cmp	r3, #0
34182812:	d134      	bne.n	3418287e <SystemCoreClockUpdate+0x31a>
      pllvco = ((float_t)sysclk * ((float_t)plln + ((float_t)pllfracn/(float_t)0x1000000UL))) / (float_t)pllm;
34182814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34182816:	ee07 3a90 	vmov	s15, r3
3418281a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418281e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34182820:	ee07 3a90 	vmov	s15, r3
34182824:	eef8 6a67 	vcvt.f32.u32	s13, s15
34182828:	6a3b      	ldr	r3, [r7, #32]
3418282a:	ee07 3a90 	vmov	s15, r3
3418282e:	eeb8 6a67 	vcvt.f32.u32	s12, s15
34182832:	ed5f 5a0b 	vldr	s11, [pc, #-44]	@ 34182808 <SystemCoreClockUpdate+0x2a4>
34182836:	eec6 7a25 	vdiv.f32	s15, s12, s11
3418283a:	ee76 7aa7 	vadd.f32	s15, s13, s15
3418283e:	ee67 6a27 	vmul.f32	s13, s14, s15
34182842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34182844:	ee07 3a90 	vmov	s15, r3
34182848:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418284c:	eec6 7a87 	vdiv.f32	s15, s13, s14
34182850:	edc7 7a02 	vstr	s15, [r7, #8]
      sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
34182854:	69fb      	ldr	r3, [r7, #28]
34182856:	ee07 3a90 	vmov	s15, r3
3418285a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418285e:	69bb      	ldr	r3, [r7, #24]
34182860:	ee07 3a90 	vmov	s15, r3
34182864:	eef8 7a67 	vcvt.f32.u32	s15, s15
34182868:	ee27 7a27 	vmul.f32	s14, s14, s15
3418286c:	edd7 6a02 	vldr	s13, [r7, #8]
34182870:	eec6 7a87 	vdiv.f32	s15, s13, s14
34182874:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34182878:	ee17 3a90 	vmov	r3, s15
3418287c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
3418287e:	4b0b      	ldr	r3, [pc, #44]	@ (341828ac <SystemCoreClockUpdate+0x348>)
34182880:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34182884:	0c1b      	lsrs	r3, r3, #16
34182886:	b2db      	uxtb	r3, r3
34182888:	3301      	adds	r3, #1
3418288a:	607b      	str	r3, [r7, #4]
    sysclk = sysclk / ic_divider;
3418288c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
3418288e:	687b      	ldr	r3, [r7, #4]
34182890:	fbb2 f3f3 	udiv	r3, r2, r3
34182894:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34182896:	e000      	b.n	3418289a <SystemCoreClockUpdate+0x336>
    break;
34182898:	bf00      	nop
  }

  /* Return system clock frequency (CPU frequency) */
  SystemCoreClock = sysclk;
3418289a:	4a05      	ldr	r2, [pc, #20]	@ (341828b0 <SystemCoreClockUpdate+0x34c>)
3418289c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3418289e:	6013      	str	r3, [r2, #0]
}
341828a0:	bf00      	nop
341828a2:	3734      	adds	r7, #52	@ 0x34
341828a4:	46bd      	mov	sp, r7
341828a6:	f85d 7b04 	ldr.w	r7, [sp], #4
341828aa:	4770      	bx	lr
341828ac:	56028000 	.word	0x56028000
341828b0:	341e0048 	.word	0x341e0048

341828b4 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
341828b4:	ed6d cf81 	vstr	FPCXTNS, [sp, #-4]!
341828b8:	b588      	push	{r3, r7, lr}
341828ba:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
341828bc:	f7ff fe52 	bl	34182564 <SystemCoreClockUpdate>

  return SystemCoreClock;
341828c0:	4b06      	ldr	r3, [pc, #24]	@ (341828dc <__acle_se_SECURE_SystemCoreClockUpdate+0x28>)
341828c2:	681b      	ldr	r3, [r3, #0]
}
341828c4:	4618      	mov	r0, r3
341828c6:	46bd      	mov	sp, r7
341828c8:	e8bd 4088 	ldmia.w	sp!, {r3, r7, lr}
341828cc:	ec9f 0a10 	vscclrm	{s0-s15, VPR}
341828d0:	e89f 900e 	clrm	{r1, r2, r3, ip, APSR}
341828d4:	ecfd cf81 	vldr	FPCXTNS, [sp], #4
341828d8:	4774      	bxns	lr
341828da:	bf00      	nop
341828dc:	341e0048 	.word	0x341e0048

341828e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
341828e0:	b580      	push	{r7, lr}
341828e2:	af00      	add	r7, sp, #0
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
341828e4:	2003      	movs	r0, #3
341828e6:	f000 f935 	bl	34182b54 <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency in SystemCoreClock global variable */
  SystemCoreClockUpdate();
341828ea:	f7ff fe3b 	bl	34182564 <SystemCoreClockUpdate>

  /* Initialize 1ms tick time base (default SysTick based on HSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
341828ee:	200f      	movs	r0, #15
341828f0:	f000 f80a 	bl	34182908 <HAL_InitTick>
341828f4:	4603      	mov	r3, r0
341828f6:	2b00      	cmp	r3, #0
341828f8:	d001      	beq.n	341828fe <HAL_Init+0x1e>
  {
    return HAL_ERROR;
341828fa:	2301      	movs	r3, #1
341828fc:	e002      	b.n	34182904 <HAL_Init+0x24>
  }

  /* Init the low level hardware */
  HAL_MspInit();
341828fe:	f7fe fb15 	bl	34180f2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
34182902:	2300      	movs	r3, #0
}
34182904:	4618      	mov	r0, r3
34182906:	bd80      	pop	{r7, pc}

34182908 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
34182908:	b580      	push	{r7, lr}
3418290a:	b082      	sub	sp, #8
3418290c:	af00      	add	r7, sp, #0
3418290e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
34182910:	4b15      	ldr	r3, [pc, #84]	@ (34182968 <HAL_InitTick+0x60>)
34182912:	781b      	ldrb	r3, [r3, #0]
34182914:	2b00      	cmp	r3, #0
34182916:	d101      	bne.n	3418291c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
34182918:	2301      	movs	r3, #1
3418291a:	e021      	b.n	34182960 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
3418291c:	4b13      	ldr	r3, [pc, #76]	@ (3418296c <HAL_InitTick+0x64>)
3418291e:	681a      	ldr	r2, [r3, #0]
34182920:	4b11      	ldr	r3, [pc, #68]	@ (34182968 <HAL_InitTick+0x60>)
34182922:	781b      	ldrb	r3, [r3, #0]
34182924:	4619      	mov	r1, r3
34182926:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
3418292a:	fbb3 f3f1 	udiv	r3, r3, r1
3418292e:	fbb2 f3f3 	udiv	r3, r2, r3
34182932:	4618      	mov	r0, r3
34182934:	f000 f944 	bl	34182bc0 <HAL_SYSTICK_Config>
34182938:	4603      	mov	r3, r0
3418293a:	2b00      	cmp	r3, #0
3418293c:	d001      	beq.n	34182942 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
3418293e:	2301      	movs	r3, #1
34182940:	e00e      	b.n	34182960 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
34182942:	687b      	ldr	r3, [r7, #4]
34182944:	2b0f      	cmp	r3, #15
34182946:	d80a      	bhi.n	3418295e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
34182948:	2200      	movs	r2, #0
3418294a:	6879      	ldr	r1, [r7, #4]
3418294c:	f04f 30ff 	mov.w	r0, #4294967295
34182950:	f000 f90b 	bl	34182b6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
34182954:	4a06      	ldr	r2, [pc, #24]	@ (34182970 <HAL_InitTick+0x68>)
34182956:	687b      	ldr	r3, [r7, #4]
34182958:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
3418295a:	2300      	movs	r3, #0
3418295c:	e000      	b.n	34182960 <HAL_InitTick+0x58>
    return HAL_ERROR;
3418295e:	2301      	movs	r3, #1
}
34182960:	4618      	mov	r0, r3
34182962:	3708      	adds	r7, #8
34182964:	46bd      	mov	sp, r7
34182966:	bd80      	pop	{r7, pc}
34182968:	341e0050 	.word	0x341e0050
3418296c:	341e0048 	.word	0x341e0048
34182970:	341e004c 	.word	0x341e004c

34182974 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
34182974:	b480      	push	{r7}
34182976:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
34182978:	4b06      	ldr	r3, [pc, #24]	@ (34182994 <HAL_IncTick+0x20>)
3418297a:	781b      	ldrb	r3, [r3, #0]
3418297c:	461a      	mov	r2, r3
3418297e:	4b06      	ldr	r3, [pc, #24]	@ (34182998 <HAL_IncTick+0x24>)
34182980:	681b      	ldr	r3, [r3, #0]
34182982:	4413      	add	r3, r2
34182984:	4a04      	ldr	r2, [pc, #16]	@ (34182998 <HAL_IncTick+0x24>)
34182986:	6013      	str	r3, [r2, #0]
}
34182988:	bf00      	nop
3418298a:	46bd      	mov	sp, r7
3418298c:	f85d 7b04 	ldr.w	r7, [sp], #4
34182990:	4770      	bx	lr
34182992:	bf00      	nop
34182994:	341e0050 	.word	0x341e0050
34182998:	341e023c 	.word	0x341e023c

3418299c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
3418299c:	b480      	push	{r7}
3418299e:	af00      	add	r7, sp, #0
  return uwTick;
341829a0:	4b03      	ldr	r3, [pc, #12]	@ (341829b0 <HAL_GetTick+0x14>)
341829a2:	681b      	ldr	r3, [r3, #0]
}
341829a4:	4618      	mov	r0, r3
341829a6:	46bd      	mov	sp, r7
341829a8:	f85d 7b04 	ldr.w	r7, [sp], #4
341829ac:	4770      	bx	lr
341829ae:	bf00      	nop
341829b0:	341e023c 	.word	0x341e023c

341829b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
341829b4:	b480      	push	{r7}
341829b6:	b085      	sub	sp, #20
341829b8:	af00      	add	r7, sp, #0
341829ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
341829bc:	687b      	ldr	r3, [r7, #4]
341829be:	f003 0307 	and.w	r3, r3, #7
341829c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
341829c4:	4b0c      	ldr	r3, [pc, #48]	@ (341829f8 <__NVIC_SetPriorityGrouping+0x44>)
341829c6:	68db      	ldr	r3, [r3, #12]
341829c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
341829ca:	68ba      	ldr	r2, [r7, #8]
341829cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
341829d0:	4013      	ands	r3, r2
341829d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
341829d4:	68fb      	ldr	r3, [r7, #12]
341829d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
341829d8:	68bb      	ldr	r3, [r7, #8]
341829da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
341829dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
341829e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
341829e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
341829e6:	4a04      	ldr	r2, [pc, #16]	@ (341829f8 <__NVIC_SetPriorityGrouping+0x44>)
341829e8:	68bb      	ldr	r3, [r7, #8]
341829ea:	60d3      	str	r3, [r2, #12]
}
341829ec:	bf00      	nop
341829ee:	3714      	adds	r7, #20
341829f0:	46bd      	mov	sp, r7
341829f2:	f85d 7b04 	ldr.w	r7, [sp], #4
341829f6:	4770      	bx	lr
341829f8:	e000ed00 	.word	0xe000ed00

341829fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
341829fc:	b480      	push	{r7}
341829fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
34182a00:	4b04      	ldr	r3, [pc, #16]	@ (34182a14 <__NVIC_GetPriorityGrouping+0x18>)
34182a02:	68db      	ldr	r3, [r3, #12]
34182a04:	0a1b      	lsrs	r3, r3, #8
34182a06:	f003 0307 	and.w	r3, r3, #7
}
34182a0a:	4618      	mov	r0, r3
34182a0c:	46bd      	mov	sp, r7
34182a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
34182a12:	4770      	bx	lr
34182a14:	e000ed00 	.word	0xe000ed00

34182a18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
34182a18:	b480      	push	{r7}
34182a1a:	b083      	sub	sp, #12
34182a1c:	af00      	add	r7, sp, #0
34182a1e:	4603      	mov	r3, r0
34182a20:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
34182a22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34182a26:	2b00      	cmp	r3, #0
34182a28:	db0b      	blt.n	34182a42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
34182a2a:	88fb      	ldrh	r3, [r7, #6]
34182a2c:	f003 021f 	and.w	r2, r3, #31
34182a30:	4907      	ldr	r1, [pc, #28]	@ (34182a50 <__NVIC_EnableIRQ+0x38>)
34182a32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34182a36:	095b      	lsrs	r3, r3, #5
34182a38:	2001      	movs	r0, #1
34182a3a:	fa00 f202 	lsl.w	r2, r0, r2
34182a3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
34182a42:	bf00      	nop
34182a44:	370c      	adds	r7, #12
34182a46:	46bd      	mov	sp, r7
34182a48:	f85d 7b04 	ldr.w	r7, [sp], #4
34182a4c:	4770      	bx	lr
34182a4e:	bf00      	nop
34182a50:	e000e100 	.word	0xe000e100

34182a54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
34182a54:	b480      	push	{r7}
34182a56:	b083      	sub	sp, #12
34182a58:	af00      	add	r7, sp, #0
34182a5a:	4603      	mov	r3, r0
34182a5c:	6039      	str	r1, [r7, #0]
34182a5e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
34182a60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34182a64:	2b00      	cmp	r3, #0
34182a66:	db0a      	blt.n	34182a7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34182a68:	683b      	ldr	r3, [r7, #0]
34182a6a:	b2da      	uxtb	r2, r3
34182a6c:	490c      	ldr	r1, [pc, #48]	@ (34182aa0 <__NVIC_SetPriority+0x4c>)
34182a6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34182a72:	0112      	lsls	r2, r2, #4
34182a74:	b2d2      	uxtb	r2, r2
34182a76:	440b      	add	r3, r1
34182a78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
34182a7c:	e00a      	b.n	34182a94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34182a7e:	683b      	ldr	r3, [r7, #0]
34182a80:	b2da      	uxtb	r2, r3
34182a82:	4908      	ldr	r1, [pc, #32]	@ (34182aa4 <__NVIC_SetPriority+0x50>)
34182a84:	88fb      	ldrh	r3, [r7, #6]
34182a86:	f003 030f 	and.w	r3, r3, #15
34182a8a:	3b04      	subs	r3, #4
34182a8c:	0112      	lsls	r2, r2, #4
34182a8e:	b2d2      	uxtb	r2, r2
34182a90:	440b      	add	r3, r1
34182a92:	761a      	strb	r2, [r3, #24]
}
34182a94:	bf00      	nop
34182a96:	370c      	adds	r7, #12
34182a98:	46bd      	mov	sp, r7
34182a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
34182a9e:	4770      	bx	lr
34182aa0:	e000e100 	.word	0xe000e100
34182aa4:	e000ed00 	.word	0xe000ed00

34182aa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
34182aa8:	b480      	push	{r7}
34182aaa:	b089      	sub	sp, #36	@ 0x24
34182aac:	af00      	add	r7, sp, #0
34182aae:	60f8      	str	r0, [r7, #12]
34182ab0:	60b9      	str	r1, [r7, #8]
34182ab2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
34182ab4:	68fb      	ldr	r3, [r7, #12]
34182ab6:	f003 0307 	and.w	r3, r3, #7
34182aba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
34182abc:	69fb      	ldr	r3, [r7, #28]
34182abe:	f1c3 0307 	rsb	r3, r3, #7
34182ac2:	2b04      	cmp	r3, #4
34182ac4:	bf28      	it	cs
34182ac6:	2304      	movcs	r3, #4
34182ac8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
34182aca:	69fb      	ldr	r3, [r7, #28]
34182acc:	3304      	adds	r3, #4
34182ace:	2b06      	cmp	r3, #6
34182ad0:	d902      	bls.n	34182ad8 <NVIC_EncodePriority+0x30>
34182ad2:	69fb      	ldr	r3, [r7, #28]
34182ad4:	3b03      	subs	r3, #3
34182ad6:	e000      	b.n	34182ada <NVIC_EncodePriority+0x32>
34182ad8:	2300      	movs	r3, #0
34182ada:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34182adc:	f04f 32ff 	mov.w	r2, #4294967295
34182ae0:	69bb      	ldr	r3, [r7, #24]
34182ae2:	fa02 f303 	lsl.w	r3, r2, r3
34182ae6:	43da      	mvns	r2, r3
34182ae8:	68bb      	ldr	r3, [r7, #8]
34182aea:	401a      	ands	r2, r3
34182aec:	697b      	ldr	r3, [r7, #20]
34182aee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
34182af0:	f04f 31ff 	mov.w	r1, #4294967295
34182af4:	697b      	ldr	r3, [r7, #20]
34182af6:	fa01 f303 	lsl.w	r3, r1, r3
34182afa:	43d9      	mvns	r1, r3
34182afc:	687b      	ldr	r3, [r7, #4]
34182afe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34182b00:	4313      	orrs	r3, r2
         );
}
34182b02:	4618      	mov	r0, r3
34182b04:	3724      	adds	r7, #36	@ 0x24
34182b06:	46bd      	mov	sp, r7
34182b08:	f85d 7b04 	ldr.w	r7, [sp], #4
34182b0c:	4770      	bx	lr
	...

34182b10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
34182b10:	b580      	push	{r7, lr}
34182b12:	b082      	sub	sp, #8
34182b14:	af00      	add	r7, sp, #0
34182b16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
34182b18:	687b      	ldr	r3, [r7, #4]
34182b1a:	3b01      	subs	r3, #1
34182b1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34182b20:	d301      	bcc.n	34182b26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
34182b22:	2301      	movs	r3, #1
34182b24:	e00f      	b.n	34182b46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
34182b26:	4a0a      	ldr	r2, [pc, #40]	@ (34182b50 <SysTick_Config+0x40>)
34182b28:	687b      	ldr	r3, [r7, #4]
34182b2a:	3b01      	subs	r3, #1
34182b2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
34182b2e:	210f      	movs	r1, #15
34182b30:	f04f 30ff 	mov.w	r0, #4294967295
34182b34:	f7ff ff8e 	bl	34182a54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
34182b38:	4b05      	ldr	r3, [pc, #20]	@ (34182b50 <SysTick_Config+0x40>)
34182b3a:	2200      	movs	r2, #0
34182b3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
34182b3e:	4b04      	ldr	r3, [pc, #16]	@ (34182b50 <SysTick_Config+0x40>)
34182b40:	2207      	movs	r2, #7
34182b42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
34182b44:	2300      	movs	r3, #0
}
34182b46:	4618      	mov	r0, r3
34182b48:	3708      	adds	r7, #8
34182b4a:	46bd      	mov	sp, r7
34182b4c:	bd80      	pop	{r7, pc}
34182b4e:	bf00      	nop
34182b50:	e000e010 	.word	0xe000e010

34182b54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
34182b54:	b580      	push	{r7, lr}
34182b56:	b082      	sub	sp, #8
34182b58:	af00      	add	r7, sp, #0
34182b5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
34182b5c:	6878      	ldr	r0, [r7, #4]
34182b5e:	f7ff ff29 	bl	341829b4 <__NVIC_SetPriorityGrouping>
}
34182b62:	bf00      	nop
34182b64:	3708      	adds	r7, #8
34182b66:	46bd      	mov	sp, r7
34182b68:	bd80      	pop	{r7, pc}

34182b6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
34182b6a:	b580      	push	{r7, lr}
34182b6c:	b086      	sub	sp, #24
34182b6e:	af00      	add	r7, sp, #0
34182b70:	4603      	mov	r3, r0
34182b72:	60b9      	str	r1, [r7, #8]
34182b74:	607a      	str	r2, [r7, #4]
34182b76:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));

  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
34182b78:	f7ff ff40 	bl	341829fc <__NVIC_GetPriorityGrouping>
34182b7c:	4603      	mov	r3, r0
34182b7e:	f003 0307 	and.w	r3, r3, #7
34182b82:	617b      	str	r3, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
34182b84:	687a      	ldr	r2, [r7, #4]
34182b86:	68b9      	ldr	r1, [r7, #8]
34182b88:	6978      	ldr	r0, [r7, #20]
34182b8a:	f7ff ff8d 	bl	34182aa8 <NVIC_EncodePriority>
34182b8e:	4602      	mov	r2, r0
34182b90:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
34182b94:	4611      	mov	r1, r2
34182b96:	4618      	mov	r0, r3
34182b98:	f7ff ff5c 	bl	34182a54 <__NVIC_SetPriority>
}
34182b9c:	bf00      	nop
34182b9e:	3718      	adds	r7, #24
34182ba0:	46bd      	mov	sp, r7
34182ba2:	bd80      	pop	{r7, pc}

34182ba4 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32n6xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
34182ba4:	b580      	push	{r7, lr}
34182ba6:	b082      	sub	sp, #8
34182ba8:	af00      	add	r7, sp, #0
34182baa:	4603      	mov	r3, r0
34182bac:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
34182bae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34182bb2:	4618      	mov	r0, r3
34182bb4:	f7ff ff30 	bl	34182a18 <__NVIC_EnableIRQ>
}
34182bb8:	bf00      	nop
34182bba:	3708      	adds	r7, #8
34182bbc:	46bd      	mov	sp, r7
34182bbe:	bd80      	pop	{r7, pc}

34182bc0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
34182bc0:	b580      	push	{r7, lr}
34182bc2:	b082      	sub	sp, #8
34182bc4:	af00      	add	r7, sp, #0
34182bc6:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
34182bc8:	6878      	ldr	r0, [r7, #4]
34182bca:	f7ff ffa1 	bl	34182b10 <SysTick_Config>
34182bce:	4603      	mov	r3, r0
}
34182bd0:	4618      	mov	r0, r3
34182bd2:	3708      	adds	r7, #8
34182bd4:	46bd      	mov	sp, r7
34182bd6:	bd80      	pop	{r7, pc}

34182bd8 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
34182bd8:	b580      	push	{r7, lr}
34182bda:	b084      	sub	sp, #16
34182bdc:	af00      	add	r7, sp, #0
34182bde:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
34182be0:	f7ff fedc 	bl	3418299c <HAL_GetTick>
34182be4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
34182be6:	687b      	ldr	r3, [r7, #4]
34182be8:	2b00      	cmp	r3, #0
34182bea:	d101      	bne.n	34182bf0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
34182bec:	2301      	movs	r3, #1
34182bee:	e313      	b.n	34183218 <HAL_DMA_Init+0x640>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if ((IS_HPDMA_INSTANCE(hdma->Instance) != 0U) || (IS_GPDMA_INSTANCE(hdma->Instance) != 0U))
34182bf0:	687b      	ldr	r3, [r7, #4]
34182bf2:	681b      	ldr	r3, [r3, #0]
34182bf4:	4a52      	ldr	r2, [pc, #328]	@ (34182d40 <HAL_DMA_Init+0x168>)
34182bf6:	4293      	cmp	r3, r2
34182bf8:	f000 80a0 	beq.w	34182d3c <HAL_DMA_Init+0x164>
34182bfc:	687b      	ldr	r3, [r7, #4]
34182bfe:	681b      	ldr	r3, [r3, #0]
34182c00:	4a50      	ldr	r2, [pc, #320]	@ (34182d44 <HAL_DMA_Init+0x16c>)
34182c02:	4293      	cmp	r3, r2
34182c04:	f000 809a 	beq.w	34182d3c <HAL_DMA_Init+0x164>
34182c08:	687b      	ldr	r3, [r7, #4]
34182c0a:	681b      	ldr	r3, [r3, #0]
34182c0c:	4a4e      	ldr	r2, [pc, #312]	@ (34182d48 <HAL_DMA_Init+0x170>)
34182c0e:	4293      	cmp	r3, r2
34182c10:	f000 8094 	beq.w	34182d3c <HAL_DMA_Init+0x164>
34182c14:	687b      	ldr	r3, [r7, #4]
34182c16:	681b      	ldr	r3, [r3, #0]
34182c18:	4a4c      	ldr	r2, [pc, #304]	@ (34182d4c <HAL_DMA_Init+0x174>)
34182c1a:	4293      	cmp	r3, r2
34182c1c:	f000 808e 	beq.w	34182d3c <HAL_DMA_Init+0x164>
34182c20:	687b      	ldr	r3, [r7, #4]
34182c22:	681b      	ldr	r3, [r3, #0]
34182c24:	4a4a      	ldr	r2, [pc, #296]	@ (34182d50 <HAL_DMA_Init+0x178>)
34182c26:	4293      	cmp	r3, r2
34182c28:	f000 8088 	beq.w	34182d3c <HAL_DMA_Init+0x164>
34182c2c:	687b      	ldr	r3, [r7, #4]
34182c2e:	681b      	ldr	r3, [r3, #0]
34182c30:	4a48      	ldr	r2, [pc, #288]	@ (34182d54 <HAL_DMA_Init+0x17c>)
34182c32:	4293      	cmp	r3, r2
34182c34:	f000 8082 	beq.w	34182d3c <HAL_DMA_Init+0x164>
34182c38:	687b      	ldr	r3, [r7, #4]
34182c3a:	681b      	ldr	r3, [r3, #0]
34182c3c:	4a46      	ldr	r2, [pc, #280]	@ (34182d58 <HAL_DMA_Init+0x180>)
34182c3e:	4293      	cmp	r3, r2
34182c40:	d07c      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182c42:	687b      	ldr	r3, [r7, #4]
34182c44:	681b      	ldr	r3, [r3, #0]
34182c46:	4a45      	ldr	r2, [pc, #276]	@ (34182d5c <HAL_DMA_Init+0x184>)
34182c48:	4293      	cmp	r3, r2
34182c4a:	d077      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182c4c:	687b      	ldr	r3, [r7, #4]
34182c4e:	681b      	ldr	r3, [r3, #0]
34182c50:	4a43      	ldr	r2, [pc, #268]	@ (34182d60 <HAL_DMA_Init+0x188>)
34182c52:	4293      	cmp	r3, r2
34182c54:	d072      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182c56:	687b      	ldr	r3, [r7, #4]
34182c58:	681b      	ldr	r3, [r3, #0]
34182c5a:	4a42      	ldr	r2, [pc, #264]	@ (34182d64 <HAL_DMA_Init+0x18c>)
34182c5c:	4293      	cmp	r3, r2
34182c5e:	d06d      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182c60:	687b      	ldr	r3, [r7, #4]
34182c62:	681b      	ldr	r3, [r3, #0]
34182c64:	4a40      	ldr	r2, [pc, #256]	@ (34182d68 <HAL_DMA_Init+0x190>)
34182c66:	4293      	cmp	r3, r2
34182c68:	d068      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182c6a:	687b      	ldr	r3, [r7, #4]
34182c6c:	681b      	ldr	r3, [r3, #0]
34182c6e:	4a3f      	ldr	r2, [pc, #252]	@ (34182d6c <HAL_DMA_Init+0x194>)
34182c70:	4293      	cmp	r3, r2
34182c72:	d063      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182c74:	687b      	ldr	r3, [r7, #4]
34182c76:	681b      	ldr	r3, [r3, #0]
34182c78:	4a3d      	ldr	r2, [pc, #244]	@ (34182d70 <HAL_DMA_Init+0x198>)
34182c7a:	4293      	cmp	r3, r2
34182c7c:	d05e      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182c7e:	687b      	ldr	r3, [r7, #4]
34182c80:	681b      	ldr	r3, [r3, #0]
34182c82:	4a3c      	ldr	r2, [pc, #240]	@ (34182d74 <HAL_DMA_Init+0x19c>)
34182c84:	4293      	cmp	r3, r2
34182c86:	d059      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182c88:	687b      	ldr	r3, [r7, #4]
34182c8a:	681b      	ldr	r3, [r3, #0]
34182c8c:	4a3a      	ldr	r2, [pc, #232]	@ (34182d78 <HAL_DMA_Init+0x1a0>)
34182c8e:	4293      	cmp	r3, r2
34182c90:	d054      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182c92:	687b      	ldr	r3, [r7, #4]
34182c94:	681b      	ldr	r3, [r3, #0]
34182c96:	4a39      	ldr	r2, [pc, #228]	@ (34182d7c <HAL_DMA_Init+0x1a4>)
34182c98:	4293      	cmp	r3, r2
34182c9a:	d04f      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182c9c:	687b      	ldr	r3, [r7, #4]
34182c9e:	681b      	ldr	r3, [r3, #0]
34182ca0:	4a37      	ldr	r2, [pc, #220]	@ (34182d80 <HAL_DMA_Init+0x1a8>)
34182ca2:	4293      	cmp	r3, r2
34182ca4:	d04a      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182ca6:	687b      	ldr	r3, [r7, #4]
34182ca8:	681b      	ldr	r3, [r3, #0]
34182caa:	4a36      	ldr	r2, [pc, #216]	@ (34182d84 <HAL_DMA_Init+0x1ac>)
34182cac:	4293      	cmp	r3, r2
34182cae:	d045      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182cb0:	687b      	ldr	r3, [r7, #4]
34182cb2:	681b      	ldr	r3, [r3, #0]
34182cb4:	4a34      	ldr	r2, [pc, #208]	@ (34182d88 <HAL_DMA_Init+0x1b0>)
34182cb6:	4293      	cmp	r3, r2
34182cb8:	d040      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182cba:	687b      	ldr	r3, [r7, #4]
34182cbc:	681b      	ldr	r3, [r3, #0]
34182cbe:	4a33      	ldr	r2, [pc, #204]	@ (34182d8c <HAL_DMA_Init+0x1b4>)
34182cc0:	4293      	cmp	r3, r2
34182cc2:	d03b      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182cc4:	687b      	ldr	r3, [r7, #4]
34182cc6:	681b      	ldr	r3, [r3, #0]
34182cc8:	4a31      	ldr	r2, [pc, #196]	@ (34182d90 <HAL_DMA_Init+0x1b8>)
34182cca:	4293      	cmp	r3, r2
34182ccc:	d036      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182cce:	687b      	ldr	r3, [r7, #4]
34182cd0:	681b      	ldr	r3, [r3, #0]
34182cd2:	4a30      	ldr	r2, [pc, #192]	@ (34182d94 <HAL_DMA_Init+0x1bc>)
34182cd4:	4293      	cmp	r3, r2
34182cd6:	d031      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182cd8:	687b      	ldr	r3, [r7, #4]
34182cda:	681b      	ldr	r3, [r3, #0]
34182cdc:	4a2e      	ldr	r2, [pc, #184]	@ (34182d98 <HAL_DMA_Init+0x1c0>)
34182cde:	4293      	cmp	r3, r2
34182ce0:	d02c      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182ce2:	687b      	ldr	r3, [r7, #4]
34182ce4:	681b      	ldr	r3, [r3, #0]
34182ce6:	4a2d      	ldr	r2, [pc, #180]	@ (34182d9c <HAL_DMA_Init+0x1c4>)
34182ce8:	4293      	cmp	r3, r2
34182cea:	d027      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182cec:	687b      	ldr	r3, [r7, #4]
34182cee:	681b      	ldr	r3, [r3, #0]
34182cf0:	4a2b      	ldr	r2, [pc, #172]	@ (34182da0 <HAL_DMA_Init+0x1c8>)
34182cf2:	4293      	cmp	r3, r2
34182cf4:	d022      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182cf6:	687b      	ldr	r3, [r7, #4]
34182cf8:	681b      	ldr	r3, [r3, #0]
34182cfa:	4a2a      	ldr	r2, [pc, #168]	@ (34182da4 <HAL_DMA_Init+0x1cc>)
34182cfc:	4293      	cmp	r3, r2
34182cfe:	d01d      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182d00:	687b      	ldr	r3, [r7, #4]
34182d02:	681b      	ldr	r3, [r3, #0]
34182d04:	4a28      	ldr	r2, [pc, #160]	@ (34182da8 <HAL_DMA_Init+0x1d0>)
34182d06:	4293      	cmp	r3, r2
34182d08:	d018      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182d0a:	687b      	ldr	r3, [r7, #4]
34182d0c:	681b      	ldr	r3, [r3, #0]
34182d0e:	4a27      	ldr	r2, [pc, #156]	@ (34182dac <HAL_DMA_Init+0x1d4>)
34182d10:	4293      	cmp	r3, r2
34182d12:	d013      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182d14:	687b      	ldr	r3, [r7, #4]
34182d16:	681b      	ldr	r3, [r3, #0]
34182d18:	4a25      	ldr	r2, [pc, #148]	@ (34182db0 <HAL_DMA_Init+0x1d8>)
34182d1a:	4293      	cmp	r3, r2
34182d1c:	d00e      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182d1e:	687b      	ldr	r3, [r7, #4]
34182d20:	681b      	ldr	r3, [r3, #0]
34182d22:	4a24      	ldr	r2, [pc, #144]	@ (34182db4 <HAL_DMA_Init+0x1dc>)
34182d24:	4293      	cmp	r3, r2
34182d26:	d009      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182d28:	687b      	ldr	r3, [r7, #4]
34182d2a:	681b      	ldr	r3, [r3, #0]
34182d2c:	4a22      	ldr	r2, [pc, #136]	@ (34182db8 <HAL_DMA_Init+0x1e0>)
34182d2e:	4293      	cmp	r3, r2
34182d30:	d004      	beq.n	34182d3c <HAL_DMA_Init+0x164>
34182d32:	687b      	ldr	r3, [r7, #4]
34182d34:	681b      	ldr	r3, [r3, #0]
34182d36:	4a21      	ldr	r2, [pc, #132]	@ (34182dbc <HAL_DMA_Init+0x1e4>)
34182d38:	4293      	cmp	r3, r2
34182d3a:	d141      	bne.n	34182dc0 <HAL_DMA_Init+0x1e8>
34182d3c:	2301      	movs	r3, #1
34182d3e:	e040      	b.n	34182dc2 <HAL_DMA_Init+0x1ea>
34182d40:	58020050 	.word	0x58020050
34182d44:	48020050 	.word	0x48020050
34182d48:	580200d0 	.word	0x580200d0
34182d4c:	480200d0 	.word	0x480200d0
34182d50:	58020150 	.word	0x58020150
34182d54:	48020150 	.word	0x48020150
34182d58:	580201d0 	.word	0x580201d0
34182d5c:	480201d0 	.word	0x480201d0
34182d60:	58020250 	.word	0x58020250
34182d64:	48020250 	.word	0x48020250
34182d68:	580202d0 	.word	0x580202d0
34182d6c:	480202d0 	.word	0x480202d0
34182d70:	58020350 	.word	0x58020350
34182d74:	48020350 	.word	0x48020350
34182d78:	580203d0 	.word	0x580203d0
34182d7c:	480203d0 	.word	0x480203d0
34182d80:	58020450 	.word	0x58020450
34182d84:	48020450 	.word	0x48020450
34182d88:	580204d0 	.word	0x580204d0
34182d8c:	480204d0 	.word	0x480204d0
34182d90:	58020550 	.word	0x58020550
34182d94:	48020550 	.word	0x48020550
34182d98:	580205d0 	.word	0x580205d0
34182d9c:	480205d0 	.word	0x480205d0
34182da0:	58020650 	.word	0x58020650
34182da4:	48020650 	.word	0x48020650
34182da8:	580206d0 	.word	0x580206d0
34182dac:	480206d0 	.word	0x480206d0
34182db0:	58020750 	.word	0x58020750
34182db4:	48020750 	.word	0x48020750
34182db8:	580207d0 	.word	0x580207d0
34182dbc:	480207d0 	.word	0x480207d0
34182dc0:	2300      	movs	r3, #0
34182dc2:	2b00      	cmp	r3, #0
34182dc4:	f040 80a5 	bne.w	34182f12 <HAL_DMA_Init+0x33a>
34182dc8:	687b      	ldr	r3, [r7, #4]
34182dca:	681b      	ldr	r3, [r3, #0]
34182dcc:	4a8a      	ldr	r2, [pc, #552]	@ (34182ff8 <HAL_DMA_Init+0x420>)
34182dce:	4293      	cmp	r3, r2
34182dd0:	f000 809f 	beq.w	34182f12 <HAL_DMA_Init+0x33a>
34182dd4:	687b      	ldr	r3, [r7, #4]
34182dd6:	681b      	ldr	r3, [r3, #0]
34182dd8:	4a88      	ldr	r2, [pc, #544]	@ (34182ffc <HAL_DMA_Init+0x424>)
34182dda:	4293      	cmp	r3, r2
34182ddc:	f000 8099 	beq.w	34182f12 <HAL_DMA_Init+0x33a>
34182de0:	687b      	ldr	r3, [r7, #4]
34182de2:	681b      	ldr	r3, [r3, #0]
34182de4:	4a86      	ldr	r2, [pc, #536]	@ (34183000 <HAL_DMA_Init+0x428>)
34182de6:	4293      	cmp	r3, r2
34182de8:	f000 8093 	beq.w	34182f12 <HAL_DMA_Init+0x33a>
34182dec:	687b      	ldr	r3, [r7, #4]
34182dee:	681b      	ldr	r3, [r3, #0]
34182df0:	4a84      	ldr	r2, [pc, #528]	@ (34183004 <HAL_DMA_Init+0x42c>)
34182df2:	4293      	cmp	r3, r2
34182df4:	f000 808d 	beq.w	34182f12 <HAL_DMA_Init+0x33a>
34182df8:	687b      	ldr	r3, [r7, #4]
34182dfa:	681b      	ldr	r3, [r3, #0]
34182dfc:	4a82      	ldr	r2, [pc, #520]	@ (34183008 <HAL_DMA_Init+0x430>)
34182dfe:	4293      	cmp	r3, r2
34182e00:	f000 8087 	beq.w	34182f12 <HAL_DMA_Init+0x33a>
34182e04:	687b      	ldr	r3, [r7, #4]
34182e06:	681b      	ldr	r3, [r3, #0]
34182e08:	4a80      	ldr	r2, [pc, #512]	@ (3418300c <HAL_DMA_Init+0x434>)
34182e0a:	4293      	cmp	r3, r2
34182e0c:	f000 8081 	beq.w	34182f12 <HAL_DMA_Init+0x33a>
34182e10:	687b      	ldr	r3, [r7, #4]
34182e12:	681b      	ldr	r3, [r3, #0]
34182e14:	4a7e      	ldr	r2, [pc, #504]	@ (34183010 <HAL_DMA_Init+0x438>)
34182e16:	4293      	cmp	r3, r2
34182e18:	d07b      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e1a:	687b      	ldr	r3, [r7, #4]
34182e1c:	681b      	ldr	r3, [r3, #0]
34182e1e:	4a7d      	ldr	r2, [pc, #500]	@ (34183014 <HAL_DMA_Init+0x43c>)
34182e20:	4293      	cmp	r3, r2
34182e22:	d076      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e24:	687b      	ldr	r3, [r7, #4]
34182e26:	681b      	ldr	r3, [r3, #0]
34182e28:	4a7b      	ldr	r2, [pc, #492]	@ (34183018 <HAL_DMA_Init+0x440>)
34182e2a:	4293      	cmp	r3, r2
34182e2c:	d071      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e2e:	687b      	ldr	r3, [r7, #4]
34182e30:	681b      	ldr	r3, [r3, #0]
34182e32:	4a7a      	ldr	r2, [pc, #488]	@ (3418301c <HAL_DMA_Init+0x444>)
34182e34:	4293      	cmp	r3, r2
34182e36:	d06c      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e38:	687b      	ldr	r3, [r7, #4]
34182e3a:	681b      	ldr	r3, [r3, #0]
34182e3c:	4a78      	ldr	r2, [pc, #480]	@ (34183020 <HAL_DMA_Init+0x448>)
34182e3e:	4293      	cmp	r3, r2
34182e40:	d067      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e42:	687b      	ldr	r3, [r7, #4]
34182e44:	681b      	ldr	r3, [r3, #0]
34182e46:	4a77      	ldr	r2, [pc, #476]	@ (34183024 <HAL_DMA_Init+0x44c>)
34182e48:	4293      	cmp	r3, r2
34182e4a:	d062      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e4c:	687b      	ldr	r3, [r7, #4]
34182e4e:	681b      	ldr	r3, [r3, #0]
34182e50:	4a75      	ldr	r2, [pc, #468]	@ (34183028 <HAL_DMA_Init+0x450>)
34182e52:	4293      	cmp	r3, r2
34182e54:	d05d      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e56:	687b      	ldr	r3, [r7, #4]
34182e58:	681b      	ldr	r3, [r3, #0]
34182e5a:	4a74      	ldr	r2, [pc, #464]	@ (3418302c <HAL_DMA_Init+0x454>)
34182e5c:	4293      	cmp	r3, r2
34182e5e:	d058      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e60:	687b      	ldr	r3, [r7, #4]
34182e62:	681b      	ldr	r3, [r3, #0]
34182e64:	4a72      	ldr	r2, [pc, #456]	@ (34183030 <HAL_DMA_Init+0x458>)
34182e66:	4293      	cmp	r3, r2
34182e68:	d053      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e6a:	687b      	ldr	r3, [r7, #4]
34182e6c:	681b      	ldr	r3, [r3, #0]
34182e6e:	4a71      	ldr	r2, [pc, #452]	@ (34183034 <HAL_DMA_Init+0x45c>)
34182e70:	4293      	cmp	r3, r2
34182e72:	d04e      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e74:	687b      	ldr	r3, [r7, #4]
34182e76:	681b      	ldr	r3, [r3, #0]
34182e78:	4a6f      	ldr	r2, [pc, #444]	@ (34183038 <HAL_DMA_Init+0x460>)
34182e7a:	4293      	cmp	r3, r2
34182e7c:	d049      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e7e:	687b      	ldr	r3, [r7, #4]
34182e80:	681b      	ldr	r3, [r3, #0]
34182e82:	4a6e      	ldr	r2, [pc, #440]	@ (3418303c <HAL_DMA_Init+0x464>)
34182e84:	4293      	cmp	r3, r2
34182e86:	d044      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e88:	687b      	ldr	r3, [r7, #4]
34182e8a:	681b      	ldr	r3, [r3, #0]
34182e8c:	4a6c      	ldr	r2, [pc, #432]	@ (34183040 <HAL_DMA_Init+0x468>)
34182e8e:	4293      	cmp	r3, r2
34182e90:	d03f      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e92:	687b      	ldr	r3, [r7, #4]
34182e94:	681b      	ldr	r3, [r3, #0]
34182e96:	4a6b      	ldr	r2, [pc, #428]	@ (34183044 <HAL_DMA_Init+0x46c>)
34182e98:	4293      	cmp	r3, r2
34182e9a:	d03a      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182e9c:	687b      	ldr	r3, [r7, #4]
34182e9e:	681b      	ldr	r3, [r3, #0]
34182ea0:	4a69      	ldr	r2, [pc, #420]	@ (34183048 <HAL_DMA_Init+0x470>)
34182ea2:	4293      	cmp	r3, r2
34182ea4:	d035      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182ea6:	687b      	ldr	r3, [r7, #4]
34182ea8:	681b      	ldr	r3, [r3, #0]
34182eaa:	4a68      	ldr	r2, [pc, #416]	@ (3418304c <HAL_DMA_Init+0x474>)
34182eac:	4293      	cmp	r3, r2
34182eae:	d030      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182eb0:	687b      	ldr	r3, [r7, #4]
34182eb2:	681b      	ldr	r3, [r3, #0]
34182eb4:	4a66      	ldr	r2, [pc, #408]	@ (34183050 <HAL_DMA_Init+0x478>)
34182eb6:	4293      	cmp	r3, r2
34182eb8:	d02b      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182eba:	687b      	ldr	r3, [r7, #4]
34182ebc:	681b      	ldr	r3, [r3, #0]
34182ebe:	4a65      	ldr	r2, [pc, #404]	@ (34183054 <HAL_DMA_Init+0x47c>)
34182ec0:	4293      	cmp	r3, r2
34182ec2:	d026      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182ec4:	687b      	ldr	r3, [r7, #4]
34182ec6:	681b      	ldr	r3, [r3, #0]
34182ec8:	4a63      	ldr	r2, [pc, #396]	@ (34183058 <HAL_DMA_Init+0x480>)
34182eca:	4293      	cmp	r3, r2
34182ecc:	d021      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182ece:	687b      	ldr	r3, [r7, #4]
34182ed0:	681b      	ldr	r3, [r3, #0]
34182ed2:	4a62      	ldr	r2, [pc, #392]	@ (3418305c <HAL_DMA_Init+0x484>)
34182ed4:	4293      	cmp	r3, r2
34182ed6:	d01c      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182ed8:	687b      	ldr	r3, [r7, #4]
34182eda:	681b      	ldr	r3, [r3, #0]
34182edc:	4a60      	ldr	r2, [pc, #384]	@ (34183060 <HAL_DMA_Init+0x488>)
34182ede:	4293      	cmp	r3, r2
34182ee0:	d017      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182ee2:	687b      	ldr	r3, [r7, #4]
34182ee4:	681b      	ldr	r3, [r3, #0]
34182ee6:	4a5f      	ldr	r2, [pc, #380]	@ (34183064 <HAL_DMA_Init+0x48c>)
34182ee8:	4293      	cmp	r3, r2
34182eea:	d012      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182eec:	687b      	ldr	r3, [r7, #4]
34182eee:	681b      	ldr	r3, [r3, #0]
34182ef0:	4a5d      	ldr	r2, [pc, #372]	@ (34183068 <HAL_DMA_Init+0x490>)
34182ef2:	4293      	cmp	r3, r2
34182ef4:	d00d      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182ef6:	687b      	ldr	r3, [r7, #4]
34182ef8:	681b      	ldr	r3, [r3, #0]
34182efa:	4a5c      	ldr	r2, [pc, #368]	@ (3418306c <HAL_DMA_Init+0x494>)
34182efc:	4293      	cmp	r3, r2
34182efe:	d008      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182f00:	687b      	ldr	r3, [r7, #4]
34182f02:	681b      	ldr	r3, [r3, #0]
34182f04:	4a5a      	ldr	r2, [pc, #360]	@ (34183070 <HAL_DMA_Init+0x498>)
34182f06:	4293      	cmp	r3, r2
34182f08:	d003      	beq.n	34182f12 <HAL_DMA_Init+0x33a>
34182f0a:	687b      	ldr	r3, [r7, #4]
34182f0c:	681b      	ldr	r3, [r3, #0]
34182f0e:	4a59      	ldr	r2, [pc, #356]	@ (34183074 <HAL_DMA_Init+0x49c>)
34182f10:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Check if the burst length may face DMA AXI limitation */
  if (IS_HPDMA_INSTANCE(hdma->Instance) != 0U)
34182f12:	687b      	ldr	r3, [r7, #4]
34182f14:	681b      	ldr	r3, [r3, #0]
34182f16:	4a58      	ldr	r2, [pc, #352]	@ (34183078 <HAL_DMA_Init+0x4a0>)
34182f18:	4293      	cmp	r3, r2
34182f1a:	f000 8114 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182f1e:	687b      	ldr	r3, [r7, #4]
34182f20:	681b      	ldr	r3, [r3, #0]
34182f22:	4a56      	ldr	r2, [pc, #344]	@ (3418307c <HAL_DMA_Init+0x4a4>)
34182f24:	4293      	cmp	r3, r2
34182f26:	f000 810e 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182f2a:	687b      	ldr	r3, [r7, #4]
34182f2c:	681b      	ldr	r3, [r3, #0]
34182f2e:	4a54      	ldr	r2, [pc, #336]	@ (34183080 <HAL_DMA_Init+0x4a8>)
34182f30:	4293      	cmp	r3, r2
34182f32:	f000 8108 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182f36:	687b      	ldr	r3, [r7, #4]
34182f38:	681b      	ldr	r3, [r3, #0]
34182f3a:	4a52      	ldr	r2, [pc, #328]	@ (34183084 <HAL_DMA_Init+0x4ac>)
34182f3c:	4293      	cmp	r3, r2
34182f3e:	f000 8102 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182f42:	687b      	ldr	r3, [r7, #4]
34182f44:	681b      	ldr	r3, [r3, #0]
34182f46:	4a50      	ldr	r2, [pc, #320]	@ (34183088 <HAL_DMA_Init+0x4b0>)
34182f48:	4293      	cmp	r3, r2
34182f4a:	f000 80fc 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182f4e:	687b      	ldr	r3, [r7, #4]
34182f50:	681b      	ldr	r3, [r3, #0]
34182f52:	4a4e      	ldr	r2, [pc, #312]	@ (3418308c <HAL_DMA_Init+0x4b4>)
34182f54:	4293      	cmp	r3, r2
34182f56:	f000 80f6 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182f5a:	687b      	ldr	r3, [r7, #4]
34182f5c:	681b      	ldr	r3, [r3, #0]
34182f5e:	4a4c      	ldr	r2, [pc, #304]	@ (34183090 <HAL_DMA_Init+0x4b8>)
34182f60:	4293      	cmp	r3, r2
34182f62:	f000 80f0 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182f66:	687b      	ldr	r3, [r7, #4]
34182f68:	681b      	ldr	r3, [r3, #0]
34182f6a:	4a4a      	ldr	r2, [pc, #296]	@ (34183094 <HAL_DMA_Init+0x4bc>)
34182f6c:	4293      	cmp	r3, r2
34182f6e:	f000 80ea 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182f72:	687b      	ldr	r3, [r7, #4]
34182f74:	681b      	ldr	r3, [r3, #0]
34182f76:	4a48      	ldr	r2, [pc, #288]	@ (34183098 <HAL_DMA_Init+0x4c0>)
34182f78:	4293      	cmp	r3, r2
34182f7a:	f000 80e4 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182f7e:	687b      	ldr	r3, [r7, #4]
34182f80:	681b      	ldr	r3, [r3, #0]
34182f82:	4a46      	ldr	r2, [pc, #280]	@ (3418309c <HAL_DMA_Init+0x4c4>)
34182f84:	4293      	cmp	r3, r2
34182f86:	f000 80de 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182f8a:	687b      	ldr	r3, [r7, #4]
34182f8c:	681b      	ldr	r3, [r3, #0]
34182f8e:	4a44      	ldr	r2, [pc, #272]	@ (341830a0 <HAL_DMA_Init+0x4c8>)
34182f90:	4293      	cmp	r3, r2
34182f92:	f000 80d8 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182f96:	687b      	ldr	r3, [r7, #4]
34182f98:	681b      	ldr	r3, [r3, #0]
34182f9a:	4a42      	ldr	r2, [pc, #264]	@ (341830a4 <HAL_DMA_Init+0x4cc>)
34182f9c:	4293      	cmp	r3, r2
34182f9e:	f000 80d2 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182fa2:	687b      	ldr	r3, [r7, #4]
34182fa4:	681b      	ldr	r3, [r3, #0]
34182fa6:	4a40      	ldr	r2, [pc, #256]	@ (341830a8 <HAL_DMA_Init+0x4d0>)
34182fa8:	4293      	cmp	r3, r2
34182faa:	f000 80cc 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182fae:	687b      	ldr	r3, [r7, #4]
34182fb0:	681b      	ldr	r3, [r3, #0]
34182fb2:	4a3e      	ldr	r2, [pc, #248]	@ (341830ac <HAL_DMA_Init+0x4d4>)
34182fb4:	4293      	cmp	r3, r2
34182fb6:	f000 80c6 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182fba:	687b      	ldr	r3, [r7, #4]
34182fbc:	681b      	ldr	r3, [r3, #0]
34182fbe:	4a3c      	ldr	r2, [pc, #240]	@ (341830b0 <HAL_DMA_Init+0x4d8>)
34182fc0:	4293      	cmp	r3, r2
34182fc2:	f000 80c0 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182fc6:	687b      	ldr	r3, [r7, #4]
34182fc8:	681b      	ldr	r3, [r3, #0]
34182fca:	4a3a      	ldr	r2, [pc, #232]	@ (341830b4 <HAL_DMA_Init+0x4dc>)
34182fcc:	4293      	cmp	r3, r2
34182fce:	f000 80ba 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182fd2:	687b      	ldr	r3, [r7, #4]
34182fd4:	681b      	ldr	r3, [r3, #0]
34182fd6:	4a38      	ldr	r2, [pc, #224]	@ (341830b8 <HAL_DMA_Init+0x4e0>)
34182fd8:	4293      	cmp	r3, r2
34182fda:	f000 80b4 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182fde:	687b      	ldr	r3, [r7, #4]
34182fe0:	681b      	ldr	r3, [r3, #0]
34182fe2:	4a36      	ldr	r2, [pc, #216]	@ (341830bc <HAL_DMA_Init+0x4e4>)
34182fe4:	4293      	cmp	r3, r2
34182fe6:	f000 80ae 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182fea:	687b      	ldr	r3, [r7, #4]
34182fec:	681b      	ldr	r3, [r3, #0]
34182fee:	4a34      	ldr	r2, [pc, #208]	@ (341830c0 <HAL_DMA_Init+0x4e8>)
34182ff0:	4293      	cmp	r3, r2
34182ff2:	f000 80a8 	beq.w	34183146 <HAL_DMA_Init+0x56e>
34182ff6:	e065      	b.n	341830c4 <HAL_DMA_Init+0x4ec>
34182ff8:	50021050 	.word	0x50021050
34182ffc:	40021050 	.word	0x40021050
34183000:	500210d0 	.word	0x500210d0
34183004:	400210d0 	.word	0x400210d0
34183008:	50021150 	.word	0x50021150
3418300c:	40021150 	.word	0x40021150
34183010:	500211d0 	.word	0x500211d0
34183014:	400211d0 	.word	0x400211d0
34183018:	50021250 	.word	0x50021250
3418301c:	40021250 	.word	0x40021250
34183020:	500212d0 	.word	0x500212d0
34183024:	400212d0 	.word	0x400212d0
34183028:	50021350 	.word	0x50021350
3418302c:	40021350 	.word	0x40021350
34183030:	500213d0 	.word	0x500213d0
34183034:	400213d0 	.word	0x400213d0
34183038:	50021450 	.word	0x50021450
3418303c:	40021450 	.word	0x40021450
34183040:	500214d0 	.word	0x500214d0
34183044:	400214d0 	.word	0x400214d0
34183048:	50021550 	.word	0x50021550
3418304c:	40021550 	.word	0x40021550
34183050:	500215d0 	.word	0x500215d0
34183054:	400215d0 	.word	0x400215d0
34183058:	50021650 	.word	0x50021650
3418305c:	40021650 	.word	0x40021650
34183060:	500216d0 	.word	0x500216d0
34183064:	400216d0 	.word	0x400216d0
34183068:	50021750 	.word	0x50021750
3418306c:	40021750 	.word	0x40021750
34183070:	500217d0 	.word	0x500217d0
34183074:	400217d0 	.word	0x400217d0
34183078:	58020050 	.word	0x58020050
3418307c:	48020050 	.word	0x48020050
34183080:	580200d0 	.word	0x580200d0
34183084:	480200d0 	.word	0x480200d0
34183088:	58020150 	.word	0x58020150
3418308c:	48020150 	.word	0x48020150
34183090:	580201d0 	.word	0x580201d0
34183094:	480201d0 	.word	0x480201d0
34183098:	58020250 	.word	0x58020250
3418309c:	48020250 	.word	0x48020250
341830a0:	580202d0 	.word	0x580202d0
341830a4:	480202d0 	.word	0x480202d0
341830a8:	58020350 	.word	0x58020350
341830ac:	48020350 	.word	0x48020350
341830b0:	580203d0 	.word	0x580203d0
341830b4:	480203d0 	.word	0x480203d0
341830b8:	58020450 	.word	0x58020450
341830bc:	48020450 	.word	0x48020450
341830c0:	580204d0 	.word	0x580204d0
341830c4:	687b      	ldr	r3, [r7, #4]
341830c6:	681b      	ldr	r3, [r3, #0]
341830c8:	4a55      	ldr	r2, [pc, #340]	@ (34183220 <HAL_DMA_Init+0x648>)
341830ca:	4293      	cmp	r3, r2
341830cc:	d03b      	beq.n	34183146 <HAL_DMA_Init+0x56e>
341830ce:	687b      	ldr	r3, [r7, #4]
341830d0:	681b      	ldr	r3, [r3, #0]
341830d2:	4a54      	ldr	r2, [pc, #336]	@ (34183224 <HAL_DMA_Init+0x64c>)
341830d4:	4293      	cmp	r3, r2
341830d6:	d036      	beq.n	34183146 <HAL_DMA_Init+0x56e>
341830d8:	687b      	ldr	r3, [r7, #4]
341830da:	681b      	ldr	r3, [r3, #0]
341830dc:	4a52      	ldr	r2, [pc, #328]	@ (34183228 <HAL_DMA_Init+0x650>)
341830de:	4293      	cmp	r3, r2
341830e0:	d031      	beq.n	34183146 <HAL_DMA_Init+0x56e>
341830e2:	687b      	ldr	r3, [r7, #4]
341830e4:	681b      	ldr	r3, [r3, #0]
341830e6:	4a51      	ldr	r2, [pc, #324]	@ (3418322c <HAL_DMA_Init+0x654>)
341830e8:	4293      	cmp	r3, r2
341830ea:	d02c      	beq.n	34183146 <HAL_DMA_Init+0x56e>
341830ec:	687b      	ldr	r3, [r7, #4]
341830ee:	681b      	ldr	r3, [r3, #0]
341830f0:	4a4f      	ldr	r2, [pc, #316]	@ (34183230 <HAL_DMA_Init+0x658>)
341830f2:	4293      	cmp	r3, r2
341830f4:	d027      	beq.n	34183146 <HAL_DMA_Init+0x56e>
341830f6:	687b      	ldr	r3, [r7, #4]
341830f8:	681b      	ldr	r3, [r3, #0]
341830fa:	4a4e      	ldr	r2, [pc, #312]	@ (34183234 <HAL_DMA_Init+0x65c>)
341830fc:	4293      	cmp	r3, r2
341830fe:	d022      	beq.n	34183146 <HAL_DMA_Init+0x56e>
34183100:	687b      	ldr	r3, [r7, #4]
34183102:	681b      	ldr	r3, [r3, #0]
34183104:	4a4c      	ldr	r2, [pc, #304]	@ (34183238 <HAL_DMA_Init+0x660>)
34183106:	4293      	cmp	r3, r2
34183108:	d01d      	beq.n	34183146 <HAL_DMA_Init+0x56e>
3418310a:	687b      	ldr	r3, [r7, #4]
3418310c:	681b      	ldr	r3, [r3, #0]
3418310e:	4a4b      	ldr	r2, [pc, #300]	@ (3418323c <HAL_DMA_Init+0x664>)
34183110:	4293      	cmp	r3, r2
34183112:	d018      	beq.n	34183146 <HAL_DMA_Init+0x56e>
34183114:	687b      	ldr	r3, [r7, #4]
34183116:	681b      	ldr	r3, [r3, #0]
34183118:	4a49      	ldr	r2, [pc, #292]	@ (34183240 <HAL_DMA_Init+0x668>)
3418311a:	4293      	cmp	r3, r2
3418311c:	d013      	beq.n	34183146 <HAL_DMA_Init+0x56e>
3418311e:	687b      	ldr	r3, [r7, #4]
34183120:	681b      	ldr	r3, [r3, #0]
34183122:	4a48      	ldr	r2, [pc, #288]	@ (34183244 <HAL_DMA_Init+0x66c>)
34183124:	4293      	cmp	r3, r2
34183126:	d00e      	beq.n	34183146 <HAL_DMA_Init+0x56e>
34183128:	687b      	ldr	r3, [r7, #4]
3418312a:	681b      	ldr	r3, [r3, #0]
3418312c:	4a46      	ldr	r2, [pc, #280]	@ (34183248 <HAL_DMA_Init+0x670>)
3418312e:	4293      	cmp	r3, r2
34183130:	d009      	beq.n	34183146 <HAL_DMA_Init+0x56e>
34183132:	687b      	ldr	r3, [r7, #4]
34183134:	681b      	ldr	r3, [r3, #0]
34183136:	4a45      	ldr	r2, [pc, #276]	@ (3418324c <HAL_DMA_Init+0x674>)
34183138:	4293      	cmp	r3, r2
3418313a:	d004      	beq.n	34183146 <HAL_DMA_Init+0x56e>
3418313c:	687b      	ldr	r3, [r7, #4]
3418313e:	681b      	ldr	r3, [r3, #0]
34183140:	4a43      	ldr	r2, [pc, #268]	@ (34183250 <HAL_DMA_Init+0x678>)
34183142:	4293      	cmp	r3, r2
34183144:	d101      	bne.n	3418314a <HAL_DMA_Init+0x572>
34183146:	2301      	movs	r3, #1
34183148:	e000      	b.n	3418314c <HAL_DMA_Init+0x574>
3418314a:	2300      	movs	r3, #0
3418314c:	2b00      	cmp	r3, #0
3418314e:	d017      	beq.n	34183180 <HAL_DMA_Init+0x5a8>
  {
    if (((hdma->Init.TransferAllocatedPort & DMA_CTR1_SAP) == DMA_SRC_ALLOCATED_PORT0) &&
34183150:	687b      	ldr	r3, [r7, #4]
34183152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34183154:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34183158:	2b00      	cmp	r3, #0
3418315a:	d105      	bne.n	34183168 <HAL_DMA_Init+0x590>
        (hdma->Init.SrcBurstLength > 16U))
3418315c:	687b      	ldr	r3, [r7, #4]
3418315e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    if (((hdma->Init.TransferAllocatedPort & DMA_CTR1_SAP) == DMA_SRC_ALLOCATED_PORT0) &&
34183160:	2b10      	cmp	r3, #16
34183162:	d901      	bls.n	34183168 <HAL_DMA_Init+0x590>
    {
      return HAL_ERROR;
34183164:	2301      	movs	r3, #1
34183166:	e057      	b.n	34183218 <HAL_DMA_Init+0x640>
    }
    if (((hdma->Init.TransferAllocatedPort & DMA_CTR1_DAP) == DMA_DEST_ALLOCATED_PORT0) &&
34183168:	687b      	ldr	r3, [r7, #4]
3418316a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3418316c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34183170:	2b00      	cmp	r3, #0
34183172:	d105      	bne.n	34183180 <HAL_DMA_Init+0x5a8>
        (hdma->Init.DestBurstLength > 16U))
34183174:	687b      	ldr	r3, [r7, #4]
34183176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    if (((hdma->Init.TransferAllocatedPort & DMA_CTR1_DAP) == DMA_DEST_ALLOCATED_PORT0) &&
34183178:	2b10      	cmp	r3, #16
3418317a:	d901      	bls.n	34183180 <HAL_DMA_Init+0x5a8>
    {
      return HAL_ERROR;
3418317c:	2301      	movs	r3, #1
3418317e:	e04b      	b.n	34183218 <HAL_DMA_Init+0x640>
    }
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
34183180:	687b      	ldr	r3, [r7, #4]
34183182:	2200      	movs	r2, #0
34183184:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
34183188:	687b      	ldr	r3, [r7, #4]
3418318a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
3418318e:	b2db      	uxtb	r3, r3
34183190:	2b00      	cmp	r3, #0
34183192:	d10e      	bne.n	341831b2 <HAL_DMA_Init+0x5da>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
34183194:	687b      	ldr	r3, [r7, #4]
34183196:	2200      	movs	r2, #0
34183198:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
3418319a:	687b      	ldr	r3, [r7, #4]
3418319c:	2200      	movs	r2, #0
3418319e:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
341831a0:	687b      	ldr	r3, [r7, #4]
341831a2:	2200      	movs	r2, #0
341831a4:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
341831a6:	687b      	ldr	r3, [r7, #4]
341831a8:	2200      	movs	r2, #0
341831aa:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
341831ac:	687b      	ldr	r3, [r7, #4]
341831ae:	2200      	movs	r2, #0
341831b0:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
341831b2:	687b      	ldr	r3, [r7, #4]
341831b4:	2202      	movs	r2, #2
341831b6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
341831ba:	687b      	ldr	r3, [r7, #4]
341831bc:	681b      	ldr	r3, [r3, #0]
341831be:	695a      	ldr	r2, [r3, #20]
341831c0:	687b      	ldr	r3, [r7, #4]
341831c2:	681b      	ldr	r3, [r3, #0]
341831c4:	f042 0206 	orr.w	r2, r2, #6
341831c8:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
341831ca:	e00f      	b.n	341831ec <HAL_DMA_Init+0x614>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
341831cc:	f7ff fbe6 	bl	3418299c <HAL_GetTick>
341831d0:	4602      	mov	r2, r0
341831d2:	68fb      	ldr	r3, [r7, #12]
341831d4:	1ad3      	subs	r3, r2, r3
341831d6:	2b05      	cmp	r3, #5
341831d8:	d908      	bls.n	341831ec <HAL_DMA_Init+0x614>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
341831da:	687b      	ldr	r3, [r7, #4]
341831dc:	2210      	movs	r2, #16
341831de:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
341831e0:	687b      	ldr	r3, [r7, #4]
341831e2:	2203      	movs	r2, #3
341831e4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
341831e8:	2301      	movs	r3, #1
341831ea:	e015      	b.n	34183218 <HAL_DMA_Init+0x640>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
341831ec:	687b      	ldr	r3, [r7, #4]
341831ee:	681b      	ldr	r3, [r3, #0]
341831f0:	695b      	ldr	r3, [r3, #20]
341831f2:	f003 0301 	and.w	r3, r3, #1
341831f6:	2b00      	cmp	r3, #0
341831f8:	d1e8      	bne.n	341831cc <HAL_DMA_Init+0x5f4>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
341831fa:	6878      	ldr	r0, [r7, #4]
341831fc:	f000 fb1e 	bl	3418383c <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
34183200:	687b      	ldr	r3, [r7, #4]
34183202:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
34183204:	687b      	ldr	r3, [r7, #4]
34183206:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
34183208:	687b      	ldr	r3, [r7, #4]
3418320a:	2200      	movs	r2, #0
3418320c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
3418320e:	687b      	ldr	r3, [r7, #4]
34183210:	2201      	movs	r2, #1
34183212:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
34183216:	2300      	movs	r3, #0
}
34183218:	4618      	mov	r0, r3
3418321a:	3710      	adds	r7, #16
3418321c:	46bd      	mov	sp, r7
3418321e:	bd80      	pop	{r7, pc}
34183220:	480204d0 	.word	0x480204d0
34183224:	58020550 	.word	0x58020550
34183228:	48020550 	.word	0x48020550
3418322c:	580205d0 	.word	0x580205d0
34183230:	480205d0 	.word	0x480205d0
34183234:	58020650 	.word	0x58020650
34183238:	48020650 	.word	0x48020650
3418323c:	580206d0 	.word	0x580206d0
34183240:	480206d0 	.word	0x480206d0
34183244:	58020750 	.word	0x58020750
34183248:	48020750 	.word	0x48020750
3418324c:	580207d0 	.word	0x580207d0
34183250:	480207d0 	.word	0x480207d0

34183254 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
34183254:	b580      	push	{r7, lr}
34183256:	b084      	sub	sp, #16
34183258:	af00      	add	r7, sp, #0
3418325a:	60f8      	str	r0, [r7, #12]
3418325c:	60b9      	str	r1, [r7, #8]
3418325e:	607a      	str	r2, [r7, #4]
34183260:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
34183262:	68fb      	ldr	r3, [r7, #12]
34183264:	2b00      	cmp	r3, #0
34183266:	d101      	bne.n	3418326c <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
34183268:	2301      	movs	r3, #1
3418326a:	e04f      	b.n	3418330c <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
3418326c:	68fb      	ldr	r3, [r7, #12]
3418326e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
34183272:	2b01      	cmp	r3, #1
34183274:	d101      	bne.n	3418327a <HAL_DMA_Start_IT+0x26>
34183276:	2302      	movs	r3, #2
34183278:	e048      	b.n	3418330c <HAL_DMA_Start_IT+0xb8>
3418327a:	68fb      	ldr	r3, [r7, #12]
3418327c:	2201      	movs	r2, #1
3418327e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
34183282:	68fb      	ldr	r3, [r7, #12]
34183284:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34183288:	b2db      	uxtb	r3, r3
3418328a:	2b01      	cmp	r3, #1
3418328c:	d136      	bne.n	341832fc <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
3418328e:	68fb      	ldr	r3, [r7, #12]
34183290:	2202      	movs	r2, #2
34183292:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
34183296:	68fb      	ldr	r3, [r7, #12]
34183298:	2200      	movs	r2, #0
3418329a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
3418329c:	683b      	ldr	r3, [r7, #0]
3418329e:	687a      	ldr	r2, [r7, #4]
341832a0:	68b9      	ldr	r1, [r7, #8]
341832a2:	68f8      	ldr	r0, [r7, #12]
341832a4:	f000 faa5 	bl	341837f2 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
341832a8:	68fb      	ldr	r3, [r7, #12]
341832aa:	681b      	ldr	r3, [r3, #0]
341832ac:	695a      	ldr	r2, [r3, #20]
341832ae:	68fb      	ldr	r3, [r7, #12]
341832b0:	681b      	ldr	r3, [r3, #0]
341832b2:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
341832b6:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
341832b8:	68fb      	ldr	r3, [r7, #12]
341832ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
341832bc:	2b00      	cmp	r3, #0
341832be:	d007      	beq.n	341832d0 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
341832c0:	68fb      	ldr	r3, [r7, #12]
341832c2:	681b      	ldr	r3, [r3, #0]
341832c4:	695a      	ldr	r2, [r3, #20]
341832c6:	68fb      	ldr	r3, [r7, #12]
341832c8:	681b      	ldr	r3, [r3, #0]
341832ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
341832ce:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
341832d0:	68fb      	ldr	r3, [r7, #12]
341832d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
341832d4:	2b00      	cmp	r3, #0
341832d6:	d007      	beq.n	341832e8 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
341832d8:	68fb      	ldr	r3, [r7, #12]
341832da:	681b      	ldr	r3, [r3, #0]
341832dc:	695a      	ldr	r2, [r3, #20]
341832de:	68fb      	ldr	r3, [r7, #12]
341832e0:	681b      	ldr	r3, [r3, #0]
341832e2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
341832e6:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
341832e8:	68fb      	ldr	r3, [r7, #12]
341832ea:	681b      	ldr	r3, [r3, #0]
341832ec:	695a      	ldr	r2, [r3, #20]
341832ee:	68fb      	ldr	r3, [r7, #12]
341832f0:	681b      	ldr	r3, [r3, #0]
341832f2:	f042 0201 	orr.w	r2, r2, #1
341832f6:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
341832f8:	2300      	movs	r3, #0
341832fa:	e007      	b.n	3418330c <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
341832fc:	68fb      	ldr	r3, [r7, #12]
341832fe:	2240      	movs	r2, #64	@ 0x40
34183300:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
34183302:	68fb      	ldr	r3, [r7, #12]
34183304:	2200      	movs	r2, #0
34183306:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
3418330a:	2301      	movs	r3, #1
}
3418330c:	4618      	mov	r0, r3
3418330e:	3710      	adds	r7, #16
34183310:	46bd      	mov	sp, r7
34183312:	bd80      	pop	{r7, pc}

34183314 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
34183314:	b580      	push	{r7, lr}
34183316:	b084      	sub	sp, #16
34183318:	af00      	add	r7, sp, #0
3418331a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
3418331c:	f7ff fb3e 	bl	3418299c <HAL_GetTick>
34183320:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
34183322:	687b      	ldr	r3, [r7, #4]
34183324:	2b00      	cmp	r3, #0
34183326:	d101      	bne.n	3418332c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
34183328:	2301      	movs	r3, #1
3418332a:	e06b      	b.n	34183404 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
3418332c:	687b      	ldr	r3, [r7, #4]
3418332e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34183332:	b2db      	uxtb	r3, r3
34183334:	2b02      	cmp	r3, #2
34183336:	d008      	beq.n	3418334a <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
34183338:	687b      	ldr	r3, [r7, #4]
3418333a:	2220      	movs	r2, #32
3418333c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
3418333e:	687b      	ldr	r3, [r7, #4]
34183340:	2200      	movs	r2, #0
34183342:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
34183346:	2301      	movs	r3, #1
34183348:	e05c      	b.n	34183404 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
3418334a:	687b      	ldr	r3, [r7, #4]
3418334c:	681b      	ldr	r3, [r3, #0]
3418334e:	695a      	ldr	r2, [r3, #20]
34183350:	687b      	ldr	r3, [r7, #4]
34183352:	681b      	ldr	r3, [r3, #0]
34183354:	f042 0204 	orr.w	r2, r2, #4
34183358:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
3418335a:	687b      	ldr	r3, [r7, #4]
3418335c:	2205      	movs	r2, #5
3418335e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
34183362:	e020      	b.n	341833a6 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
34183364:	f7ff fb1a 	bl	3418299c <HAL_GetTick>
34183368:	4602      	mov	r2, r0
3418336a:	68fb      	ldr	r3, [r7, #12]
3418336c:	1ad3      	subs	r3, r2, r3
3418336e:	2b05      	cmp	r3, #5
34183370:	d919      	bls.n	341833a6 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
34183372:	687b      	ldr	r3, [r7, #4]
34183374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34183376:	f043 0210 	orr.w	r2, r3, #16
3418337a:	687b      	ldr	r3, [r7, #4]
3418337c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
3418337e:	687b      	ldr	r3, [r7, #4]
34183380:	2203      	movs	r2, #3
34183382:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
34183386:	687b      	ldr	r3, [r7, #4]
34183388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3418338a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3418338e:	2b00      	cmp	r3, #0
34183390:	d003      	beq.n	3418339a <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
34183392:	687b      	ldr	r3, [r7, #4]
34183394:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34183396:	2201      	movs	r2, #1
34183398:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
3418339a:	687b      	ldr	r3, [r7, #4]
3418339c:	2200      	movs	r2, #0
3418339e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
341833a2:	2301      	movs	r3, #1
341833a4:	e02e      	b.n	34183404 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
341833a6:	687b      	ldr	r3, [r7, #4]
341833a8:	681b      	ldr	r3, [r3, #0]
341833aa:	691b      	ldr	r3, [r3, #16]
341833ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
341833b0:	2b00      	cmp	r3, #0
341833b2:	d0d7      	beq.n	34183364 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
341833b4:	687b      	ldr	r3, [r7, #4]
341833b6:	681b      	ldr	r3, [r3, #0]
341833b8:	695a      	ldr	r2, [r3, #20]
341833ba:	687b      	ldr	r3, [r7, #4]
341833bc:	681b      	ldr	r3, [r3, #0]
341833be:	f042 0202 	orr.w	r2, r2, #2
341833c2:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
341833c4:	687b      	ldr	r3, [r7, #4]
341833c6:	2204      	movs	r2, #4
341833c8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
341833cc:	687b      	ldr	r3, [r7, #4]
341833ce:	681b      	ldr	r3, [r3, #0]
341833d0:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
341833d4:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
341833d6:	687b      	ldr	r3, [r7, #4]
341833d8:	2201      	movs	r2, #1
341833da:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
341833de:	687b      	ldr	r3, [r7, #4]
341833e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
341833e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
341833e6:	2b00      	cmp	r3, #0
341833e8:	d007      	beq.n	341833fa <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
341833ea:	687b      	ldr	r3, [r7, #4]
341833ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341833ee:	2201      	movs	r2, #1
341833f0:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
341833f2:	687b      	ldr	r3, [r7, #4]
341833f4:	681b      	ldr	r3, [r3, #0]
341833f6:	2200      	movs	r2, #0
341833f8:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
341833fa:	687b      	ldr	r3, [r7, #4]
341833fc:	2200      	movs	r2, #0
341833fe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
34183402:	2300      	movs	r3, #0
}
34183404:	4618      	mov	r0, r3
34183406:	3710      	adds	r7, #16
34183408:	46bd      	mov	sp, r7
3418340a:	bd80      	pop	{r7, pc}

3418340c <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
3418340c:	b580      	push	{r7, lr}
3418340e:	b086      	sub	sp, #24
34183410:	af00      	add	r7, sp, #0
34183412:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
34183414:	687b      	ldr	r3, [r7, #4]
34183416:	681b      	ldr	r3, [r3, #0]
34183418:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
3418341c:	f023 030f 	bic.w	r3, r3, #15
34183420:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
34183422:	687b      	ldr	r3, [r7, #4]
34183424:	681b      	ldr	r3, [r3, #0]
34183426:	f3c3 030b 	ubfx	r3, r3, #0, #12
3418342a:	3b50      	subs	r3, #80	@ 0x50
3418342c:	09db      	lsrs	r3, r3, #7
3418342e:	f003 031f 	and.w	r3, r3, #31
34183432:	2201      	movs	r2, #1
34183434:	fa02 f303 	lsl.w	r3, r2, r3
34183438:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
3418343a:	697b      	ldr	r3, [r7, #20]
3418343c:	68db      	ldr	r3, [r3, #12]
3418343e:	693a      	ldr	r2, [r7, #16]
34183440:	4013      	ands	r3, r2
34183442:	60fb      	str	r3, [r7, #12]
#if defined (CPU_IN_SECURE_STATE)
  uint32_t global_active_flag_s = IS_DMA_GLOBAL_ACTIVE_FLAG_S(p_dma_instance, global_it_flag);
34183444:	697b      	ldr	r3, [r7, #20]
34183446:	691b      	ldr	r3, [r3, #16]
34183448:	693a      	ldr	r2, [r7, #16]
3418344a:	4013      	ands	r3, r2
3418344c:	60bb      	str	r3, [r7, #8]
#endif /* CPU_IN_SECURE_STATE */

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (CPU_IN_SECURE_STATE)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
3418344e:	68bb      	ldr	r3, [r7, #8]
34183450:	2b00      	cmp	r3, #0
34183452:	d103      	bne.n	3418345c <HAL_DMA_IRQHandler+0x50>
34183454:	68fb      	ldr	r3, [r7, #12]
34183456:	2b00      	cmp	r3, #0
34183458:	f000 813b 	beq.w	341836d2 <HAL_DMA_IRQHandler+0x2c6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
3418345c:	687b      	ldr	r3, [r7, #4]
3418345e:	681b      	ldr	r3, [r3, #0]
34183460:	691b      	ldr	r3, [r3, #16]
34183462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34183466:	2b00      	cmp	r3, #0
34183468:	d011      	beq.n	3418348e <HAL_DMA_IRQHandler+0x82>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
3418346a:	687b      	ldr	r3, [r7, #4]
3418346c:	681b      	ldr	r3, [r3, #0]
3418346e:	695b      	ldr	r3, [r3, #20]
34183470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34183474:	2b00      	cmp	r3, #0
34183476:	d00a      	beq.n	3418348e <HAL_DMA_IRQHandler+0x82>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
34183478:	687b      	ldr	r3, [r7, #4]
3418347a:	681b      	ldr	r3, [r3, #0]
3418347c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
34183480:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
34183482:	687b      	ldr	r3, [r7, #4]
34183484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34183486:	f043 0201 	orr.w	r2, r3, #1
3418348a:	687b      	ldr	r3, [r7, #4]
3418348c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
3418348e:	687b      	ldr	r3, [r7, #4]
34183490:	681b      	ldr	r3, [r3, #0]
34183492:	691b      	ldr	r3, [r3, #16]
34183494:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34183498:	2b00      	cmp	r3, #0
3418349a:	d011      	beq.n	341834c0 <HAL_DMA_IRQHandler+0xb4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
3418349c:	687b      	ldr	r3, [r7, #4]
3418349e:	681b      	ldr	r3, [r3, #0]
341834a0:	695b      	ldr	r3, [r3, #20]
341834a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
341834a6:	2b00      	cmp	r3, #0
341834a8:	d00a      	beq.n	341834c0 <HAL_DMA_IRQHandler+0xb4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
341834aa:	687b      	ldr	r3, [r7, #4]
341834ac:	681b      	ldr	r3, [r3, #0]
341834ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
341834b2:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
341834b4:	687b      	ldr	r3, [r7, #4]
341834b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
341834b8:	f043 0202 	orr.w	r2, r3, #2
341834bc:	687b      	ldr	r3, [r7, #4]
341834be:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
341834c0:	687b      	ldr	r3, [r7, #4]
341834c2:	681b      	ldr	r3, [r3, #0]
341834c4:	691b      	ldr	r3, [r3, #16]
341834c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
341834ca:	2b00      	cmp	r3, #0
341834cc:	d011      	beq.n	341834f2 <HAL_DMA_IRQHandler+0xe6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
341834ce:	687b      	ldr	r3, [r7, #4]
341834d0:	681b      	ldr	r3, [r3, #0]
341834d2:	695b      	ldr	r3, [r3, #20]
341834d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
341834d8:	2b00      	cmp	r3, #0
341834da:	d00a      	beq.n	341834f2 <HAL_DMA_IRQHandler+0xe6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
341834dc:	687b      	ldr	r3, [r7, #4]
341834de:	681b      	ldr	r3, [r3, #0]
341834e0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
341834e4:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
341834e6:	687b      	ldr	r3, [r7, #4]
341834e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
341834ea:	f043 0204 	orr.w	r2, r3, #4
341834ee:	687b      	ldr	r3, [r7, #4]
341834f0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
341834f2:	687b      	ldr	r3, [r7, #4]
341834f4:	681b      	ldr	r3, [r3, #0]
341834f6:	691b      	ldr	r3, [r3, #16]
341834f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
341834fc:	2b00      	cmp	r3, #0
341834fe:	d011      	beq.n	34183524 <HAL_DMA_IRQHandler+0x118>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
34183500:	687b      	ldr	r3, [r7, #4]
34183502:	681b      	ldr	r3, [r3, #0]
34183504:	695b      	ldr	r3, [r3, #20]
34183506:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
3418350a:	2b00      	cmp	r3, #0
3418350c:	d00a      	beq.n	34183524 <HAL_DMA_IRQHandler+0x118>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
3418350e:	687b      	ldr	r3, [r7, #4]
34183510:	681b      	ldr	r3, [r3, #0]
34183512:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34183516:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
34183518:	687b      	ldr	r3, [r7, #4]
3418351a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418351c:	f043 0208 	orr.w	r2, r3, #8
34183520:	687b      	ldr	r3, [r7, #4]
34183522:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
34183524:	687b      	ldr	r3, [r7, #4]
34183526:	681b      	ldr	r3, [r3, #0]
34183528:	691b      	ldr	r3, [r3, #16]
3418352a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418352e:	2b00      	cmp	r3, #0
34183530:	d013      	beq.n	3418355a <HAL_DMA_IRQHandler+0x14e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
34183532:	687b      	ldr	r3, [r7, #4]
34183534:	681b      	ldr	r3, [r3, #0]
34183536:	695b      	ldr	r3, [r3, #20]
34183538:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418353c:	2b00      	cmp	r3, #0
3418353e:	d00c      	beq.n	3418355a <HAL_DMA_IRQHandler+0x14e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
34183540:	687b      	ldr	r3, [r7, #4]
34183542:	681b      	ldr	r3, [r3, #0]
34183544:	f44f 7200 	mov.w	r2, #512	@ 0x200
34183548:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
3418354a:	687b      	ldr	r3, [r7, #4]
3418354c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
3418354e:	2b00      	cmp	r3, #0
34183550:	d003      	beq.n	3418355a <HAL_DMA_IRQHandler+0x14e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
34183552:	687b      	ldr	r3, [r7, #4]
34183554:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
34183556:	6878      	ldr	r0, [r7, #4]
34183558:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
3418355a:	687b      	ldr	r3, [r7, #4]
3418355c:	681b      	ldr	r3, [r3, #0]
3418355e:	691b      	ldr	r3, [r3, #16]
34183560:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34183564:	2b00      	cmp	r3, #0
34183566:	d04c      	beq.n	34183602 <HAL_DMA_IRQHandler+0x1f6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
34183568:	687b      	ldr	r3, [r7, #4]
3418356a:	681b      	ldr	r3, [r3, #0]
3418356c:	695b      	ldr	r3, [r3, #20]
3418356e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34183572:	2b00      	cmp	r3, #0
34183574:	d045      	beq.n	34183602 <HAL_DMA_IRQHandler+0x1f6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
34183576:	687b      	ldr	r3, [r7, #4]
34183578:	681b      	ldr	r3, [r3, #0]
3418357a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
3418357e:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
34183580:	687b      	ldr	r3, [r7, #4]
34183582:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34183586:	b2db      	uxtb	r3, r3
34183588:	2b04      	cmp	r3, #4
3418358a:	d12e      	bne.n	341835ea <HAL_DMA_IRQHandler+0x1de>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
3418358c:	687b      	ldr	r3, [r7, #4]
3418358e:	681b      	ldr	r3, [r3, #0]
34183590:	695a      	ldr	r2, [r3, #20]
34183592:	687b      	ldr	r3, [r7, #4]
34183594:	681b      	ldr	r3, [r3, #0]
34183596:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
3418359a:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
3418359c:	687b      	ldr	r3, [r7, #4]
3418359e:	681b      	ldr	r3, [r3, #0]
341835a0:	695a      	ldr	r2, [r3, #20]
341835a2:	687b      	ldr	r3, [r7, #4]
341835a4:	681b      	ldr	r3, [r3, #0]
341835a6:	f042 0202 	orr.w	r2, r2, #2
341835aa:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
341835ac:	687b      	ldr	r3, [r7, #4]
341835ae:	2201      	movs	r2, #1
341835b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
341835b4:	687b      	ldr	r3, [r7, #4]
341835b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
341835b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
341835bc:	2b00      	cmp	r3, #0
341835be:	d007      	beq.n	341835d0 <HAL_DMA_IRQHandler+0x1c4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
341835c0:	687b      	ldr	r3, [r7, #4]
341835c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341835c4:	2201      	movs	r2, #1
341835c6:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
341835c8:	687b      	ldr	r3, [r7, #4]
341835ca:	681b      	ldr	r3, [r3, #0]
341835cc:	2200      	movs	r2, #0
341835ce:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
341835d0:	687b      	ldr	r3, [r7, #4]
341835d2:	2200      	movs	r2, #0
341835d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
341835d8:	687b      	ldr	r3, [r7, #4]
341835da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
341835dc:	2b00      	cmp	r3, #0
341835de:	d07a      	beq.n	341836d6 <HAL_DMA_IRQHandler+0x2ca>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
341835e0:	687b      	ldr	r3, [r7, #4]
341835e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
341835e4:	6878      	ldr	r0, [r7, #4]
341835e6:	4798      	blx	r3
        }

        return;
341835e8:	e075      	b.n	341836d6 <HAL_DMA_IRQHandler+0x2ca>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
341835ea:	687b      	ldr	r3, [r7, #4]
341835ec:	2205      	movs	r2, #5
341835ee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
341835f2:	687b      	ldr	r3, [r7, #4]
341835f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
341835f6:	2b00      	cmp	r3, #0
341835f8:	d003      	beq.n	34183602 <HAL_DMA_IRQHandler+0x1f6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
341835fa:	687b      	ldr	r3, [r7, #4]
341835fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
341835fe:	6878      	ldr	r0, [r7, #4]
34183600:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
34183602:	687b      	ldr	r3, [r7, #4]
34183604:	681b      	ldr	r3, [r3, #0]
34183606:	691b      	ldr	r3, [r3, #16]
34183608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3418360c:	2b00      	cmp	r3, #0
3418360e:	d039      	beq.n	34183684 <HAL_DMA_IRQHandler+0x278>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
34183610:	687b      	ldr	r3, [r7, #4]
34183612:	681b      	ldr	r3, [r3, #0]
34183614:	695b      	ldr	r3, [r3, #20]
34183616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3418361a:	2b00      	cmp	r3, #0
3418361c:	d032      	beq.n	34183684 <HAL_DMA_IRQHandler+0x278>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
3418361e:	687b      	ldr	r3, [r7, #4]
34183620:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
34183622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34183626:	2b00      	cmp	r3, #0
34183628:	d012      	beq.n	34183650 <HAL_DMA_IRQHandler+0x244>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
3418362a:	687b      	ldr	r3, [r7, #4]
3418362c:	681b      	ldr	r3, [r3, #0]
3418362e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34183630:	2b00      	cmp	r3, #0
34183632:	d116      	bne.n	34183662 <HAL_DMA_IRQHandler+0x256>
        {
          if (hdma->Instance->CBR1 == 0U)
34183634:	687b      	ldr	r3, [r7, #4]
34183636:	681b      	ldr	r3, [r3, #0]
34183638:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418363a:	2b00      	cmp	r3, #0
3418363c:	d111      	bne.n	34183662 <HAL_DMA_IRQHandler+0x256>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
3418363e:	687b      	ldr	r3, [r7, #4]
34183640:	2201      	movs	r2, #1
34183642:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
34183646:	687b      	ldr	r3, [r7, #4]
34183648:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418364a:	2201      	movs	r2, #1
3418364c:	731a      	strb	r2, [r3, #12]
3418364e:	e008      	b.n	34183662 <HAL_DMA_IRQHandler+0x256>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
34183650:	687b      	ldr	r3, [r7, #4]
34183652:	681b      	ldr	r3, [r3, #0]
34183654:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34183656:	2b00      	cmp	r3, #0
34183658:	d103      	bne.n	34183662 <HAL_DMA_IRQHandler+0x256>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
3418365a:	687b      	ldr	r3, [r7, #4]
3418365c:	2201      	movs	r2, #1
3418365e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
34183662:	687b      	ldr	r3, [r7, #4]
34183664:	681b      	ldr	r3, [r3, #0]
34183666:	f44f 7240 	mov.w	r2, #768	@ 0x300
3418366a:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
3418366c:	687b      	ldr	r3, [r7, #4]
3418366e:	2200      	movs	r2, #0
34183670:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
34183674:	687b      	ldr	r3, [r7, #4]
34183676:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34183678:	2b00      	cmp	r3, #0
3418367a:	d003      	beq.n	34183684 <HAL_DMA_IRQHandler+0x278>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
3418367c:	687b      	ldr	r3, [r7, #4]
3418367e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34183680:	6878      	ldr	r0, [r7, #4]
34183682:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
34183684:	687b      	ldr	r3, [r7, #4]
34183686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34183688:	2b00      	cmp	r3, #0
3418368a:	d025      	beq.n	341836d8 <HAL_DMA_IRQHandler+0x2cc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
3418368c:	687b      	ldr	r3, [r7, #4]
3418368e:	681b      	ldr	r3, [r3, #0]
34183690:	695a      	ldr	r2, [r3, #20]
34183692:	687b      	ldr	r3, [r7, #4]
34183694:	681b      	ldr	r3, [r3, #0]
34183696:	f042 0202 	orr.w	r2, r2, #2
3418369a:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
3418369c:	687b      	ldr	r3, [r7, #4]
3418369e:	2201      	movs	r2, #1
341836a0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
341836a4:	687b      	ldr	r3, [r7, #4]
341836a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
341836a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
341836ac:	2b00      	cmp	r3, #0
341836ae:	d003      	beq.n	341836b8 <HAL_DMA_IRQHandler+0x2ac>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
341836b0:	687b      	ldr	r3, [r7, #4]
341836b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341836b4:	2201      	movs	r2, #1
341836b6:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
341836b8:	687b      	ldr	r3, [r7, #4]
341836ba:	2200      	movs	r2, #0
341836bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
341836c0:	687b      	ldr	r3, [r7, #4]
341836c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
341836c4:	2b00      	cmp	r3, #0
341836c6:	d007      	beq.n	341836d8 <HAL_DMA_IRQHandler+0x2cc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
341836c8:	687b      	ldr	r3, [r7, #4]
341836ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
341836cc:	6878      	ldr	r0, [r7, #4]
341836ce:	4798      	blx	r3
341836d0:	e002      	b.n	341836d8 <HAL_DMA_IRQHandler+0x2cc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
341836d2:	bf00      	nop
341836d4:	e000      	b.n	341836d8 <HAL_DMA_IRQHandler+0x2cc>
        return;
341836d6:	bf00      	nop
    }
  }
}
341836d8:	3718      	adds	r7, #24
341836da:	46bd      	mov	sp, r7
341836dc:	bd80      	pop	{r7, pc}

341836de <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
341836de:	b480      	push	{r7}
341836e0:	b085      	sub	sp, #20
341836e2:	af00      	add	r7, sp, #0
341836e4:	6078      	str	r0, [r7, #4]
341836e6:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
341836e8:	687b      	ldr	r3, [r7, #4]
341836ea:	2b00      	cmp	r3, #0
341836ec:	d101      	bne.n	341836f2 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
341836ee:	2301      	movs	r3, #1
341836f0:	e079      	b.n	341837e6 <HAL_DMA_ConfigChannelAttributes+0x108>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
341836f2:	687b      	ldr	r3, [r7, #4]
341836f4:	681b      	ldr	r3, [r3, #0]
341836f6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
341836fa:	f023 030f 	bic.w	r3, r3, #15
341836fe:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
34183700:	687b      	ldr	r3, [r7, #4]
34183702:	681b      	ldr	r3, [r3, #0]
34183704:	f3c3 030b 	ubfx	r3, r3, #0, #12
34183708:	3b50      	subs	r3, #80	@ 0x50
3418370a:	09db      	lsrs	r3, r3, #7
3418370c:	f003 031f 	and.w	r3, r3, #31
34183710:	2201      	movs	r2, #1
34183712:	fa02 f303 	lsl.w	r3, r2, r3
34183716:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
34183718:	683b      	ldr	r3, [r7, #0]
3418371a:	f003 0310 	and.w	r3, r3, #16
3418371e:	2b00      	cmp	r3, #0
34183720:	d012      	beq.n	34183748 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
34183722:	683b      	ldr	r3, [r7, #0]
34183724:	f003 0311 	and.w	r3, r3, #17
34183728:	2b11      	cmp	r3, #17
3418372a:	d106      	bne.n	3418373a <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
3418372c:	68fb      	ldr	r3, [r7, #12]
3418372e:	685a      	ldr	r2, [r3, #4]
34183730:	68bb      	ldr	r3, [r7, #8]
34183732:	431a      	orrs	r2, r3
34183734:	68fb      	ldr	r3, [r7, #12]
34183736:	605a      	str	r2, [r3, #4]
34183738:	e006      	b.n	34183748 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
3418373a:	68fb      	ldr	r3, [r7, #12]
3418373c:	685a      	ldr	r2, [r3, #4]
3418373e:	68bb      	ldr	r3, [r7, #8]
34183740:	43db      	mvns	r3, r3
34183742:	401a      	ands	r2, r3
34183744:	68fb      	ldr	r3, [r7, #12]
34183746:	605a      	str	r2, [r3, #4]
    }
  }

#if defined (CPU_IN_SECURE_STATE)
  /* Check DMA channel security attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_MASK) == DMA_CHANNEL_ATTR_SEC_MASK)
34183748:	683b      	ldr	r3, [r7, #0]
3418374a:	f003 0320 	and.w	r3, r3, #32
3418374e:	2b00      	cmp	r3, #0
34183750:	d012      	beq.n	34183778 <HAL_DMA_ConfigChannelAttributes+0x9a>
  {
    /* Configure DMA channel security attribute */
    if ((ChannelAttributes & DMA_CHANNEL_SEC) == DMA_CHANNEL_SEC)
34183752:	683b      	ldr	r3, [r7, #0]
34183754:	f003 0322 	and.w	r3, r3, #34	@ 0x22
34183758:	2b22      	cmp	r3, #34	@ 0x22
3418375a:	d106      	bne.n	3418376a <HAL_DMA_ConfigChannelAttributes+0x8c>
    {
      p_dma_instance->SECCFGR |= channel_idx;
3418375c:	68fb      	ldr	r3, [r7, #12]
3418375e:	681a      	ldr	r2, [r3, #0]
34183760:	68bb      	ldr	r3, [r7, #8]
34183762:	431a      	orrs	r2, r3
34183764:	68fb      	ldr	r3, [r7, #12]
34183766:	601a      	str	r2, [r3, #0]
34183768:	e006      	b.n	34183778 <HAL_DMA_ConfigChannelAttributes+0x9a>
    }
    else
    {
      p_dma_instance->SECCFGR &= (~channel_idx);
3418376a:	68fb      	ldr	r3, [r7, #12]
3418376c:	681a      	ldr	r2, [r3, #0]
3418376e:	68bb      	ldr	r3, [r7, #8]
34183770:	43db      	mvns	r3, r3
34183772:	401a      	ands	r2, r3
34183774:	68fb      	ldr	r3, [r7, #12]
34183776:	601a      	str	r2, [r3, #0]
    }
  }

  /* Channel source security attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_SRC_MASK) == DMA_CHANNEL_ATTR_SEC_SRC_MASK)
34183778:	683b      	ldr	r3, [r7, #0]
3418377a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418377e:	2b00      	cmp	r3, #0
34183780:	d015      	beq.n	341837ae <HAL_DMA_ConfigChannelAttributes+0xd0>
  {
    /* Configure DMA channel source security attribute */
    if ((ChannelAttributes & DMA_CHANNEL_SRC_SEC) == DMA_CHANNEL_SRC_SEC)
34183782:	683b      	ldr	r3, [r7, #0]
34183784:	f003 0344 	and.w	r3, r3, #68	@ 0x44
34183788:	2b44      	cmp	r3, #68	@ 0x44
3418378a:	d108      	bne.n	3418379e <HAL_DMA_ConfigChannelAttributes+0xc0>
    {
      hdma->Instance->CTR1 |= DMA_CTR1_SSEC;
3418378c:	687b      	ldr	r3, [r7, #4]
3418378e:	681b      	ldr	r3, [r3, #0]
34183790:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34183792:	687b      	ldr	r3, [r7, #4]
34183794:	681b      	ldr	r3, [r3, #0]
34183796:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
3418379a:	641a      	str	r2, [r3, #64]	@ 0x40
3418379c:	e007      	b.n	341837ae <HAL_DMA_ConfigChannelAttributes+0xd0>
    }
    else
    {
      hdma->Instance->CTR1 &= (~DMA_CTR1_SSEC);
3418379e:	687b      	ldr	r3, [r7, #4]
341837a0:	681b      	ldr	r3, [r3, #0]
341837a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341837a4:	687b      	ldr	r3, [r7, #4]
341837a6:	681b      	ldr	r3, [r3, #0]
341837a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
341837ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Channel destination security attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_DEST_MASK) == DMA_CHANNEL_ATTR_SEC_DEST_MASK)
341837ae:	683b      	ldr	r3, [r7, #0]
341837b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
341837b4:	2b00      	cmp	r3, #0
341837b6:	d015      	beq.n	341837e4 <HAL_DMA_ConfigChannelAttributes+0x106>
  {
    /* Configure DMA channel destination security attribute */
    if ((ChannelAttributes & DMA_CHANNEL_DEST_SEC) == DMA_CHANNEL_DEST_SEC)
341837b8:	683b      	ldr	r3, [r7, #0]
341837ba:	f003 0388 	and.w	r3, r3, #136	@ 0x88
341837be:	2b88      	cmp	r3, #136	@ 0x88
341837c0:	d108      	bne.n	341837d4 <HAL_DMA_ConfigChannelAttributes+0xf6>
    {
      hdma->Instance->CTR1 |= DMA_CTR1_DSEC;
341837c2:	687b      	ldr	r3, [r7, #4]
341837c4:	681b      	ldr	r3, [r3, #0]
341837c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341837c8:	687b      	ldr	r3, [r7, #4]
341837ca:	681b      	ldr	r3, [r3, #0]
341837cc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
341837d0:	641a      	str	r2, [r3, #64]	@ 0x40
341837d2:	e007      	b.n	341837e4 <HAL_DMA_ConfigChannelAttributes+0x106>
    }
    else
    {
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
341837d4:	687b      	ldr	r3, [r7, #4]
341837d6:	681b      	ldr	r3, [r3, #0]
341837d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341837da:	687b      	ldr	r3, [r7, #4]
341837dc:	681b      	ldr	r3, [r3, #0]
341837de:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
341837e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
#endif /* CPU_IN_SECURE_STATE */

  return HAL_OK;
341837e4:	2300      	movs	r3, #0
}
341837e6:	4618      	mov	r0, r3
341837e8:	3714      	adds	r7, #20
341837ea:	46bd      	mov	sp, r7
341837ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341837f0:	4770      	bx	lr

341837f2 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
341837f2:	b480      	push	{r7}
341837f4:	b085      	sub	sp, #20
341837f6:	af00      	add	r7, sp, #0
341837f8:	60f8      	str	r0, [r7, #12]
341837fa:	60b9      	str	r1, [r7, #8]
341837fc:	607a      	str	r2, [r7, #4]
341837fe:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
34183800:	68fb      	ldr	r3, [r7, #12]
34183802:	681b      	ldr	r3, [r3, #0]
34183804:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34183806:	0c1b      	lsrs	r3, r3, #16
34183808:	041b      	lsls	r3, r3, #16
3418380a:	683a      	ldr	r2, [r7, #0]
3418380c:	b291      	uxth	r1, r2
3418380e:	68fa      	ldr	r2, [r7, #12]
34183810:	6812      	ldr	r2, [r2, #0]
34183812:	430b      	orrs	r3, r1
34183814:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
34183816:	68fb      	ldr	r3, [r7, #12]
34183818:	681b      	ldr	r3, [r3, #0]
3418381a:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
3418381e:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
34183820:	68fb      	ldr	r3, [r7, #12]
34183822:	681b      	ldr	r3, [r3, #0]
34183824:	68ba      	ldr	r2, [r7, #8]
34183826:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
34183828:	68fb      	ldr	r3, [r7, #12]
3418382a:	681b      	ldr	r3, [r3, #0]
3418382c:	687a      	ldr	r2, [r7, #4]
3418382e:	651a      	str	r2, [r3, #80]	@ 0x50
}
34183830:	bf00      	nop
34183832:	3714      	adds	r7, #20
34183834:	46bd      	mov	sp, r7
34183836:	f85d 7b04 	ldr.w	r7, [sp], #4
3418383a:	4770      	bx	lr

3418383c <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
3418383c:	b480      	push	{r7}
3418383e:	b085      	sub	sp, #20
34183840:	af00      	add	r7, sp, #0
34183842:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
34183844:	687b      	ldr	r3, [r7, #4]
34183846:	6a1b      	ldr	r3, [r3, #32]
34183848:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
3418384a:	687b      	ldr	r3, [r7, #4]
3418384c:	681b      	ldr	r3, [r3, #0]
3418384e:	695b      	ldr	r3, [r3, #20]
34183850:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
34183854:	687b      	ldr	r3, [r7, #4]
34183856:	681b      	ldr	r3, [r3, #0]
34183858:	68fa      	ldr	r2, [r7, #12]
3418385a:	430a      	orrs	r2, r1
3418385c:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
3418385e:	687b      	ldr	r3, [r7, #4]
34183860:	695a      	ldr	r2, [r3, #20]
34183862:	687b      	ldr	r3, [r7, #4]
34183864:	69db      	ldr	r3, [r3, #28]
34183866:	431a      	orrs	r2, r3
34183868:	687b      	ldr	r3, [r7, #4]
3418386a:	691b      	ldr	r3, [r3, #16]
3418386c:	431a      	orrs	r2, r3
3418386e:	687b      	ldr	r3, [r7, #4]
34183870:	699b      	ldr	r3, [r3, #24]
34183872:	4313      	orrs	r3, r2
34183874:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to HPDMA and GPDMA */
  if ((IS_HPDMA_INSTANCE(hdma->Instance) != 0U) || (IS_GPDMA_INSTANCE(hdma->Instance) != 0U))
34183876:	687b      	ldr	r3, [r7, #4]
34183878:	681b      	ldr	r3, [r3, #0]
3418387a:	4a53      	ldr	r2, [pc, #332]	@ (341839c8 <DMA_Init+0x18c>)
3418387c:	4293      	cmp	r3, r2
3418387e:	f000 80a0 	beq.w	341839c2 <DMA_Init+0x186>
34183882:	687b      	ldr	r3, [r7, #4]
34183884:	681b      	ldr	r3, [r3, #0]
34183886:	4a51      	ldr	r2, [pc, #324]	@ (341839cc <DMA_Init+0x190>)
34183888:	4293      	cmp	r3, r2
3418388a:	f000 809a 	beq.w	341839c2 <DMA_Init+0x186>
3418388e:	687b      	ldr	r3, [r7, #4]
34183890:	681b      	ldr	r3, [r3, #0]
34183892:	4a4f      	ldr	r2, [pc, #316]	@ (341839d0 <DMA_Init+0x194>)
34183894:	4293      	cmp	r3, r2
34183896:	f000 8094 	beq.w	341839c2 <DMA_Init+0x186>
3418389a:	687b      	ldr	r3, [r7, #4]
3418389c:	681b      	ldr	r3, [r3, #0]
3418389e:	4a4d      	ldr	r2, [pc, #308]	@ (341839d4 <DMA_Init+0x198>)
341838a0:	4293      	cmp	r3, r2
341838a2:	f000 808e 	beq.w	341839c2 <DMA_Init+0x186>
341838a6:	687b      	ldr	r3, [r7, #4]
341838a8:	681b      	ldr	r3, [r3, #0]
341838aa:	4a4b      	ldr	r2, [pc, #300]	@ (341839d8 <DMA_Init+0x19c>)
341838ac:	4293      	cmp	r3, r2
341838ae:	f000 8088 	beq.w	341839c2 <DMA_Init+0x186>
341838b2:	687b      	ldr	r3, [r7, #4]
341838b4:	681b      	ldr	r3, [r3, #0]
341838b6:	4a49      	ldr	r2, [pc, #292]	@ (341839dc <DMA_Init+0x1a0>)
341838b8:	4293      	cmp	r3, r2
341838ba:	f000 8082 	beq.w	341839c2 <DMA_Init+0x186>
341838be:	687b      	ldr	r3, [r7, #4]
341838c0:	681b      	ldr	r3, [r3, #0]
341838c2:	4a47      	ldr	r2, [pc, #284]	@ (341839e0 <DMA_Init+0x1a4>)
341838c4:	4293      	cmp	r3, r2
341838c6:	d07c      	beq.n	341839c2 <DMA_Init+0x186>
341838c8:	687b      	ldr	r3, [r7, #4]
341838ca:	681b      	ldr	r3, [r3, #0]
341838cc:	4a45      	ldr	r2, [pc, #276]	@ (341839e4 <DMA_Init+0x1a8>)
341838ce:	4293      	cmp	r3, r2
341838d0:	d077      	beq.n	341839c2 <DMA_Init+0x186>
341838d2:	687b      	ldr	r3, [r7, #4]
341838d4:	681b      	ldr	r3, [r3, #0]
341838d6:	4a44      	ldr	r2, [pc, #272]	@ (341839e8 <DMA_Init+0x1ac>)
341838d8:	4293      	cmp	r3, r2
341838da:	d072      	beq.n	341839c2 <DMA_Init+0x186>
341838dc:	687b      	ldr	r3, [r7, #4]
341838de:	681b      	ldr	r3, [r3, #0]
341838e0:	4a42      	ldr	r2, [pc, #264]	@ (341839ec <DMA_Init+0x1b0>)
341838e2:	4293      	cmp	r3, r2
341838e4:	d06d      	beq.n	341839c2 <DMA_Init+0x186>
341838e6:	687b      	ldr	r3, [r7, #4]
341838e8:	681b      	ldr	r3, [r3, #0]
341838ea:	4a41      	ldr	r2, [pc, #260]	@ (341839f0 <DMA_Init+0x1b4>)
341838ec:	4293      	cmp	r3, r2
341838ee:	d068      	beq.n	341839c2 <DMA_Init+0x186>
341838f0:	687b      	ldr	r3, [r7, #4]
341838f2:	681b      	ldr	r3, [r3, #0]
341838f4:	4a3f      	ldr	r2, [pc, #252]	@ (341839f4 <DMA_Init+0x1b8>)
341838f6:	4293      	cmp	r3, r2
341838f8:	d063      	beq.n	341839c2 <DMA_Init+0x186>
341838fa:	687b      	ldr	r3, [r7, #4]
341838fc:	681b      	ldr	r3, [r3, #0]
341838fe:	4a3e      	ldr	r2, [pc, #248]	@ (341839f8 <DMA_Init+0x1bc>)
34183900:	4293      	cmp	r3, r2
34183902:	d05e      	beq.n	341839c2 <DMA_Init+0x186>
34183904:	687b      	ldr	r3, [r7, #4]
34183906:	681b      	ldr	r3, [r3, #0]
34183908:	4a3c      	ldr	r2, [pc, #240]	@ (341839fc <DMA_Init+0x1c0>)
3418390a:	4293      	cmp	r3, r2
3418390c:	d059      	beq.n	341839c2 <DMA_Init+0x186>
3418390e:	687b      	ldr	r3, [r7, #4]
34183910:	681b      	ldr	r3, [r3, #0]
34183912:	4a3b      	ldr	r2, [pc, #236]	@ (34183a00 <DMA_Init+0x1c4>)
34183914:	4293      	cmp	r3, r2
34183916:	d054      	beq.n	341839c2 <DMA_Init+0x186>
34183918:	687b      	ldr	r3, [r7, #4]
3418391a:	681b      	ldr	r3, [r3, #0]
3418391c:	4a39      	ldr	r2, [pc, #228]	@ (34183a04 <DMA_Init+0x1c8>)
3418391e:	4293      	cmp	r3, r2
34183920:	d04f      	beq.n	341839c2 <DMA_Init+0x186>
34183922:	687b      	ldr	r3, [r7, #4]
34183924:	681b      	ldr	r3, [r3, #0]
34183926:	4a38      	ldr	r2, [pc, #224]	@ (34183a08 <DMA_Init+0x1cc>)
34183928:	4293      	cmp	r3, r2
3418392a:	d04a      	beq.n	341839c2 <DMA_Init+0x186>
3418392c:	687b      	ldr	r3, [r7, #4]
3418392e:	681b      	ldr	r3, [r3, #0]
34183930:	4a36      	ldr	r2, [pc, #216]	@ (34183a0c <DMA_Init+0x1d0>)
34183932:	4293      	cmp	r3, r2
34183934:	d045      	beq.n	341839c2 <DMA_Init+0x186>
34183936:	687b      	ldr	r3, [r7, #4]
34183938:	681b      	ldr	r3, [r3, #0]
3418393a:	4a35      	ldr	r2, [pc, #212]	@ (34183a10 <DMA_Init+0x1d4>)
3418393c:	4293      	cmp	r3, r2
3418393e:	d040      	beq.n	341839c2 <DMA_Init+0x186>
34183940:	687b      	ldr	r3, [r7, #4]
34183942:	681b      	ldr	r3, [r3, #0]
34183944:	4a33      	ldr	r2, [pc, #204]	@ (34183a14 <DMA_Init+0x1d8>)
34183946:	4293      	cmp	r3, r2
34183948:	d03b      	beq.n	341839c2 <DMA_Init+0x186>
3418394a:	687b      	ldr	r3, [r7, #4]
3418394c:	681b      	ldr	r3, [r3, #0]
3418394e:	4a32      	ldr	r2, [pc, #200]	@ (34183a18 <DMA_Init+0x1dc>)
34183950:	4293      	cmp	r3, r2
34183952:	d036      	beq.n	341839c2 <DMA_Init+0x186>
34183954:	687b      	ldr	r3, [r7, #4]
34183956:	681b      	ldr	r3, [r3, #0]
34183958:	4a30      	ldr	r2, [pc, #192]	@ (34183a1c <DMA_Init+0x1e0>)
3418395a:	4293      	cmp	r3, r2
3418395c:	d031      	beq.n	341839c2 <DMA_Init+0x186>
3418395e:	687b      	ldr	r3, [r7, #4]
34183960:	681b      	ldr	r3, [r3, #0]
34183962:	4a2f      	ldr	r2, [pc, #188]	@ (34183a20 <DMA_Init+0x1e4>)
34183964:	4293      	cmp	r3, r2
34183966:	d02c      	beq.n	341839c2 <DMA_Init+0x186>
34183968:	687b      	ldr	r3, [r7, #4]
3418396a:	681b      	ldr	r3, [r3, #0]
3418396c:	4a2d      	ldr	r2, [pc, #180]	@ (34183a24 <DMA_Init+0x1e8>)
3418396e:	4293      	cmp	r3, r2
34183970:	d027      	beq.n	341839c2 <DMA_Init+0x186>
34183972:	687b      	ldr	r3, [r7, #4]
34183974:	681b      	ldr	r3, [r3, #0]
34183976:	4a2c      	ldr	r2, [pc, #176]	@ (34183a28 <DMA_Init+0x1ec>)
34183978:	4293      	cmp	r3, r2
3418397a:	d022      	beq.n	341839c2 <DMA_Init+0x186>
3418397c:	687b      	ldr	r3, [r7, #4]
3418397e:	681b      	ldr	r3, [r3, #0]
34183980:	4a2a      	ldr	r2, [pc, #168]	@ (34183a2c <DMA_Init+0x1f0>)
34183982:	4293      	cmp	r3, r2
34183984:	d01d      	beq.n	341839c2 <DMA_Init+0x186>
34183986:	687b      	ldr	r3, [r7, #4]
34183988:	681b      	ldr	r3, [r3, #0]
3418398a:	4a29      	ldr	r2, [pc, #164]	@ (34183a30 <DMA_Init+0x1f4>)
3418398c:	4293      	cmp	r3, r2
3418398e:	d018      	beq.n	341839c2 <DMA_Init+0x186>
34183990:	687b      	ldr	r3, [r7, #4]
34183992:	681b      	ldr	r3, [r3, #0]
34183994:	4a27      	ldr	r2, [pc, #156]	@ (34183a34 <DMA_Init+0x1f8>)
34183996:	4293      	cmp	r3, r2
34183998:	d013      	beq.n	341839c2 <DMA_Init+0x186>
3418399a:	687b      	ldr	r3, [r7, #4]
3418399c:	681b      	ldr	r3, [r3, #0]
3418399e:	4a26      	ldr	r2, [pc, #152]	@ (34183a38 <DMA_Init+0x1fc>)
341839a0:	4293      	cmp	r3, r2
341839a2:	d00e      	beq.n	341839c2 <DMA_Init+0x186>
341839a4:	687b      	ldr	r3, [r7, #4]
341839a6:	681b      	ldr	r3, [r3, #0]
341839a8:	4a24      	ldr	r2, [pc, #144]	@ (34183a3c <DMA_Init+0x200>)
341839aa:	4293      	cmp	r3, r2
341839ac:	d009      	beq.n	341839c2 <DMA_Init+0x186>
341839ae:	687b      	ldr	r3, [r7, #4]
341839b0:	681b      	ldr	r3, [r3, #0]
341839b2:	4a23      	ldr	r2, [pc, #140]	@ (34183a40 <DMA_Init+0x204>)
341839b4:	4293      	cmp	r3, r2
341839b6:	d004      	beq.n	341839c2 <DMA_Init+0x186>
341839b8:	687b      	ldr	r3, [r7, #4]
341839ba:	681b      	ldr	r3, [r3, #0]
341839bc:	4a21      	ldr	r2, [pc, #132]	@ (34183a44 <DMA_Init+0x208>)
341839be:	4293      	cmp	r3, r2
341839c0:	d142      	bne.n	34183a48 <DMA_Init+0x20c>
341839c2:	2301      	movs	r3, #1
341839c4:	e041      	b.n	34183a4a <DMA_Init+0x20e>
341839c6:	bf00      	nop
341839c8:	58020050 	.word	0x58020050
341839cc:	48020050 	.word	0x48020050
341839d0:	580200d0 	.word	0x580200d0
341839d4:	480200d0 	.word	0x480200d0
341839d8:	58020150 	.word	0x58020150
341839dc:	48020150 	.word	0x48020150
341839e0:	580201d0 	.word	0x580201d0
341839e4:	480201d0 	.word	0x480201d0
341839e8:	58020250 	.word	0x58020250
341839ec:	48020250 	.word	0x48020250
341839f0:	580202d0 	.word	0x580202d0
341839f4:	480202d0 	.word	0x480202d0
341839f8:	58020350 	.word	0x58020350
341839fc:	48020350 	.word	0x48020350
34183a00:	580203d0 	.word	0x580203d0
34183a04:	480203d0 	.word	0x480203d0
34183a08:	58020450 	.word	0x58020450
34183a0c:	48020450 	.word	0x48020450
34183a10:	580204d0 	.word	0x580204d0
34183a14:	480204d0 	.word	0x480204d0
34183a18:	58020550 	.word	0x58020550
34183a1c:	48020550 	.word	0x48020550
34183a20:	580205d0 	.word	0x580205d0
34183a24:	480205d0 	.word	0x480205d0
34183a28:	58020650 	.word	0x58020650
34183a2c:	48020650 	.word	0x48020650
34183a30:	580206d0 	.word	0x580206d0
34183a34:	480206d0 	.word	0x480206d0
34183a38:	58020750 	.word	0x58020750
34183a3c:	48020750 	.word	0x48020750
34183a40:	580207d0 	.word	0x580207d0
34183a44:	480207d0 	.word	0x480207d0
34183a48:	2300      	movs	r3, #0
34183a4a:	2b00      	cmp	r3, #0
34183a4c:	f040 80eb 	bne.w	34183c26 <DMA_Init+0x3ea>
34183a50:	687b      	ldr	r3, [r7, #4]
34183a52:	681b      	ldr	r3, [r3, #0]
34183a54:	4a52      	ldr	r2, [pc, #328]	@ (34183ba0 <DMA_Init+0x364>)
34183a56:	4293      	cmp	r3, r2
34183a58:	f000 80a0 	beq.w	34183b9c <DMA_Init+0x360>
34183a5c:	687b      	ldr	r3, [r7, #4]
34183a5e:	681b      	ldr	r3, [r3, #0]
34183a60:	4a50      	ldr	r2, [pc, #320]	@ (34183ba4 <DMA_Init+0x368>)
34183a62:	4293      	cmp	r3, r2
34183a64:	f000 809a 	beq.w	34183b9c <DMA_Init+0x360>
34183a68:	687b      	ldr	r3, [r7, #4]
34183a6a:	681b      	ldr	r3, [r3, #0]
34183a6c:	4a4e      	ldr	r2, [pc, #312]	@ (34183ba8 <DMA_Init+0x36c>)
34183a6e:	4293      	cmp	r3, r2
34183a70:	f000 8094 	beq.w	34183b9c <DMA_Init+0x360>
34183a74:	687b      	ldr	r3, [r7, #4]
34183a76:	681b      	ldr	r3, [r3, #0]
34183a78:	4a4c      	ldr	r2, [pc, #304]	@ (34183bac <DMA_Init+0x370>)
34183a7a:	4293      	cmp	r3, r2
34183a7c:	f000 808e 	beq.w	34183b9c <DMA_Init+0x360>
34183a80:	687b      	ldr	r3, [r7, #4]
34183a82:	681b      	ldr	r3, [r3, #0]
34183a84:	4a4a      	ldr	r2, [pc, #296]	@ (34183bb0 <DMA_Init+0x374>)
34183a86:	4293      	cmp	r3, r2
34183a88:	f000 8088 	beq.w	34183b9c <DMA_Init+0x360>
34183a8c:	687b      	ldr	r3, [r7, #4]
34183a8e:	681b      	ldr	r3, [r3, #0]
34183a90:	4a48      	ldr	r2, [pc, #288]	@ (34183bb4 <DMA_Init+0x378>)
34183a92:	4293      	cmp	r3, r2
34183a94:	f000 8082 	beq.w	34183b9c <DMA_Init+0x360>
34183a98:	687b      	ldr	r3, [r7, #4]
34183a9a:	681b      	ldr	r3, [r3, #0]
34183a9c:	4a46      	ldr	r2, [pc, #280]	@ (34183bb8 <DMA_Init+0x37c>)
34183a9e:	4293      	cmp	r3, r2
34183aa0:	d07c      	beq.n	34183b9c <DMA_Init+0x360>
34183aa2:	687b      	ldr	r3, [r7, #4]
34183aa4:	681b      	ldr	r3, [r3, #0]
34183aa6:	4a45      	ldr	r2, [pc, #276]	@ (34183bbc <DMA_Init+0x380>)
34183aa8:	4293      	cmp	r3, r2
34183aaa:	d077      	beq.n	34183b9c <DMA_Init+0x360>
34183aac:	687b      	ldr	r3, [r7, #4]
34183aae:	681b      	ldr	r3, [r3, #0]
34183ab0:	4a43      	ldr	r2, [pc, #268]	@ (34183bc0 <DMA_Init+0x384>)
34183ab2:	4293      	cmp	r3, r2
34183ab4:	d072      	beq.n	34183b9c <DMA_Init+0x360>
34183ab6:	687b      	ldr	r3, [r7, #4]
34183ab8:	681b      	ldr	r3, [r3, #0]
34183aba:	4a42      	ldr	r2, [pc, #264]	@ (34183bc4 <DMA_Init+0x388>)
34183abc:	4293      	cmp	r3, r2
34183abe:	d06d      	beq.n	34183b9c <DMA_Init+0x360>
34183ac0:	687b      	ldr	r3, [r7, #4]
34183ac2:	681b      	ldr	r3, [r3, #0]
34183ac4:	4a40      	ldr	r2, [pc, #256]	@ (34183bc8 <DMA_Init+0x38c>)
34183ac6:	4293      	cmp	r3, r2
34183ac8:	d068      	beq.n	34183b9c <DMA_Init+0x360>
34183aca:	687b      	ldr	r3, [r7, #4]
34183acc:	681b      	ldr	r3, [r3, #0]
34183ace:	4a3f      	ldr	r2, [pc, #252]	@ (34183bcc <DMA_Init+0x390>)
34183ad0:	4293      	cmp	r3, r2
34183ad2:	d063      	beq.n	34183b9c <DMA_Init+0x360>
34183ad4:	687b      	ldr	r3, [r7, #4]
34183ad6:	681b      	ldr	r3, [r3, #0]
34183ad8:	4a3d      	ldr	r2, [pc, #244]	@ (34183bd0 <DMA_Init+0x394>)
34183ada:	4293      	cmp	r3, r2
34183adc:	d05e      	beq.n	34183b9c <DMA_Init+0x360>
34183ade:	687b      	ldr	r3, [r7, #4]
34183ae0:	681b      	ldr	r3, [r3, #0]
34183ae2:	4a3c      	ldr	r2, [pc, #240]	@ (34183bd4 <DMA_Init+0x398>)
34183ae4:	4293      	cmp	r3, r2
34183ae6:	d059      	beq.n	34183b9c <DMA_Init+0x360>
34183ae8:	687b      	ldr	r3, [r7, #4]
34183aea:	681b      	ldr	r3, [r3, #0]
34183aec:	4a3a      	ldr	r2, [pc, #232]	@ (34183bd8 <DMA_Init+0x39c>)
34183aee:	4293      	cmp	r3, r2
34183af0:	d054      	beq.n	34183b9c <DMA_Init+0x360>
34183af2:	687b      	ldr	r3, [r7, #4]
34183af4:	681b      	ldr	r3, [r3, #0]
34183af6:	4a39      	ldr	r2, [pc, #228]	@ (34183bdc <DMA_Init+0x3a0>)
34183af8:	4293      	cmp	r3, r2
34183afa:	d04f      	beq.n	34183b9c <DMA_Init+0x360>
34183afc:	687b      	ldr	r3, [r7, #4]
34183afe:	681b      	ldr	r3, [r3, #0]
34183b00:	4a37      	ldr	r2, [pc, #220]	@ (34183be0 <DMA_Init+0x3a4>)
34183b02:	4293      	cmp	r3, r2
34183b04:	d04a      	beq.n	34183b9c <DMA_Init+0x360>
34183b06:	687b      	ldr	r3, [r7, #4]
34183b08:	681b      	ldr	r3, [r3, #0]
34183b0a:	4a36      	ldr	r2, [pc, #216]	@ (34183be4 <DMA_Init+0x3a8>)
34183b0c:	4293      	cmp	r3, r2
34183b0e:	d045      	beq.n	34183b9c <DMA_Init+0x360>
34183b10:	687b      	ldr	r3, [r7, #4]
34183b12:	681b      	ldr	r3, [r3, #0]
34183b14:	4a34      	ldr	r2, [pc, #208]	@ (34183be8 <DMA_Init+0x3ac>)
34183b16:	4293      	cmp	r3, r2
34183b18:	d040      	beq.n	34183b9c <DMA_Init+0x360>
34183b1a:	687b      	ldr	r3, [r7, #4]
34183b1c:	681b      	ldr	r3, [r3, #0]
34183b1e:	4a33      	ldr	r2, [pc, #204]	@ (34183bec <DMA_Init+0x3b0>)
34183b20:	4293      	cmp	r3, r2
34183b22:	d03b      	beq.n	34183b9c <DMA_Init+0x360>
34183b24:	687b      	ldr	r3, [r7, #4]
34183b26:	681b      	ldr	r3, [r3, #0]
34183b28:	4a31      	ldr	r2, [pc, #196]	@ (34183bf0 <DMA_Init+0x3b4>)
34183b2a:	4293      	cmp	r3, r2
34183b2c:	d036      	beq.n	34183b9c <DMA_Init+0x360>
34183b2e:	687b      	ldr	r3, [r7, #4]
34183b30:	681b      	ldr	r3, [r3, #0]
34183b32:	4a30      	ldr	r2, [pc, #192]	@ (34183bf4 <DMA_Init+0x3b8>)
34183b34:	4293      	cmp	r3, r2
34183b36:	d031      	beq.n	34183b9c <DMA_Init+0x360>
34183b38:	687b      	ldr	r3, [r7, #4]
34183b3a:	681b      	ldr	r3, [r3, #0]
34183b3c:	4a2e      	ldr	r2, [pc, #184]	@ (34183bf8 <DMA_Init+0x3bc>)
34183b3e:	4293      	cmp	r3, r2
34183b40:	d02c      	beq.n	34183b9c <DMA_Init+0x360>
34183b42:	687b      	ldr	r3, [r7, #4]
34183b44:	681b      	ldr	r3, [r3, #0]
34183b46:	4a2d      	ldr	r2, [pc, #180]	@ (34183bfc <DMA_Init+0x3c0>)
34183b48:	4293      	cmp	r3, r2
34183b4a:	d027      	beq.n	34183b9c <DMA_Init+0x360>
34183b4c:	687b      	ldr	r3, [r7, #4]
34183b4e:	681b      	ldr	r3, [r3, #0]
34183b50:	4a2b      	ldr	r2, [pc, #172]	@ (34183c00 <DMA_Init+0x3c4>)
34183b52:	4293      	cmp	r3, r2
34183b54:	d022      	beq.n	34183b9c <DMA_Init+0x360>
34183b56:	687b      	ldr	r3, [r7, #4]
34183b58:	681b      	ldr	r3, [r3, #0]
34183b5a:	4a2a      	ldr	r2, [pc, #168]	@ (34183c04 <DMA_Init+0x3c8>)
34183b5c:	4293      	cmp	r3, r2
34183b5e:	d01d      	beq.n	34183b9c <DMA_Init+0x360>
34183b60:	687b      	ldr	r3, [r7, #4]
34183b62:	681b      	ldr	r3, [r3, #0]
34183b64:	4a28      	ldr	r2, [pc, #160]	@ (34183c08 <DMA_Init+0x3cc>)
34183b66:	4293      	cmp	r3, r2
34183b68:	d018      	beq.n	34183b9c <DMA_Init+0x360>
34183b6a:	687b      	ldr	r3, [r7, #4]
34183b6c:	681b      	ldr	r3, [r3, #0]
34183b6e:	4a27      	ldr	r2, [pc, #156]	@ (34183c0c <DMA_Init+0x3d0>)
34183b70:	4293      	cmp	r3, r2
34183b72:	d013      	beq.n	34183b9c <DMA_Init+0x360>
34183b74:	687b      	ldr	r3, [r7, #4]
34183b76:	681b      	ldr	r3, [r3, #0]
34183b78:	4a25      	ldr	r2, [pc, #148]	@ (34183c10 <DMA_Init+0x3d4>)
34183b7a:	4293      	cmp	r3, r2
34183b7c:	d00e      	beq.n	34183b9c <DMA_Init+0x360>
34183b7e:	687b      	ldr	r3, [r7, #4]
34183b80:	681b      	ldr	r3, [r3, #0]
34183b82:	4a24      	ldr	r2, [pc, #144]	@ (34183c14 <DMA_Init+0x3d8>)
34183b84:	4293      	cmp	r3, r2
34183b86:	d009      	beq.n	34183b9c <DMA_Init+0x360>
34183b88:	687b      	ldr	r3, [r7, #4]
34183b8a:	681b      	ldr	r3, [r3, #0]
34183b8c:	4a22      	ldr	r2, [pc, #136]	@ (34183c18 <DMA_Init+0x3dc>)
34183b8e:	4293      	cmp	r3, r2
34183b90:	d004      	beq.n	34183b9c <DMA_Init+0x360>
34183b92:	687b      	ldr	r3, [r7, #4]
34183b94:	681b      	ldr	r3, [r3, #0]
34183b96:	4a21      	ldr	r2, [pc, #132]	@ (34183c1c <DMA_Init+0x3e0>)
34183b98:	4293      	cmp	r3, r2
34183b9a:	d141      	bne.n	34183c20 <DMA_Init+0x3e4>
34183b9c:	2301      	movs	r3, #1
34183b9e:	e040      	b.n	34183c22 <DMA_Init+0x3e6>
34183ba0:	50021050 	.word	0x50021050
34183ba4:	40021050 	.word	0x40021050
34183ba8:	500210d0 	.word	0x500210d0
34183bac:	400210d0 	.word	0x400210d0
34183bb0:	50021150 	.word	0x50021150
34183bb4:	40021150 	.word	0x40021150
34183bb8:	500211d0 	.word	0x500211d0
34183bbc:	400211d0 	.word	0x400211d0
34183bc0:	50021250 	.word	0x50021250
34183bc4:	40021250 	.word	0x40021250
34183bc8:	500212d0 	.word	0x500212d0
34183bcc:	400212d0 	.word	0x400212d0
34183bd0:	50021350 	.word	0x50021350
34183bd4:	40021350 	.word	0x40021350
34183bd8:	500213d0 	.word	0x500213d0
34183bdc:	400213d0 	.word	0x400213d0
34183be0:	50021450 	.word	0x50021450
34183be4:	40021450 	.word	0x40021450
34183be8:	500214d0 	.word	0x500214d0
34183bec:	400214d0 	.word	0x400214d0
34183bf0:	50021550 	.word	0x50021550
34183bf4:	40021550 	.word	0x40021550
34183bf8:	500215d0 	.word	0x500215d0
34183bfc:	400215d0 	.word	0x400215d0
34183c00:	50021650 	.word	0x50021650
34183c04:	40021650 	.word	0x40021650
34183c08:	500216d0 	.word	0x500216d0
34183c0c:	400216d0 	.word	0x400216d0
34183c10:	50021750 	.word	0x50021750
34183c14:	40021750 	.word	0x40021750
34183c18:	500217d0 	.word	0x500217d0
34183c1c:	400217d0 	.word	0x400217d0
34183c20:	2300      	movs	r3, #0
34183c22:	2b00      	cmp	r3, #0
34183c24:	d012      	beq.n	34183c4c <DMA_Init+0x410>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
34183c26:	687b      	ldr	r3, [r7, #4]
34183c28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
34183c2a:	687b      	ldr	r3, [r7, #4]
34183c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34183c2e:	3b01      	subs	r3, #1
34183c30:	051b      	lsls	r3, r3, #20
34183c32:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
34183c36:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
34183c38:	687b      	ldr	r3, [r7, #4]
34183c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183c3c:	3b01      	subs	r3, #1
34183c3e:	011b      	lsls	r3, r3, #4
34183c40:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
34183c44:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
34183c46:	68fa      	ldr	r2, [r7, #12]
34183c48:	4313      	orrs	r3, r2
34183c4a:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
34183c4c:	687b      	ldr	r3, [r7, #4]
34183c4e:	681b      	ldr	r3, [r3, #0]
34183c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34183c52:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
34183c56:	687b      	ldr	r3, [r7, #4]
34183c58:	681b      	ldr	r3, [r3, #0]
34183c5a:	68fa      	ldr	r2, [r7, #12]
34183c5c:	430a      	orrs	r2, r1
34183c5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
34183c60:	687b      	ldr	r3, [r7, #4]
34183c62:	689a      	ldr	r2, [r3, #8]
34183c64:	687b      	ldr	r3, [r7, #4]
34183c66:	685b      	ldr	r3, [r3, #4]
34183c68:	b2db      	uxtb	r3, r3
34183c6a:	431a      	orrs	r2, r3
34183c6c:	687b      	ldr	r3, [r7, #4]
34183c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34183c70:	4313      	orrs	r3, r2
34183c72:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
34183c74:	687b      	ldr	r3, [r7, #4]
34183c76:	68db      	ldr	r3, [r3, #12]
34183c78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34183c7c:	f040 81dc 	bne.w	34184038 <DMA_Init+0x7fc>
  {
    if ((IS_HPDMA_INSTANCE(hdma->Instance) != 0U) || (IS_GPDMA_INSTANCE(hdma->Instance) != 0U))
34183c80:	687b      	ldr	r3, [r7, #4]
34183c82:	681b      	ldr	r3, [r3, #0]
34183c84:	4a52      	ldr	r2, [pc, #328]	@ (34183dd0 <DMA_Init+0x594>)
34183c86:	4293      	cmp	r3, r2
34183c88:	f000 80a0 	beq.w	34183dcc <DMA_Init+0x590>
34183c8c:	687b      	ldr	r3, [r7, #4]
34183c8e:	681b      	ldr	r3, [r3, #0]
34183c90:	4a50      	ldr	r2, [pc, #320]	@ (34183dd4 <DMA_Init+0x598>)
34183c92:	4293      	cmp	r3, r2
34183c94:	f000 809a 	beq.w	34183dcc <DMA_Init+0x590>
34183c98:	687b      	ldr	r3, [r7, #4]
34183c9a:	681b      	ldr	r3, [r3, #0]
34183c9c:	4a4e      	ldr	r2, [pc, #312]	@ (34183dd8 <DMA_Init+0x59c>)
34183c9e:	4293      	cmp	r3, r2
34183ca0:	f000 8094 	beq.w	34183dcc <DMA_Init+0x590>
34183ca4:	687b      	ldr	r3, [r7, #4]
34183ca6:	681b      	ldr	r3, [r3, #0]
34183ca8:	4a4c      	ldr	r2, [pc, #304]	@ (34183ddc <DMA_Init+0x5a0>)
34183caa:	4293      	cmp	r3, r2
34183cac:	f000 808e 	beq.w	34183dcc <DMA_Init+0x590>
34183cb0:	687b      	ldr	r3, [r7, #4]
34183cb2:	681b      	ldr	r3, [r3, #0]
34183cb4:	4a4a      	ldr	r2, [pc, #296]	@ (34183de0 <DMA_Init+0x5a4>)
34183cb6:	4293      	cmp	r3, r2
34183cb8:	f000 8088 	beq.w	34183dcc <DMA_Init+0x590>
34183cbc:	687b      	ldr	r3, [r7, #4]
34183cbe:	681b      	ldr	r3, [r3, #0]
34183cc0:	4a48      	ldr	r2, [pc, #288]	@ (34183de4 <DMA_Init+0x5a8>)
34183cc2:	4293      	cmp	r3, r2
34183cc4:	f000 8082 	beq.w	34183dcc <DMA_Init+0x590>
34183cc8:	687b      	ldr	r3, [r7, #4]
34183cca:	681b      	ldr	r3, [r3, #0]
34183ccc:	4a46      	ldr	r2, [pc, #280]	@ (34183de8 <DMA_Init+0x5ac>)
34183cce:	4293      	cmp	r3, r2
34183cd0:	d07c      	beq.n	34183dcc <DMA_Init+0x590>
34183cd2:	687b      	ldr	r3, [r7, #4]
34183cd4:	681b      	ldr	r3, [r3, #0]
34183cd6:	4a45      	ldr	r2, [pc, #276]	@ (34183dec <DMA_Init+0x5b0>)
34183cd8:	4293      	cmp	r3, r2
34183cda:	d077      	beq.n	34183dcc <DMA_Init+0x590>
34183cdc:	687b      	ldr	r3, [r7, #4]
34183cde:	681b      	ldr	r3, [r3, #0]
34183ce0:	4a43      	ldr	r2, [pc, #268]	@ (34183df0 <DMA_Init+0x5b4>)
34183ce2:	4293      	cmp	r3, r2
34183ce4:	d072      	beq.n	34183dcc <DMA_Init+0x590>
34183ce6:	687b      	ldr	r3, [r7, #4]
34183ce8:	681b      	ldr	r3, [r3, #0]
34183cea:	4a42      	ldr	r2, [pc, #264]	@ (34183df4 <DMA_Init+0x5b8>)
34183cec:	4293      	cmp	r3, r2
34183cee:	d06d      	beq.n	34183dcc <DMA_Init+0x590>
34183cf0:	687b      	ldr	r3, [r7, #4]
34183cf2:	681b      	ldr	r3, [r3, #0]
34183cf4:	4a40      	ldr	r2, [pc, #256]	@ (34183df8 <DMA_Init+0x5bc>)
34183cf6:	4293      	cmp	r3, r2
34183cf8:	d068      	beq.n	34183dcc <DMA_Init+0x590>
34183cfa:	687b      	ldr	r3, [r7, #4]
34183cfc:	681b      	ldr	r3, [r3, #0]
34183cfe:	4a3f      	ldr	r2, [pc, #252]	@ (34183dfc <DMA_Init+0x5c0>)
34183d00:	4293      	cmp	r3, r2
34183d02:	d063      	beq.n	34183dcc <DMA_Init+0x590>
34183d04:	687b      	ldr	r3, [r7, #4]
34183d06:	681b      	ldr	r3, [r3, #0]
34183d08:	4a3d      	ldr	r2, [pc, #244]	@ (34183e00 <DMA_Init+0x5c4>)
34183d0a:	4293      	cmp	r3, r2
34183d0c:	d05e      	beq.n	34183dcc <DMA_Init+0x590>
34183d0e:	687b      	ldr	r3, [r7, #4]
34183d10:	681b      	ldr	r3, [r3, #0]
34183d12:	4a3c      	ldr	r2, [pc, #240]	@ (34183e04 <DMA_Init+0x5c8>)
34183d14:	4293      	cmp	r3, r2
34183d16:	d059      	beq.n	34183dcc <DMA_Init+0x590>
34183d18:	687b      	ldr	r3, [r7, #4]
34183d1a:	681b      	ldr	r3, [r3, #0]
34183d1c:	4a3a      	ldr	r2, [pc, #232]	@ (34183e08 <DMA_Init+0x5cc>)
34183d1e:	4293      	cmp	r3, r2
34183d20:	d054      	beq.n	34183dcc <DMA_Init+0x590>
34183d22:	687b      	ldr	r3, [r7, #4]
34183d24:	681b      	ldr	r3, [r3, #0]
34183d26:	4a39      	ldr	r2, [pc, #228]	@ (34183e0c <DMA_Init+0x5d0>)
34183d28:	4293      	cmp	r3, r2
34183d2a:	d04f      	beq.n	34183dcc <DMA_Init+0x590>
34183d2c:	687b      	ldr	r3, [r7, #4]
34183d2e:	681b      	ldr	r3, [r3, #0]
34183d30:	4a37      	ldr	r2, [pc, #220]	@ (34183e10 <DMA_Init+0x5d4>)
34183d32:	4293      	cmp	r3, r2
34183d34:	d04a      	beq.n	34183dcc <DMA_Init+0x590>
34183d36:	687b      	ldr	r3, [r7, #4]
34183d38:	681b      	ldr	r3, [r3, #0]
34183d3a:	4a36      	ldr	r2, [pc, #216]	@ (34183e14 <DMA_Init+0x5d8>)
34183d3c:	4293      	cmp	r3, r2
34183d3e:	d045      	beq.n	34183dcc <DMA_Init+0x590>
34183d40:	687b      	ldr	r3, [r7, #4]
34183d42:	681b      	ldr	r3, [r3, #0]
34183d44:	4a34      	ldr	r2, [pc, #208]	@ (34183e18 <DMA_Init+0x5dc>)
34183d46:	4293      	cmp	r3, r2
34183d48:	d040      	beq.n	34183dcc <DMA_Init+0x590>
34183d4a:	687b      	ldr	r3, [r7, #4]
34183d4c:	681b      	ldr	r3, [r3, #0]
34183d4e:	4a33      	ldr	r2, [pc, #204]	@ (34183e1c <DMA_Init+0x5e0>)
34183d50:	4293      	cmp	r3, r2
34183d52:	d03b      	beq.n	34183dcc <DMA_Init+0x590>
34183d54:	687b      	ldr	r3, [r7, #4]
34183d56:	681b      	ldr	r3, [r3, #0]
34183d58:	4a31      	ldr	r2, [pc, #196]	@ (34183e20 <DMA_Init+0x5e4>)
34183d5a:	4293      	cmp	r3, r2
34183d5c:	d036      	beq.n	34183dcc <DMA_Init+0x590>
34183d5e:	687b      	ldr	r3, [r7, #4]
34183d60:	681b      	ldr	r3, [r3, #0]
34183d62:	4a30      	ldr	r2, [pc, #192]	@ (34183e24 <DMA_Init+0x5e8>)
34183d64:	4293      	cmp	r3, r2
34183d66:	d031      	beq.n	34183dcc <DMA_Init+0x590>
34183d68:	687b      	ldr	r3, [r7, #4]
34183d6a:	681b      	ldr	r3, [r3, #0]
34183d6c:	4a2e      	ldr	r2, [pc, #184]	@ (34183e28 <DMA_Init+0x5ec>)
34183d6e:	4293      	cmp	r3, r2
34183d70:	d02c      	beq.n	34183dcc <DMA_Init+0x590>
34183d72:	687b      	ldr	r3, [r7, #4]
34183d74:	681b      	ldr	r3, [r3, #0]
34183d76:	4a2d      	ldr	r2, [pc, #180]	@ (34183e2c <DMA_Init+0x5f0>)
34183d78:	4293      	cmp	r3, r2
34183d7a:	d027      	beq.n	34183dcc <DMA_Init+0x590>
34183d7c:	687b      	ldr	r3, [r7, #4]
34183d7e:	681b      	ldr	r3, [r3, #0]
34183d80:	4a2b      	ldr	r2, [pc, #172]	@ (34183e30 <DMA_Init+0x5f4>)
34183d82:	4293      	cmp	r3, r2
34183d84:	d022      	beq.n	34183dcc <DMA_Init+0x590>
34183d86:	687b      	ldr	r3, [r7, #4]
34183d88:	681b      	ldr	r3, [r3, #0]
34183d8a:	4a2a      	ldr	r2, [pc, #168]	@ (34183e34 <DMA_Init+0x5f8>)
34183d8c:	4293      	cmp	r3, r2
34183d8e:	d01d      	beq.n	34183dcc <DMA_Init+0x590>
34183d90:	687b      	ldr	r3, [r7, #4]
34183d92:	681b      	ldr	r3, [r3, #0]
34183d94:	4a28      	ldr	r2, [pc, #160]	@ (34183e38 <DMA_Init+0x5fc>)
34183d96:	4293      	cmp	r3, r2
34183d98:	d018      	beq.n	34183dcc <DMA_Init+0x590>
34183d9a:	687b      	ldr	r3, [r7, #4]
34183d9c:	681b      	ldr	r3, [r3, #0]
34183d9e:	4a27      	ldr	r2, [pc, #156]	@ (34183e3c <DMA_Init+0x600>)
34183da0:	4293      	cmp	r3, r2
34183da2:	d013      	beq.n	34183dcc <DMA_Init+0x590>
34183da4:	687b      	ldr	r3, [r7, #4]
34183da6:	681b      	ldr	r3, [r3, #0]
34183da8:	4a25      	ldr	r2, [pc, #148]	@ (34183e40 <DMA_Init+0x604>)
34183daa:	4293      	cmp	r3, r2
34183dac:	d00e      	beq.n	34183dcc <DMA_Init+0x590>
34183dae:	687b      	ldr	r3, [r7, #4]
34183db0:	681b      	ldr	r3, [r3, #0]
34183db2:	4a24      	ldr	r2, [pc, #144]	@ (34183e44 <DMA_Init+0x608>)
34183db4:	4293      	cmp	r3, r2
34183db6:	d009      	beq.n	34183dcc <DMA_Init+0x590>
34183db8:	687b      	ldr	r3, [r7, #4]
34183dba:	681b      	ldr	r3, [r3, #0]
34183dbc:	4a22      	ldr	r2, [pc, #136]	@ (34183e48 <DMA_Init+0x60c>)
34183dbe:	4293      	cmp	r3, r2
34183dc0:	d004      	beq.n	34183dcc <DMA_Init+0x590>
34183dc2:	687b      	ldr	r3, [r7, #4]
34183dc4:	681b      	ldr	r3, [r3, #0]
34183dc6:	4a21      	ldr	r2, [pc, #132]	@ (34183e4c <DMA_Init+0x610>)
34183dc8:	4293      	cmp	r3, r2
34183dca:	d141      	bne.n	34183e50 <DMA_Init+0x614>
34183dcc:	2301      	movs	r3, #1
34183dce:	e040      	b.n	34183e52 <DMA_Init+0x616>
34183dd0:	58020050 	.word	0x58020050
34183dd4:	48020050 	.word	0x48020050
34183dd8:	580200d0 	.word	0x580200d0
34183ddc:	480200d0 	.word	0x480200d0
34183de0:	58020150 	.word	0x58020150
34183de4:	48020150 	.word	0x48020150
34183de8:	580201d0 	.word	0x580201d0
34183dec:	480201d0 	.word	0x480201d0
34183df0:	58020250 	.word	0x58020250
34183df4:	48020250 	.word	0x48020250
34183df8:	580202d0 	.word	0x580202d0
34183dfc:	480202d0 	.word	0x480202d0
34183e00:	58020350 	.word	0x58020350
34183e04:	48020350 	.word	0x48020350
34183e08:	580203d0 	.word	0x580203d0
34183e0c:	480203d0 	.word	0x480203d0
34183e10:	58020450 	.word	0x58020450
34183e14:	48020450 	.word	0x48020450
34183e18:	580204d0 	.word	0x580204d0
34183e1c:	480204d0 	.word	0x480204d0
34183e20:	58020550 	.word	0x58020550
34183e24:	48020550 	.word	0x48020550
34183e28:	580205d0 	.word	0x580205d0
34183e2c:	480205d0 	.word	0x480205d0
34183e30:	58020650 	.word	0x58020650
34183e34:	48020650 	.word	0x48020650
34183e38:	580206d0 	.word	0x580206d0
34183e3c:	480206d0 	.word	0x480206d0
34183e40:	58020750 	.word	0x58020750
34183e44:	48020750 	.word	0x48020750
34183e48:	580207d0 	.word	0x580207d0
34183e4c:	480207d0 	.word	0x480207d0
34183e50:	2300      	movs	r3, #0
34183e52:	2b00      	cmp	r3, #0
34183e54:	f040 80ab 	bne.w	34183fae <DMA_Init+0x772>
34183e58:	687b      	ldr	r3, [r7, #4]
34183e5a:	681b      	ldr	r3, [r3, #0]
34183e5c:	4a56      	ldr	r2, [pc, #344]	@ (34183fb8 <DMA_Init+0x77c>)
34183e5e:	4293      	cmp	r3, r2
34183e60:	f000 80a0 	beq.w	34183fa4 <DMA_Init+0x768>
34183e64:	687b      	ldr	r3, [r7, #4]
34183e66:	681b      	ldr	r3, [r3, #0]
34183e68:	4a54      	ldr	r2, [pc, #336]	@ (34183fbc <DMA_Init+0x780>)
34183e6a:	4293      	cmp	r3, r2
34183e6c:	f000 809a 	beq.w	34183fa4 <DMA_Init+0x768>
34183e70:	687b      	ldr	r3, [r7, #4]
34183e72:	681b      	ldr	r3, [r3, #0]
34183e74:	4a52      	ldr	r2, [pc, #328]	@ (34183fc0 <DMA_Init+0x784>)
34183e76:	4293      	cmp	r3, r2
34183e78:	f000 8094 	beq.w	34183fa4 <DMA_Init+0x768>
34183e7c:	687b      	ldr	r3, [r7, #4]
34183e7e:	681b      	ldr	r3, [r3, #0]
34183e80:	4a50      	ldr	r2, [pc, #320]	@ (34183fc4 <DMA_Init+0x788>)
34183e82:	4293      	cmp	r3, r2
34183e84:	f000 808e 	beq.w	34183fa4 <DMA_Init+0x768>
34183e88:	687b      	ldr	r3, [r7, #4]
34183e8a:	681b      	ldr	r3, [r3, #0]
34183e8c:	4a4e      	ldr	r2, [pc, #312]	@ (34183fc8 <DMA_Init+0x78c>)
34183e8e:	4293      	cmp	r3, r2
34183e90:	f000 8088 	beq.w	34183fa4 <DMA_Init+0x768>
34183e94:	687b      	ldr	r3, [r7, #4]
34183e96:	681b      	ldr	r3, [r3, #0]
34183e98:	4a4c      	ldr	r2, [pc, #304]	@ (34183fcc <DMA_Init+0x790>)
34183e9a:	4293      	cmp	r3, r2
34183e9c:	f000 8082 	beq.w	34183fa4 <DMA_Init+0x768>
34183ea0:	687b      	ldr	r3, [r7, #4]
34183ea2:	681b      	ldr	r3, [r3, #0]
34183ea4:	4a4a      	ldr	r2, [pc, #296]	@ (34183fd0 <DMA_Init+0x794>)
34183ea6:	4293      	cmp	r3, r2
34183ea8:	d07c      	beq.n	34183fa4 <DMA_Init+0x768>
34183eaa:	687b      	ldr	r3, [r7, #4]
34183eac:	681b      	ldr	r3, [r3, #0]
34183eae:	4a49      	ldr	r2, [pc, #292]	@ (34183fd4 <DMA_Init+0x798>)
34183eb0:	4293      	cmp	r3, r2
34183eb2:	d077      	beq.n	34183fa4 <DMA_Init+0x768>
34183eb4:	687b      	ldr	r3, [r7, #4]
34183eb6:	681b      	ldr	r3, [r3, #0]
34183eb8:	4a47      	ldr	r2, [pc, #284]	@ (34183fd8 <DMA_Init+0x79c>)
34183eba:	4293      	cmp	r3, r2
34183ebc:	d072      	beq.n	34183fa4 <DMA_Init+0x768>
34183ebe:	687b      	ldr	r3, [r7, #4]
34183ec0:	681b      	ldr	r3, [r3, #0]
34183ec2:	4a46      	ldr	r2, [pc, #280]	@ (34183fdc <DMA_Init+0x7a0>)
34183ec4:	4293      	cmp	r3, r2
34183ec6:	d06d      	beq.n	34183fa4 <DMA_Init+0x768>
34183ec8:	687b      	ldr	r3, [r7, #4]
34183eca:	681b      	ldr	r3, [r3, #0]
34183ecc:	4a44      	ldr	r2, [pc, #272]	@ (34183fe0 <DMA_Init+0x7a4>)
34183ece:	4293      	cmp	r3, r2
34183ed0:	d068      	beq.n	34183fa4 <DMA_Init+0x768>
34183ed2:	687b      	ldr	r3, [r7, #4]
34183ed4:	681b      	ldr	r3, [r3, #0]
34183ed6:	4a43      	ldr	r2, [pc, #268]	@ (34183fe4 <DMA_Init+0x7a8>)
34183ed8:	4293      	cmp	r3, r2
34183eda:	d063      	beq.n	34183fa4 <DMA_Init+0x768>
34183edc:	687b      	ldr	r3, [r7, #4]
34183ede:	681b      	ldr	r3, [r3, #0]
34183ee0:	4a41      	ldr	r2, [pc, #260]	@ (34183fe8 <DMA_Init+0x7ac>)
34183ee2:	4293      	cmp	r3, r2
34183ee4:	d05e      	beq.n	34183fa4 <DMA_Init+0x768>
34183ee6:	687b      	ldr	r3, [r7, #4]
34183ee8:	681b      	ldr	r3, [r3, #0]
34183eea:	4a40      	ldr	r2, [pc, #256]	@ (34183fec <DMA_Init+0x7b0>)
34183eec:	4293      	cmp	r3, r2
34183eee:	d059      	beq.n	34183fa4 <DMA_Init+0x768>
34183ef0:	687b      	ldr	r3, [r7, #4]
34183ef2:	681b      	ldr	r3, [r3, #0]
34183ef4:	4a3e      	ldr	r2, [pc, #248]	@ (34183ff0 <DMA_Init+0x7b4>)
34183ef6:	4293      	cmp	r3, r2
34183ef8:	d054      	beq.n	34183fa4 <DMA_Init+0x768>
34183efa:	687b      	ldr	r3, [r7, #4]
34183efc:	681b      	ldr	r3, [r3, #0]
34183efe:	4a3d      	ldr	r2, [pc, #244]	@ (34183ff4 <DMA_Init+0x7b8>)
34183f00:	4293      	cmp	r3, r2
34183f02:	d04f      	beq.n	34183fa4 <DMA_Init+0x768>
34183f04:	687b      	ldr	r3, [r7, #4]
34183f06:	681b      	ldr	r3, [r3, #0]
34183f08:	4a3b      	ldr	r2, [pc, #236]	@ (34183ff8 <DMA_Init+0x7bc>)
34183f0a:	4293      	cmp	r3, r2
34183f0c:	d04a      	beq.n	34183fa4 <DMA_Init+0x768>
34183f0e:	687b      	ldr	r3, [r7, #4]
34183f10:	681b      	ldr	r3, [r3, #0]
34183f12:	4a3a      	ldr	r2, [pc, #232]	@ (34183ffc <DMA_Init+0x7c0>)
34183f14:	4293      	cmp	r3, r2
34183f16:	d045      	beq.n	34183fa4 <DMA_Init+0x768>
34183f18:	687b      	ldr	r3, [r7, #4]
34183f1a:	681b      	ldr	r3, [r3, #0]
34183f1c:	4a38      	ldr	r2, [pc, #224]	@ (34184000 <DMA_Init+0x7c4>)
34183f1e:	4293      	cmp	r3, r2
34183f20:	d040      	beq.n	34183fa4 <DMA_Init+0x768>
34183f22:	687b      	ldr	r3, [r7, #4]
34183f24:	681b      	ldr	r3, [r3, #0]
34183f26:	4a37      	ldr	r2, [pc, #220]	@ (34184004 <DMA_Init+0x7c8>)
34183f28:	4293      	cmp	r3, r2
34183f2a:	d03b      	beq.n	34183fa4 <DMA_Init+0x768>
34183f2c:	687b      	ldr	r3, [r7, #4]
34183f2e:	681b      	ldr	r3, [r3, #0]
34183f30:	4a35      	ldr	r2, [pc, #212]	@ (34184008 <DMA_Init+0x7cc>)
34183f32:	4293      	cmp	r3, r2
34183f34:	d036      	beq.n	34183fa4 <DMA_Init+0x768>
34183f36:	687b      	ldr	r3, [r7, #4]
34183f38:	681b      	ldr	r3, [r3, #0]
34183f3a:	4a34      	ldr	r2, [pc, #208]	@ (3418400c <DMA_Init+0x7d0>)
34183f3c:	4293      	cmp	r3, r2
34183f3e:	d031      	beq.n	34183fa4 <DMA_Init+0x768>
34183f40:	687b      	ldr	r3, [r7, #4]
34183f42:	681b      	ldr	r3, [r3, #0]
34183f44:	4a32      	ldr	r2, [pc, #200]	@ (34184010 <DMA_Init+0x7d4>)
34183f46:	4293      	cmp	r3, r2
34183f48:	d02c      	beq.n	34183fa4 <DMA_Init+0x768>
34183f4a:	687b      	ldr	r3, [r7, #4]
34183f4c:	681b      	ldr	r3, [r3, #0]
34183f4e:	4a31      	ldr	r2, [pc, #196]	@ (34184014 <DMA_Init+0x7d8>)
34183f50:	4293      	cmp	r3, r2
34183f52:	d027      	beq.n	34183fa4 <DMA_Init+0x768>
34183f54:	687b      	ldr	r3, [r7, #4]
34183f56:	681b      	ldr	r3, [r3, #0]
34183f58:	4a2f      	ldr	r2, [pc, #188]	@ (34184018 <DMA_Init+0x7dc>)
34183f5a:	4293      	cmp	r3, r2
34183f5c:	d022      	beq.n	34183fa4 <DMA_Init+0x768>
34183f5e:	687b      	ldr	r3, [r7, #4]
34183f60:	681b      	ldr	r3, [r3, #0]
34183f62:	4a2e      	ldr	r2, [pc, #184]	@ (3418401c <DMA_Init+0x7e0>)
34183f64:	4293      	cmp	r3, r2
34183f66:	d01d      	beq.n	34183fa4 <DMA_Init+0x768>
34183f68:	687b      	ldr	r3, [r7, #4]
34183f6a:	681b      	ldr	r3, [r3, #0]
34183f6c:	4a2c      	ldr	r2, [pc, #176]	@ (34184020 <DMA_Init+0x7e4>)
34183f6e:	4293      	cmp	r3, r2
34183f70:	d018      	beq.n	34183fa4 <DMA_Init+0x768>
34183f72:	687b      	ldr	r3, [r7, #4]
34183f74:	681b      	ldr	r3, [r3, #0]
34183f76:	4a2b      	ldr	r2, [pc, #172]	@ (34184024 <DMA_Init+0x7e8>)
34183f78:	4293      	cmp	r3, r2
34183f7a:	d013      	beq.n	34183fa4 <DMA_Init+0x768>
34183f7c:	687b      	ldr	r3, [r7, #4]
34183f7e:	681b      	ldr	r3, [r3, #0]
34183f80:	4a29      	ldr	r2, [pc, #164]	@ (34184028 <DMA_Init+0x7ec>)
34183f82:	4293      	cmp	r3, r2
34183f84:	d00e      	beq.n	34183fa4 <DMA_Init+0x768>
34183f86:	687b      	ldr	r3, [r7, #4]
34183f88:	681b      	ldr	r3, [r3, #0]
34183f8a:	4a28      	ldr	r2, [pc, #160]	@ (3418402c <DMA_Init+0x7f0>)
34183f8c:	4293      	cmp	r3, r2
34183f8e:	d009      	beq.n	34183fa4 <DMA_Init+0x768>
34183f90:	687b      	ldr	r3, [r7, #4]
34183f92:	681b      	ldr	r3, [r3, #0]
34183f94:	4a26      	ldr	r2, [pc, #152]	@ (34184030 <DMA_Init+0x7f4>)
34183f96:	4293      	cmp	r3, r2
34183f98:	d004      	beq.n	34183fa4 <DMA_Init+0x768>
34183f9a:	687b      	ldr	r3, [r7, #4]
34183f9c:	681b      	ldr	r3, [r3, #0]
34183f9e:	4a25      	ldr	r2, [pc, #148]	@ (34184034 <DMA_Init+0x7f8>)
34183fa0:	4293      	cmp	r3, r2
34183fa2:	d101      	bne.n	34183fa8 <DMA_Init+0x76c>
34183fa4:	2301      	movs	r3, #1
34183fa6:	e000      	b.n	34183faa <DMA_Init+0x76e>
34183fa8:	2300      	movs	r3, #0
34183faa:	2b00      	cmp	r3, #0
34183fac:	d04d      	beq.n	3418404a <DMA_Init+0x80e>
    {
      tmpreg |= DMA_CTR2_DREQ;
34183fae:	68fb      	ldr	r3, [r7, #12]
34183fb0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
34183fb4:	60fb      	str	r3, [r7, #12]
34183fb6:	e048      	b.n	3418404a <DMA_Init+0x80e>
34183fb8:	50021050 	.word	0x50021050
34183fbc:	40021050 	.word	0x40021050
34183fc0:	500210d0 	.word	0x500210d0
34183fc4:	400210d0 	.word	0x400210d0
34183fc8:	50021150 	.word	0x50021150
34183fcc:	40021150 	.word	0x40021150
34183fd0:	500211d0 	.word	0x500211d0
34183fd4:	400211d0 	.word	0x400211d0
34183fd8:	50021250 	.word	0x50021250
34183fdc:	40021250 	.word	0x40021250
34183fe0:	500212d0 	.word	0x500212d0
34183fe4:	400212d0 	.word	0x400212d0
34183fe8:	50021350 	.word	0x50021350
34183fec:	40021350 	.word	0x40021350
34183ff0:	500213d0 	.word	0x500213d0
34183ff4:	400213d0 	.word	0x400213d0
34183ff8:	50021450 	.word	0x50021450
34183ffc:	40021450 	.word	0x40021450
34184000:	500214d0 	.word	0x500214d0
34184004:	400214d0 	.word	0x400214d0
34184008:	50021550 	.word	0x50021550
3418400c:	40021550 	.word	0x40021550
34184010:	500215d0 	.word	0x500215d0
34184014:	400215d0 	.word	0x400215d0
34184018:	50021650 	.word	0x50021650
3418401c:	40021650 	.word	0x40021650
34184020:	500216d0 	.word	0x500216d0
34184024:	400216d0 	.word	0x400216d0
34184028:	50021750 	.word	0x50021750
3418402c:	40021750 	.word	0x40021750
34184030:	500217d0 	.word	0x500217d0
34184034:	400217d0 	.word	0x400217d0
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
34184038:	687b      	ldr	r3, [r7, #4]
3418403a:	68db      	ldr	r3, [r3, #12]
3418403c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34184040:	d103      	bne.n	3418404a <DMA_Init+0x80e>
  {
    tmpreg |= DMA_CTR2_SWREQ;
34184042:	68fb      	ldr	r3, [r7, #12]
34184044:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
34184048:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;
3418404a:	687b      	ldr	r3, [r7, #4]
3418404c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418404e:	68fa      	ldr	r2, [r7, #12]
34184050:	4313      	orrs	r3, r2
34184052:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
34184054:	687b      	ldr	r3, [r7, #4]
34184056:	681b      	ldr	r3, [r3, #0]
34184058:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
3418405a:	4b39      	ldr	r3, [pc, #228]	@ (34184140 <DMA_Init+0x904>)
3418405c:	4013      	ands	r3, r2
3418405e:	687a      	ldr	r2, [r7, #4]
34184060:	6812      	ldr	r2, [r2, #0]
34184062:	68f9      	ldr	r1, [r7, #12]
34184064:	430b      	orrs	r3, r1
34184066:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
34184068:	687b      	ldr	r3, [r7, #4]
3418406a:	681b      	ldr	r3, [r3, #0]
3418406c:	2200      	movs	r2, #0
3418406e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
34184070:	687b      	ldr	r3, [r7, #4]
34184072:	681b      	ldr	r3, [r3, #0]
34184074:	4a33      	ldr	r2, [pc, #204]	@ (34184144 <DMA_Init+0x908>)
34184076:	4293      	cmp	r3, r2
34184078:	d04a      	beq.n	34184110 <DMA_Init+0x8d4>
3418407a:	687b      	ldr	r3, [r7, #4]
3418407c:	681b      	ldr	r3, [r3, #0]
3418407e:	4a32      	ldr	r2, [pc, #200]	@ (34184148 <DMA_Init+0x90c>)
34184080:	4293      	cmp	r3, r2
34184082:	d045      	beq.n	34184110 <DMA_Init+0x8d4>
34184084:	687b      	ldr	r3, [r7, #4]
34184086:	681b      	ldr	r3, [r3, #0]
34184088:	4a30      	ldr	r2, [pc, #192]	@ (3418414c <DMA_Init+0x910>)
3418408a:	4293      	cmp	r3, r2
3418408c:	d040      	beq.n	34184110 <DMA_Init+0x8d4>
3418408e:	687b      	ldr	r3, [r7, #4]
34184090:	681b      	ldr	r3, [r3, #0]
34184092:	4a2f      	ldr	r2, [pc, #188]	@ (34184150 <DMA_Init+0x914>)
34184094:	4293      	cmp	r3, r2
34184096:	d03b      	beq.n	34184110 <DMA_Init+0x8d4>
34184098:	687b      	ldr	r3, [r7, #4]
3418409a:	681b      	ldr	r3, [r3, #0]
3418409c:	4a2d      	ldr	r2, [pc, #180]	@ (34184154 <DMA_Init+0x918>)
3418409e:	4293      	cmp	r3, r2
341840a0:	d036      	beq.n	34184110 <DMA_Init+0x8d4>
341840a2:	687b      	ldr	r3, [r7, #4]
341840a4:	681b      	ldr	r3, [r3, #0]
341840a6:	4a2c      	ldr	r2, [pc, #176]	@ (34184158 <DMA_Init+0x91c>)
341840a8:	4293      	cmp	r3, r2
341840aa:	d031      	beq.n	34184110 <DMA_Init+0x8d4>
341840ac:	687b      	ldr	r3, [r7, #4]
341840ae:	681b      	ldr	r3, [r3, #0]
341840b0:	4a2a      	ldr	r2, [pc, #168]	@ (3418415c <DMA_Init+0x920>)
341840b2:	4293      	cmp	r3, r2
341840b4:	d02c      	beq.n	34184110 <DMA_Init+0x8d4>
341840b6:	687b      	ldr	r3, [r7, #4]
341840b8:	681b      	ldr	r3, [r3, #0]
341840ba:	4a29      	ldr	r2, [pc, #164]	@ (34184160 <DMA_Init+0x924>)
341840bc:	4293      	cmp	r3, r2
341840be:	d027      	beq.n	34184110 <DMA_Init+0x8d4>
341840c0:	687b      	ldr	r3, [r7, #4]
341840c2:	681b      	ldr	r3, [r3, #0]
341840c4:	4a27      	ldr	r2, [pc, #156]	@ (34184164 <DMA_Init+0x928>)
341840c6:	4293      	cmp	r3, r2
341840c8:	d022      	beq.n	34184110 <DMA_Init+0x8d4>
341840ca:	687b      	ldr	r3, [r7, #4]
341840cc:	681b      	ldr	r3, [r3, #0]
341840ce:	4a26      	ldr	r2, [pc, #152]	@ (34184168 <DMA_Init+0x92c>)
341840d0:	4293      	cmp	r3, r2
341840d2:	d01d      	beq.n	34184110 <DMA_Init+0x8d4>
341840d4:	687b      	ldr	r3, [r7, #4]
341840d6:	681b      	ldr	r3, [r3, #0]
341840d8:	4a24      	ldr	r2, [pc, #144]	@ (3418416c <DMA_Init+0x930>)
341840da:	4293      	cmp	r3, r2
341840dc:	d018      	beq.n	34184110 <DMA_Init+0x8d4>
341840de:	687b      	ldr	r3, [r7, #4]
341840e0:	681b      	ldr	r3, [r3, #0]
341840e2:	4a23      	ldr	r2, [pc, #140]	@ (34184170 <DMA_Init+0x934>)
341840e4:	4293      	cmp	r3, r2
341840e6:	d013      	beq.n	34184110 <DMA_Init+0x8d4>
341840e8:	687b      	ldr	r3, [r7, #4]
341840ea:	681b      	ldr	r3, [r3, #0]
341840ec:	4a21      	ldr	r2, [pc, #132]	@ (34184174 <DMA_Init+0x938>)
341840ee:	4293      	cmp	r3, r2
341840f0:	d00e      	beq.n	34184110 <DMA_Init+0x8d4>
341840f2:	687b      	ldr	r3, [r7, #4]
341840f4:	681b      	ldr	r3, [r3, #0]
341840f6:	4a20      	ldr	r2, [pc, #128]	@ (34184178 <DMA_Init+0x93c>)
341840f8:	4293      	cmp	r3, r2
341840fa:	d009      	beq.n	34184110 <DMA_Init+0x8d4>
341840fc:	687b      	ldr	r3, [r7, #4]
341840fe:	681b      	ldr	r3, [r3, #0]
34184100:	4a1e      	ldr	r2, [pc, #120]	@ (3418417c <DMA_Init+0x940>)
34184102:	4293      	cmp	r3, r2
34184104:	d004      	beq.n	34184110 <DMA_Init+0x8d4>
34184106:	687b      	ldr	r3, [r7, #4]
34184108:	681b      	ldr	r3, [r3, #0]
3418410a:	4a1d      	ldr	r2, [pc, #116]	@ (34184180 <DMA_Init+0x944>)
3418410c:	4293      	cmp	r3, r2
3418410e:	d101      	bne.n	34184114 <DMA_Init+0x8d8>
34184110:	2301      	movs	r3, #1
34184112:	e000      	b.n	34184116 <DMA_Init+0x8da>
34184114:	2300      	movs	r3, #0
34184116:	2b00      	cmp	r3, #0
34184118:	d007      	beq.n	3418412a <DMA_Init+0x8ee>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
3418411a:	687b      	ldr	r3, [r7, #4]
3418411c:	681b      	ldr	r3, [r3, #0]
3418411e:	2200      	movs	r2, #0
34184120:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
34184122:	687b      	ldr	r3, [r7, #4]
34184124:	681b      	ldr	r3, [r3, #0]
34184126:	2200      	movs	r2, #0
34184128:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
3418412a:	687b      	ldr	r3, [r7, #4]
3418412c:	681b      	ldr	r3, [r3, #0]
3418412e:	2200      	movs	r2, #0
34184130:	67da      	str	r2, [r3, #124]	@ 0x7c
}
34184132:	bf00      	nop
34184134:	3714      	adds	r7, #20
34184136:	46bd      	mov	sp, r7
34184138:	f85d 7b04 	ldr.w	r7, [sp], #4
3418413c:	4770      	bx	lr
3418413e:	bf00      	nop
34184140:	3c802100 	.word	0x3c802100
34184144:	50021650 	.word	0x50021650
34184148:	40021650 	.word	0x40021650
3418414c:	500216d0 	.word	0x500216d0
34184150:	400216d0 	.word	0x400216d0
34184154:	50021750 	.word	0x50021750
34184158:	40021750 	.word	0x40021750
3418415c:	500217d0 	.word	0x500217d0
34184160:	400217d0 	.word	0x400217d0
34184164:	58020650 	.word	0x58020650
34184168:	48020650 	.word	0x48020650
3418416c:	580206d0 	.word	0x580206d0
34184170:	480206d0 	.word	0x480206d0
34184174:	58020750 	.word	0x58020750
34184178:	48020750 	.word	0x48020750
3418417c:	580207d0 	.word	0x580207d0
34184180:	480207d0 	.word	0x480207d0

34184184 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
34184184:	b580      	push	{r7, lr}
34184186:	b086      	sub	sp, #24
34184188:	af00      	add	r7, sp, #0
3418418a:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
3418418c:	687b      	ldr	r3, [r7, #4]
3418418e:	2b00      	cmp	r3, #0
34184190:	d003      	beq.n	3418419a <HAL_DMAEx_List_Start_IT+0x16>
34184192:	687b      	ldr	r3, [r7, #4]
34184194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34184196:	2b00      	cmp	r3, #0
34184198:	d101      	bne.n	3418419e <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
3418419a:	2301      	movs	r3, #1
3418419c:	e082      	b.n	341842a4 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
3418419e:	687b      	ldr	r3, [r7, #4]
341841a0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
341841a4:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
341841a6:	687b      	ldr	r3, [r7, #4]
341841a8:	681b      	ldr	r3, [r3, #0]
341841aa:	695b      	ldr	r3, [r3, #20]
341841ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
341841b0:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
341841b2:	7dfb      	ldrb	r3, [r7, #23]
341841b4:	2b01      	cmp	r3, #1
341841b6:	d005      	beq.n	341841c4 <HAL_DMAEx_List_Start_IT+0x40>
341841b8:	7dfb      	ldrb	r3, [r7, #23]
341841ba:	2b02      	cmp	r3, #2
341841bc:	d16a      	bne.n	34184294 <HAL_DMAEx_List_Start_IT+0x110>
341841be:	693b      	ldr	r3, [r7, #16]
341841c0:	2b00      	cmp	r3, #0
341841c2:	d067      	beq.n	34184294 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
341841c4:	687b      	ldr	r3, [r7, #4]
341841c6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
341841ca:	b2db      	uxtb	r3, r3
341841cc:	2b01      	cmp	r3, #1
341841ce:	d157      	bne.n	34184280 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
341841d0:	687b      	ldr	r3, [r7, #4]
341841d2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
341841d6:	2b01      	cmp	r3, #1
341841d8:	d101      	bne.n	341841de <HAL_DMAEx_List_Start_IT+0x5a>
341841da:	2302      	movs	r3, #2
341841dc:	e062      	b.n	341842a4 <HAL_DMAEx_List_Start_IT+0x120>
341841de:	687b      	ldr	r3, [r7, #4]
341841e0:	2201      	movs	r2, #1
341841e2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
341841e6:	687b      	ldr	r3, [r7, #4]
341841e8:	2202      	movs	r2, #2
341841ea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
341841ee:	687b      	ldr	r3, [r7, #4]
341841f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341841f2:	2202      	movs	r2, #2
341841f4:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
341841f6:	687b      	ldr	r3, [r7, #4]
341841f8:	2200      	movs	r2, #0
341841fa:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
341841fc:	687b      	ldr	r3, [r7, #4]
341841fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34184200:	2200      	movs	r2, #0
34184202:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
34184204:	687b      	ldr	r3, [r7, #4]
34184206:	681b      	ldr	r3, [r3, #0]
34184208:	695a      	ldr	r2, [r3, #20]
3418420a:	687b      	ldr	r3, [r7, #4]
3418420c:	681b      	ldr	r3, [r3, #0]
3418420e:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
34184212:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
34184214:	687b      	ldr	r3, [r7, #4]
34184216:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
34184218:	2b00      	cmp	r3, #0
3418421a:	d007      	beq.n	3418422c <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
3418421c:	687b      	ldr	r3, [r7, #4]
3418421e:	681b      	ldr	r3, [r3, #0]
34184220:	695a      	ldr	r2, [r3, #20]
34184222:	687b      	ldr	r3, [r7, #4]
34184224:	681b      	ldr	r3, [r3, #0]
34184226:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
3418422a:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
3418422c:	687b      	ldr	r3, [r7, #4]
3418422e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
34184230:	2b00      	cmp	r3, #0
34184232:	d007      	beq.n	34184244 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
34184234:	687b      	ldr	r3, [r7, #4]
34184236:	681b      	ldr	r3, [r3, #0]
34184238:	695a      	ldr	r2, [r3, #20]
3418423a:	687b      	ldr	r3, [r7, #4]
3418423c:	681b      	ldr	r3, [r3, #0]
3418423e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
34184242:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
34184244:	687b      	ldr	r3, [r7, #4]
34184246:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34184248:	681b      	ldr	r3, [r3, #0]
3418424a:	f107 010c 	add.w	r1, r7, #12
3418424e:	2200      	movs	r2, #0
34184250:	4618      	mov	r0, r3
34184252:	f000 f82b 	bl	341842ac <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
34184256:	687b      	ldr	r3, [r7, #4]
34184258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418425a:	681b      	ldr	r3, [r3, #0]
3418425c:	4619      	mov	r1, r3
3418425e:	687b      	ldr	r3, [r7, #4]
34184260:	681a      	ldr	r2, [r3, #0]
34184262:	0c0b      	lsrs	r3, r1, #16
34184264:	041b      	lsls	r3, r3, #16
34184266:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
34184268:	687b      	ldr	r3, [r7, #4]
3418426a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418426c:	681b      	ldr	r3, [r3, #0]
3418426e:	461a      	mov	r2, r3
34184270:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
34184274:	4013      	ands	r3, r2
34184276:	68f9      	ldr	r1, [r7, #12]
34184278:	687a      	ldr	r2, [r7, #4]
3418427a:	6812      	ldr	r2, [r2, #0]
3418427c:	430b      	orrs	r3, r1
3418427e:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
34184280:	687b      	ldr	r3, [r7, #4]
34184282:	681b      	ldr	r3, [r3, #0]
34184284:	695a      	ldr	r2, [r3, #20]
34184286:	687b      	ldr	r3, [r7, #4]
34184288:	681b      	ldr	r3, [r3, #0]
3418428a:	f042 0201 	orr.w	r2, r2, #1
3418428e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
34184290:	2300      	movs	r3, #0
34184292:	e007      	b.n	341842a4 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
34184294:	687b      	ldr	r3, [r7, #4]
34184296:	2240      	movs	r2, #64	@ 0x40
34184298:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
3418429a:	687b      	ldr	r3, [r7, #4]
3418429c:	2200      	movs	r2, #0
3418429e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
341842a2:	2301      	movs	r3, #1
}
341842a4:	4618      	mov	r0, r3
341842a6:	3718      	adds	r7, #24
341842a8:	46bd      	mov	sp, r7
341842aa:	bd80      	pop	{r7, pc}

341842ac <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
341842ac:	b480      	push	{r7}
341842ae:	b085      	sub	sp, #20
341842b0:	af00      	add	r7, sp, #0
341842b2:	60f8      	str	r0, [r7, #12]
341842b4:	60b9      	str	r1, [r7, #8]
341842b6:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
341842b8:	68fb      	ldr	r3, [r7, #12]
341842ba:	6a1b      	ldr	r3, [r3, #32]
341842bc:	f003 0302 	and.w	r3, r3, #2
341842c0:	2b00      	cmp	r3, #0
341842c2:	d00c      	beq.n	341842de <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
341842c4:	68bb      	ldr	r3, [r7, #8]
341842c6:	2b00      	cmp	r3, #0
341842c8:	d002      	beq.n	341842d0 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
341842ca:	68bb      	ldr	r3, [r7, #8]
341842cc:	4a0d      	ldr	r2, [pc, #52]	@ (34184304 <DMA_List_GetCLLRNodeInfo+0x58>)
341842ce:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
341842d0:	687b      	ldr	r3, [r7, #4]
341842d2:	2b00      	cmp	r3, #0
341842d4:	d00f      	beq.n	341842f6 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
341842d6:	687b      	ldr	r3, [r7, #4]
341842d8:	2207      	movs	r2, #7
341842da:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
341842dc:	e00b      	b.n	341842f6 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
341842de:	68bb      	ldr	r3, [r7, #8]
341842e0:	2b00      	cmp	r3, #0
341842e2:	d002      	beq.n	341842ea <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
341842e4:	68bb      	ldr	r3, [r7, #8]
341842e6:	4a08      	ldr	r2, [pc, #32]	@ (34184308 <DMA_List_GetCLLRNodeInfo+0x5c>)
341842e8:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
341842ea:	687b      	ldr	r3, [r7, #4]
341842ec:	2b00      	cmp	r3, #0
341842ee:	d002      	beq.n	341842f6 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
341842f0:	687b      	ldr	r3, [r7, #4]
341842f2:	2205      	movs	r2, #5
341842f4:	601a      	str	r2, [r3, #0]
}
341842f6:	bf00      	nop
341842f8:	3714      	adds	r7, #20
341842fa:	46bd      	mov	sp, r7
341842fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34184300:	4770      	bx	lr
34184302:	bf00      	nop
34184304:	fe010000 	.word	0xfe010000
34184308:	f8010000 	.word	0xf8010000

3418430c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
3418430c:	b480      	push	{r7}
3418430e:	b087      	sub	sp, #28
34184310:	af00      	add	r7, sp, #0
34184312:	6078      	str	r0, [r7, #4]
34184314:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
34184316:	2300      	movs	r3, #0
34184318:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
3418431a:	e180      	b.n	3418461e <HAL_GPIO_Init+0x312>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
3418431c:	683b      	ldr	r3, [r7, #0]
3418431e:	681a      	ldr	r2, [r3, #0]
34184320:	2101      	movs	r1, #1
34184322:	697b      	ldr	r3, [r7, #20]
34184324:	fa01 f303 	lsl.w	r3, r1, r3
34184328:	4013      	ands	r3, r2
3418432a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
3418432c:	68fb      	ldr	r3, [r7, #12]
3418432e:	2b00      	cmp	r3, #0
34184330:	f000 8172 	beq.w	34184618 <HAL_GPIO_Init+0x30c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
34184334:	683b      	ldr	r3, [r7, #0]
34184336:	685b      	ldr	r3, [r3, #4]
34184338:	f003 0303 	and.w	r3, r3, #3
3418433c:	2b01      	cmp	r3, #1
3418433e:	d005      	beq.n	3418434c <HAL_GPIO_Init+0x40>
34184340:	683b      	ldr	r3, [r7, #0]
34184342:	685b      	ldr	r3, [r3, #4]
34184344:	f003 0303 	and.w	r3, r3, #3
34184348:	2b02      	cmp	r3, #2
3418434a:	d130      	bne.n	341843ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
3418434c:	687b      	ldr	r3, [r7, #4]
3418434e:	689b      	ldr	r3, [r3, #8]
34184350:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34184352:	697b      	ldr	r3, [r7, #20]
34184354:	005b      	lsls	r3, r3, #1
34184356:	2203      	movs	r2, #3
34184358:	fa02 f303 	lsl.w	r3, r2, r3
3418435c:	43db      	mvns	r3, r3
3418435e:	693a      	ldr	r2, [r7, #16]
34184360:	4013      	ands	r3, r2
34184362:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34184364:	683b      	ldr	r3, [r7, #0]
34184366:	68da      	ldr	r2, [r3, #12]
34184368:	697b      	ldr	r3, [r7, #20]
3418436a:	005b      	lsls	r3, r3, #1
3418436c:	fa02 f303 	lsl.w	r3, r2, r3
34184370:	693a      	ldr	r2, [r7, #16]
34184372:	4313      	orrs	r3, r2
34184374:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
34184376:	687b      	ldr	r3, [r7, #4]
34184378:	693a      	ldr	r2, [r7, #16]
3418437a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
3418437c:	687b      	ldr	r3, [r7, #4]
3418437e:	685b      	ldr	r3, [r3, #4]
34184380:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
34184382:	2201      	movs	r2, #1
34184384:	697b      	ldr	r3, [r7, #20]
34184386:	fa02 f303 	lsl.w	r3, r2, r3
3418438a:	43db      	mvns	r3, r3
3418438c:	693a      	ldr	r2, [r7, #16]
3418438e:	4013      	ands	r3, r2
34184390:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
34184392:	683b      	ldr	r3, [r7, #0]
34184394:	685b      	ldr	r3, [r3, #4]
34184396:	091b      	lsrs	r3, r3, #4
34184398:	f003 0201 	and.w	r2, r3, #1
3418439c:	697b      	ldr	r3, [r7, #20]
3418439e:	fa02 f303 	lsl.w	r3, r2, r3
341843a2:	693a      	ldr	r2, [r7, #16]
341843a4:	4313      	orrs	r3, r2
341843a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
341843a8:	687b      	ldr	r3, [r7, #4]
341843aa:	693a      	ldr	r2, [r7, #16]
341843ac:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
341843ae:	683b      	ldr	r3, [r7, #0]
341843b0:	685b      	ldr	r3, [r3, #4]
341843b2:	f003 0303 	and.w	r3, r3, #3
341843b6:	2b03      	cmp	r3, #3
341843b8:	d109      	bne.n	341843ce <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
341843ba:	683b      	ldr	r3, [r7, #0]
341843bc:	685b      	ldr	r3, [r3, #4]
341843be:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
341843c2:	2b03      	cmp	r3, #3
341843c4:	d11b      	bne.n	341843fe <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
341843c6:	683b      	ldr	r3, [r7, #0]
341843c8:	689b      	ldr	r3, [r3, #8]
341843ca:	2b01      	cmp	r3, #1
341843cc:	d017      	beq.n	341843fe <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
341843ce:	687b      	ldr	r3, [r7, #4]
341843d0:	68db      	ldr	r3, [r3, #12]
341843d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
341843d4:	697b      	ldr	r3, [r7, #20]
341843d6:	005b      	lsls	r3, r3, #1
341843d8:	2203      	movs	r2, #3
341843da:	fa02 f303 	lsl.w	r3, r2, r3
341843de:	43db      	mvns	r3, r3
341843e0:	693a      	ldr	r2, [r7, #16]
341843e2:	4013      	ands	r3, r2
341843e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
341843e6:	683b      	ldr	r3, [r7, #0]
341843e8:	689a      	ldr	r2, [r3, #8]
341843ea:	697b      	ldr	r3, [r7, #20]
341843ec:	005b      	lsls	r3, r3, #1
341843ee:	fa02 f303 	lsl.w	r3, r2, r3
341843f2:	693a      	ldr	r2, [r7, #16]
341843f4:	4313      	orrs	r3, r2
341843f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
341843f8:	687b      	ldr	r3, [r7, #4]
341843fa:	693a      	ldr	r2, [r7, #16]
341843fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
341843fe:	683b      	ldr	r3, [r7, #0]
34184400:	685b      	ldr	r3, [r3, #4]
34184402:	f003 0303 	and.w	r3, r3, #3
34184406:	2b02      	cmp	r3, #2
34184408:	d123      	bne.n	34184452 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
3418440a:	697b      	ldr	r3, [r7, #20]
3418440c:	08da      	lsrs	r2, r3, #3
3418440e:	687b      	ldr	r3, [r7, #4]
34184410:	3208      	adds	r2, #8
34184412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
34184416:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
34184418:	697b      	ldr	r3, [r7, #20]
3418441a:	f003 0307 	and.w	r3, r3, #7
3418441e:	009b      	lsls	r3, r3, #2
34184420:	220f      	movs	r2, #15
34184422:	fa02 f303 	lsl.w	r3, r2, r3
34184426:	43db      	mvns	r3, r3
34184428:	693a      	ldr	r2, [r7, #16]
3418442a:	4013      	ands	r3, r2
3418442c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
3418442e:	683b      	ldr	r3, [r7, #0]
34184430:	691a      	ldr	r2, [r3, #16]
34184432:	697b      	ldr	r3, [r7, #20]
34184434:	f003 0307 	and.w	r3, r3, #7
34184438:	009b      	lsls	r3, r3, #2
3418443a:	fa02 f303 	lsl.w	r3, r2, r3
3418443e:	693a      	ldr	r2, [r7, #16]
34184440:	4313      	orrs	r3, r2
34184442:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
34184444:	697b      	ldr	r3, [r7, #20]
34184446:	08da      	lsrs	r2, r3, #3
34184448:	687b      	ldr	r3, [r7, #4]
3418444a:	3208      	adds	r2, #8
3418444c:	6939      	ldr	r1, [r7, #16]
3418444e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
34184452:	687b      	ldr	r3, [r7, #4]
34184454:	681b      	ldr	r3, [r3, #0]
34184456:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
34184458:	697b      	ldr	r3, [r7, #20]
3418445a:	005b      	lsls	r3, r3, #1
3418445c:	2203      	movs	r2, #3
3418445e:	fa02 f303 	lsl.w	r3, r2, r3
34184462:	43db      	mvns	r3, r3
34184464:	693a      	ldr	r2, [r7, #16]
34184466:	4013      	ands	r3, r2
34184468:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
3418446a:	683b      	ldr	r3, [r7, #0]
3418446c:	685b      	ldr	r3, [r3, #4]
3418446e:	f003 0203 	and.w	r2, r3, #3
34184472:	697b      	ldr	r3, [r7, #20]
34184474:	005b      	lsls	r3, r3, #1
34184476:	fa02 f303 	lsl.w	r3, r2, r3
3418447a:	693a      	ldr	r2, [r7, #16]
3418447c:	4313      	orrs	r3, r2
3418447e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
34184480:	687b      	ldr	r3, [r7, #4]
34184482:	693a      	ldr	r2, [r7, #16]
34184484:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
34184486:	683b      	ldr	r3, [r7, #0]
34184488:	685b      	ldr	r3, [r3, #4]
3418448a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
3418448e:	2b00      	cmp	r3, #0
34184490:	f000 80c2 	beq.w	34184618 <HAL_GPIO_Init+0x30c>
      {
        temp = EXTI->EXTICR[position >> 2u];
34184494:	4a69      	ldr	r2, [pc, #420]	@ (3418463c <HAL_GPIO_Init+0x330>)
34184496:	697b      	ldr	r3, [r7, #20]
34184498:	089b      	lsrs	r3, r3, #2
3418449a:	3318      	adds	r3, #24
3418449c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
341844a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
341844a2:	697b      	ldr	r3, [r7, #20]
341844a4:	f003 0303 	and.w	r3, r3, #3
341844a8:	00db      	lsls	r3, r3, #3
341844aa:	220f      	movs	r2, #15
341844ac:	fa02 f303 	lsl.w	r3, r2, r3
341844b0:	43db      	mvns	r3, r3
341844b2:	693a      	ldr	r2, [r7, #16]
341844b4:	4013      	ands	r3, r2
341844b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
341844b8:	687b      	ldr	r3, [r7, #4]
341844ba:	4a61      	ldr	r2, [pc, #388]	@ (34184640 <HAL_GPIO_Init+0x334>)
341844bc:	4293      	cmp	r3, r2
341844be:	d043      	beq.n	34184548 <HAL_GPIO_Init+0x23c>
341844c0:	687b      	ldr	r3, [r7, #4]
341844c2:	4a60      	ldr	r2, [pc, #384]	@ (34184644 <HAL_GPIO_Init+0x338>)
341844c4:	4293      	cmp	r3, r2
341844c6:	d03d      	beq.n	34184544 <HAL_GPIO_Init+0x238>
341844c8:	687b      	ldr	r3, [r7, #4]
341844ca:	4a5f      	ldr	r2, [pc, #380]	@ (34184648 <HAL_GPIO_Init+0x33c>)
341844cc:	4293      	cmp	r3, r2
341844ce:	d037      	beq.n	34184540 <HAL_GPIO_Init+0x234>
341844d0:	687b      	ldr	r3, [r7, #4]
341844d2:	4a5e      	ldr	r2, [pc, #376]	@ (3418464c <HAL_GPIO_Init+0x340>)
341844d4:	4293      	cmp	r3, r2
341844d6:	d031      	beq.n	3418453c <HAL_GPIO_Init+0x230>
341844d8:	687b      	ldr	r3, [r7, #4]
341844da:	4a5d      	ldr	r2, [pc, #372]	@ (34184650 <HAL_GPIO_Init+0x344>)
341844dc:	4293      	cmp	r3, r2
341844de:	d02b      	beq.n	34184538 <HAL_GPIO_Init+0x22c>
341844e0:	687b      	ldr	r3, [r7, #4]
341844e2:	4a5c      	ldr	r2, [pc, #368]	@ (34184654 <HAL_GPIO_Init+0x348>)
341844e4:	4293      	cmp	r3, r2
341844e6:	d025      	beq.n	34184534 <HAL_GPIO_Init+0x228>
341844e8:	687b      	ldr	r3, [r7, #4]
341844ea:	4a5b      	ldr	r2, [pc, #364]	@ (34184658 <HAL_GPIO_Init+0x34c>)
341844ec:	4293      	cmp	r3, r2
341844ee:	d01f      	beq.n	34184530 <HAL_GPIO_Init+0x224>
341844f0:	687b      	ldr	r3, [r7, #4]
341844f2:	4a5a      	ldr	r2, [pc, #360]	@ (3418465c <HAL_GPIO_Init+0x350>)
341844f4:	4293      	cmp	r3, r2
341844f6:	d019      	beq.n	3418452c <HAL_GPIO_Init+0x220>
341844f8:	687b      	ldr	r3, [r7, #4]
341844fa:	4a59      	ldr	r2, [pc, #356]	@ (34184660 <HAL_GPIO_Init+0x354>)
341844fc:	4293      	cmp	r3, r2
341844fe:	d013      	beq.n	34184528 <HAL_GPIO_Init+0x21c>
34184500:	687b      	ldr	r3, [r7, #4]
34184502:	4a58      	ldr	r2, [pc, #352]	@ (34184664 <HAL_GPIO_Init+0x358>)
34184504:	4293      	cmp	r3, r2
34184506:	d00d      	beq.n	34184524 <HAL_GPIO_Init+0x218>
34184508:	687b      	ldr	r3, [r7, #4]
3418450a:	4a57      	ldr	r2, [pc, #348]	@ (34184668 <HAL_GPIO_Init+0x35c>)
3418450c:	4293      	cmp	r3, r2
3418450e:	d007      	beq.n	34184520 <HAL_GPIO_Init+0x214>
34184510:	687b      	ldr	r3, [r7, #4]
34184512:	4a56      	ldr	r2, [pc, #344]	@ (3418466c <HAL_GPIO_Init+0x360>)
34184514:	4293      	cmp	r3, r2
34184516:	d101      	bne.n	3418451c <HAL_GPIO_Init+0x210>
34184518:	230b      	movs	r3, #11
3418451a:	e016      	b.n	3418454a <HAL_GPIO_Init+0x23e>
3418451c:	2310      	movs	r3, #16
3418451e:	e014      	b.n	3418454a <HAL_GPIO_Init+0x23e>
34184520:	230a      	movs	r3, #10
34184522:	e012      	b.n	3418454a <HAL_GPIO_Init+0x23e>
34184524:	2309      	movs	r3, #9
34184526:	e010      	b.n	3418454a <HAL_GPIO_Init+0x23e>
34184528:	2308      	movs	r3, #8
3418452a:	e00e      	b.n	3418454a <HAL_GPIO_Init+0x23e>
3418452c:	2307      	movs	r3, #7
3418452e:	e00c      	b.n	3418454a <HAL_GPIO_Init+0x23e>
34184530:	2306      	movs	r3, #6
34184532:	e00a      	b.n	3418454a <HAL_GPIO_Init+0x23e>
34184534:	2305      	movs	r3, #5
34184536:	e008      	b.n	3418454a <HAL_GPIO_Init+0x23e>
34184538:	2304      	movs	r3, #4
3418453a:	e006      	b.n	3418454a <HAL_GPIO_Init+0x23e>
3418453c:	2303      	movs	r3, #3
3418453e:	e004      	b.n	3418454a <HAL_GPIO_Init+0x23e>
34184540:	2302      	movs	r3, #2
34184542:	e002      	b.n	3418454a <HAL_GPIO_Init+0x23e>
34184544:	2301      	movs	r3, #1
34184546:	e000      	b.n	3418454a <HAL_GPIO_Init+0x23e>
34184548:	2300      	movs	r3, #0
3418454a:	697a      	ldr	r2, [r7, #20]
3418454c:	f002 0203 	and.w	r2, r2, #3
34184550:	00d2      	lsls	r2, r2, #3
34184552:	4093      	lsls	r3, r2
34184554:	693a      	ldr	r2, [r7, #16]
34184556:	4313      	orrs	r3, r2
34184558:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
3418455a:	4938      	ldr	r1, [pc, #224]	@ (3418463c <HAL_GPIO_Init+0x330>)
3418455c:	697b      	ldr	r3, [r7, #20]
3418455e:	089b      	lsrs	r3, r3, #2
34184560:	3318      	adds	r3, #24
34184562:	693a      	ldr	r2, [r7, #16]
34184564:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
34184568:	4b34      	ldr	r3, [pc, #208]	@ (3418463c <HAL_GPIO_Init+0x330>)
3418456a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418456e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34184570:	68fb      	ldr	r3, [r7, #12]
34184572:	43db      	mvns	r3, r3
34184574:	693a      	ldr	r2, [r7, #16]
34184576:	4013      	ands	r3, r2
34184578:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
3418457a:	683b      	ldr	r3, [r7, #0]
3418457c:	685b      	ldr	r3, [r3, #4]
3418457e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34184582:	2b00      	cmp	r3, #0
34184584:	d003      	beq.n	3418458e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
34184586:	693a      	ldr	r2, [r7, #16]
34184588:	68fb      	ldr	r3, [r7, #12]
3418458a:	4313      	orrs	r3, r2
3418458c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
3418458e:	4a2b      	ldr	r2, [pc, #172]	@ (3418463c <HAL_GPIO_Init+0x330>)
34184590:	693b      	ldr	r3, [r7, #16]
34184592:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
34184596:	4b29      	ldr	r3, [pc, #164]	@ (3418463c <HAL_GPIO_Init+0x330>)
34184598:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3418459c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
3418459e:	68fb      	ldr	r3, [r7, #12]
341845a0:	43db      	mvns	r3, r3
341845a2:	693a      	ldr	r2, [r7, #16]
341845a4:	4013      	ands	r3, r2
341845a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
341845a8:	683b      	ldr	r3, [r7, #0]
341845aa:	685b      	ldr	r3, [r3, #4]
341845ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
341845b0:	2b00      	cmp	r3, #0
341845b2:	d003      	beq.n	341845bc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
341845b4:	693a      	ldr	r2, [r7, #16]
341845b6:	68fb      	ldr	r3, [r7, #12]
341845b8:	4313      	orrs	r3, r2
341845ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
341845bc:	4a1f      	ldr	r2, [pc, #124]	@ (3418463c <HAL_GPIO_Init+0x330>)
341845be:	693b      	ldr	r3, [r7, #16]
341845c0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
341845c4:	4b1d      	ldr	r3, [pc, #116]	@ (3418463c <HAL_GPIO_Init+0x330>)
341845c6:	681b      	ldr	r3, [r3, #0]
341845c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
341845ca:	68fb      	ldr	r3, [r7, #12]
341845cc:	43db      	mvns	r3, r3
341845ce:	693a      	ldr	r2, [r7, #16]
341845d0:	4013      	ands	r3, r2
341845d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
341845d4:	683b      	ldr	r3, [r7, #0]
341845d6:	685b      	ldr	r3, [r3, #4]
341845d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
341845dc:	2b00      	cmp	r3, #0
341845de:	d003      	beq.n	341845e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
341845e0:	693a      	ldr	r2, [r7, #16]
341845e2:	68fb      	ldr	r3, [r7, #12]
341845e4:	4313      	orrs	r3, r2
341845e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
341845e8:	4a14      	ldr	r2, [pc, #80]	@ (3418463c <HAL_GPIO_Init+0x330>)
341845ea:	693b      	ldr	r3, [r7, #16]
341845ec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
341845ee:	4b13      	ldr	r3, [pc, #76]	@ (3418463c <HAL_GPIO_Init+0x330>)
341845f0:	685b      	ldr	r3, [r3, #4]
341845f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
341845f4:	68fb      	ldr	r3, [r7, #12]
341845f6:	43db      	mvns	r3, r3
341845f8:	693a      	ldr	r2, [r7, #16]
341845fa:	4013      	ands	r3, r2
341845fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
341845fe:	683b      	ldr	r3, [r7, #0]
34184600:	685b      	ldr	r3, [r3, #4]
34184602:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34184606:	2b00      	cmp	r3, #0
34184608:	d003      	beq.n	34184612 <HAL_GPIO_Init+0x306>
        {
          temp |= iocurrent;
3418460a:	693a      	ldr	r2, [r7, #16]
3418460c:	68fb      	ldr	r3, [r7, #12]
3418460e:	4313      	orrs	r3, r2
34184610:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
34184612:	4a0a      	ldr	r2, [pc, #40]	@ (3418463c <HAL_GPIO_Init+0x330>)
34184614:	693b      	ldr	r3, [r7, #16]
34184616:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
34184618:	697b      	ldr	r3, [r7, #20]
3418461a:	3301      	adds	r3, #1
3418461c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
3418461e:	683b      	ldr	r3, [r7, #0]
34184620:	681a      	ldr	r2, [r3, #0]
34184622:	697b      	ldr	r3, [r7, #20]
34184624:	fa22 f303 	lsr.w	r3, r2, r3
34184628:	2b00      	cmp	r3, #0
3418462a:	f47f ae77 	bne.w	3418431c <HAL_GPIO_Init+0x10>
  }
}
3418462e:	bf00      	nop
34184630:	bf00      	nop
34184632:	371c      	adds	r7, #28
34184634:	46bd      	mov	sp, r7
34184636:	f85d 7b04 	ldr.w	r7, [sp], #4
3418463a:	4770      	bx	lr
3418463c:	56025000 	.word	0x56025000
34184640:	56020000 	.word	0x56020000
34184644:	56020400 	.word	0x56020400
34184648:	56020800 	.word	0x56020800
3418464c:	56020c00 	.word	0x56020c00
34184650:	56021000 	.word	0x56021000
34184654:	56021400 	.word	0x56021400
34184658:	56021800 	.word	0x56021800
3418465c:	56021c00 	.word	0x56021c00
34184660:	56023400 	.word	0x56023400
34184664:	56023800 	.word	0x56023800
34184668:	56023c00 	.word	0x56023c00
3418466c:	56024000 	.word	0x56024000

34184670 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
34184670:	b480      	push	{r7}
34184672:	b087      	sub	sp, #28
34184674:	af00      	add	r7, sp, #0
34184676:	6078      	str	r0, [r7, #4]
34184678:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
3418467a:	2300      	movs	r3, #0
3418467c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
3418467e:	e10f      	b.n	341848a0 <HAL_GPIO_DeInit+0x230>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
34184680:	2201      	movs	r2, #1
34184682:	697b      	ldr	r3, [r7, #20]
34184684:	fa02 f303 	lsl.w	r3, r2, r3
34184688:	683a      	ldr	r2, [r7, #0]
3418468a:	4013      	ands	r3, r2
3418468c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
3418468e:	693b      	ldr	r3, [r7, #16]
34184690:	2b00      	cmp	r3, #0
34184692:	f000 8102 	beq.w	3418489a <HAL_GPIO_DeInit+0x22a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
34184696:	4a89      	ldr	r2, [pc, #548]	@ (341848bc <HAL_GPIO_DeInit+0x24c>)
34184698:	697b      	ldr	r3, [r7, #20]
3418469a:	089b      	lsrs	r3, r3, #2
3418469c:	3318      	adds	r3, #24
3418469e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
341846a2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
341846a4:	697b      	ldr	r3, [r7, #20]
341846a6:	f003 0303 	and.w	r3, r3, #3
341846aa:	00db      	lsls	r3, r3, #3
341846ac:	220f      	movs	r2, #15
341846ae:	fa02 f303 	lsl.w	r3, r2, r3
341846b2:	68fa      	ldr	r2, [r7, #12]
341846b4:	4013      	ands	r3, r2
341846b6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos)))
341846b8:	687b      	ldr	r3, [r7, #4]
341846ba:	4a81      	ldr	r2, [pc, #516]	@ (341848c0 <HAL_GPIO_DeInit+0x250>)
341846bc:	4293      	cmp	r3, r2
341846be:	d043      	beq.n	34184748 <HAL_GPIO_DeInit+0xd8>
341846c0:	687b      	ldr	r3, [r7, #4]
341846c2:	4a80      	ldr	r2, [pc, #512]	@ (341848c4 <HAL_GPIO_DeInit+0x254>)
341846c4:	4293      	cmp	r3, r2
341846c6:	d03d      	beq.n	34184744 <HAL_GPIO_DeInit+0xd4>
341846c8:	687b      	ldr	r3, [r7, #4]
341846ca:	4a7f      	ldr	r2, [pc, #508]	@ (341848c8 <HAL_GPIO_DeInit+0x258>)
341846cc:	4293      	cmp	r3, r2
341846ce:	d037      	beq.n	34184740 <HAL_GPIO_DeInit+0xd0>
341846d0:	687b      	ldr	r3, [r7, #4]
341846d2:	4a7e      	ldr	r2, [pc, #504]	@ (341848cc <HAL_GPIO_DeInit+0x25c>)
341846d4:	4293      	cmp	r3, r2
341846d6:	d031      	beq.n	3418473c <HAL_GPIO_DeInit+0xcc>
341846d8:	687b      	ldr	r3, [r7, #4]
341846da:	4a7d      	ldr	r2, [pc, #500]	@ (341848d0 <HAL_GPIO_DeInit+0x260>)
341846dc:	4293      	cmp	r3, r2
341846de:	d02b      	beq.n	34184738 <HAL_GPIO_DeInit+0xc8>
341846e0:	687b      	ldr	r3, [r7, #4]
341846e2:	4a7c      	ldr	r2, [pc, #496]	@ (341848d4 <HAL_GPIO_DeInit+0x264>)
341846e4:	4293      	cmp	r3, r2
341846e6:	d025      	beq.n	34184734 <HAL_GPIO_DeInit+0xc4>
341846e8:	687b      	ldr	r3, [r7, #4]
341846ea:	4a7b      	ldr	r2, [pc, #492]	@ (341848d8 <HAL_GPIO_DeInit+0x268>)
341846ec:	4293      	cmp	r3, r2
341846ee:	d01f      	beq.n	34184730 <HAL_GPIO_DeInit+0xc0>
341846f0:	687b      	ldr	r3, [r7, #4]
341846f2:	4a7a      	ldr	r2, [pc, #488]	@ (341848dc <HAL_GPIO_DeInit+0x26c>)
341846f4:	4293      	cmp	r3, r2
341846f6:	d019      	beq.n	3418472c <HAL_GPIO_DeInit+0xbc>
341846f8:	687b      	ldr	r3, [r7, #4]
341846fa:	4a79      	ldr	r2, [pc, #484]	@ (341848e0 <HAL_GPIO_DeInit+0x270>)
341846fc:	4293      	cmp	r3, r2
341846fe:	d013      	beq.n	34184728 <HAL_GPIO_DeInit+0xb8>
34184700:	687b      	ldr	r3, [r7, #4]
34184702:	4a78      	ldr	r2, [pc, #480]	@ (341848e4 <HAL_GPIO_DeInit+0x274>)
34184704:	4293      	cmp	r3, r2
34184706:	d00d      	beq.n	34184724 <HAL_GPIO_DeInit+0xb4>
34184708:	687b      	ldr	r3, [r7, #4]
3418470a:	4a77      	ldr	r2, [pc, #476]	@ (341848e8 <HAL_GPIO_DeInit+0x278>)
3418470c:	4293      	cmp	r3, r2
3418470e:	d007      	beq.n	34184720 <HAL_GPIO_DeInit+0xb0>
34184710:	687b      	ldr	r3, [r7, #4]
34184712:	4a76      	ldr	r2, [pc, #472]	@ (341848ec <HAL_GPIO_DeInit+0x27c>)
34184714:	4293      	cmp	r3, r2
34184716:	d101      	bne.n	3418471c <HAL_GPIO_DeInit+0xac>
34184718:	230b      	movs	r3, #11
3418471a:	e016      	b.n	3418474a <HAL_GPIO_DeInit+0xda>
3418471c:	2310      	movs	r3, #16
3418471e:	e014      	b.n	3418474a <HAL_GPIO_DeInit+0xda>
34184720:	230a      	movs	r3, #10
34184722:	e012      	b.n	3418474a <HAL_GPIO_DeInit+0xda>
34184724:	2309      	movs	r3, #9
34184726:	e010      	b.n	3418474a <HAL_GPIO_DeInit+0xda>
34184728:	2308      	movs	r3, #8
3418472a:	e00e      	b.n	3418474a <HAL_GPIO_DeInit+0xda>
3418472c:	2307      	movs	r3, #7
3418472e:	e00c      	b.n	3418474a <HAL_GPIO_DeInit+0xda>
34184730:	2306      	movs	r3, #6
34184732:	e00a      	b.n	3418474a <HAL_GPIO_DeInit+0xda>
34184734:	2305      	movs	r3, #5
34184736:	e008      	b.n	3418474a <HAL_GPIO_DeInit+0xda>
34184738:	2304      	movs	r3, #4
3418473a:	e006      	b.n	3418474a <HAL_GPIO_DeInit+0xda>
3418473c:	2303      	movs	r3, #3
3418473e:	e004      	b.n	3418474a <HAL_GPIO_DeInit+0xda>
34184740:	2302      	movs	r3, #2
34184742:	e002      	b.n	3418474a <HAL_GPIO_DeInit+0xda>
34184744:	2301      	movs	r3, #1
34184746:	e000      	b.n	3418474a <HAL_GPIO_DeInit+0xda>
34184748:	2300      	movs	r3, #0
3418474a:	697a      	ldr	r2, [r7, #20]
3418474c:	f002 0203 	and.w	r2, r2, #3
34184750:	00d2      	lsls	r2, r2, #3
34184752:	4093      	lsls	r3, r2
34184754:	68fa      	ldr	r2, [r7, #12]
34184756:	429a      	cmp	r2, r3
34184758:	d136      	bne.n	341847c8 <HAL_GPIO_DeInit+0x158>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
3418475a:	4b58      	ldr	r3, [pc, #352]	@ (341848bc <HAL_GPIO_DeInit+0x24c>)
3418475c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
34184760:	693b      	ldr	r3, [r7, #16]
34184762:	43db      	mvns	r3, r3
34184764:	4955      	ldr	r1, [pc, #340]	@ (341848bc <HAL_GPIO_DeInit+0x24c>)
34184766:	4013      	ands	r3, r2
34184768:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
3418476c:	4b53      	ldr	r3, [pc, #332]	@ (341848bc <HAL_GPIO_DeInit+0x24c>)
3418476e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
34184772:	693b      	ldr	r3, [r7, #16]
34184774:	43db      	mvns	r3, r3
34184776:	4951      	ldr	r1, [pc, #324]	@ (341848bc <HAL_GPIO_DeInit+0x24c>)
34184778:	4013      	ands	r3, r2
3418477a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
3418477e:	4b4f      	ldr	r3, [pc, #316]	@ (341848bc <HAL_GPIO_DeInit+0x24c>)
34184780:	681a      	ldr	r2, [r3, #0]
34184782:	693b      	ldr	r3, [r7, #16]
34184784:	43db      	mvns	r3, r3
34184786:	494d      	ldr	r1, [pc, #308]	@ (341848bc <HAL_GPIO_DeInit+0x24c>)
34184788:	4013      	ands	r3, r2
3418478a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
3418478c:	4b4b      	ldr	r3, [pc, #300]	@ (341848bc <HAL_GPIO_DeInit+0x24c>)
3418478e:	685a      	ldr	r2, [r3, #4]
34184790:	693b      	ldr	r3, [r7, #16]
34184792:	43db      	mvns	r3, r3
34184794:	4949      	ldr	r1, [pc, #292]	@ (341848bc <HAL_GPIO_DeInit+0x24c>)
34184796:	4013      	ands	r3, r2
34184798:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos);
3418479a:	697b      	ldr	r3, [r7, #20]
3418479c:	f003 0303 	and.w	r3, r3, #3
341847a0:	00db      	lsls	r3, r3, #3
341847a2:	220f      	movs	r2, #15
341847a4:	fa02 f303 	lsl.w	r3, r2, r3
341847a8:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
341847aa:	4a44      	ldr	r2, [pc, #272]	@ (341848bc <HAL_GPIO_DeInit+0x24c>)
341847ac:	697b      	ldr	r3, [r7, #20]
341847ae:	089b      	lsrs	r3, r3, #2
341847b0:	3318      	adds	r3, #24
341847b2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
341847b6:	68fb      	ldr	r3, [r7, #12]
341847b8:	43da      	mvns	r2, r3
341847ba:	4840      	ldr	r0, [pc, #256]	@ (341848bc <HAL_GPIO_DeInit+0x24c>)
341847bc:	697b      	ldr	r3, [r7, #20]
341847be:	089b      	lsrs	r3, r3, #2
341847c0:	400a      	ands	r2, r1
341847c2:	3318      	adds	r3, #24
341847c4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
341847c8:	687b      	ldr	r3, [r7, #4]
341847ca:	681a      	ldr	r2, [r3, #0]
341847cc:	697b      	ldr	r3, [r7, #20]
341847ce:	005b      	lsls	r3, r3, #1
341847d0:	2103      	movs	r1, #3
341847d2:	fa01 f303 	lsl.w	r3, r1, r3
341847d6:	431a      	orrs	r2, r3
341847d8:	687b      	ldr	r3, [r7, #4]
341847da:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos)) ;
341847dc:	697b      	ldr	r3, [r7, #20]
341847de:	08da      	lsrs	r2, r3, #3
341847e0:	687b      	ldr	r3, [r7, #4]
341847e2:	3208      	adds	r2, #8
341847e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
341847e8:	697b      	ldr	r3, [r7, #20]
341847ea:	f003 0307 	and.w	r3, r3, #7
341847ee:	009b      	lsls	r3, r3, #2
341847f0:	220f      	movs	r2, #15
341847f2:	fa02 f303 	lsl.w	r3, r2, r3
341847f6:	43db      	mvns	r3, r3
341847f8:	697a      	ldr	r2, [r7, #20]
341847fa:	08d2      	lsrs	r2, r2, #3
341847fc:	4019      	ands	r1, r3
341847fe:	687b      	ldr	r3, [r7, #4]
34184800:	3208      	adds	r2, #8
34184802:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34184806:	687b      	ldr	r3, [r7, #4]
34184808:	689a      	ldr	r2, [r3, #8]
3418480a:	697b      	ldr	r3, [r7, #20]
3418480c:	005b      	lsls	r3, r3, #1
3418480e:	2103      	movs	r1, #3
34184810:	fa01 f303 	lsl.w	r3, r1, r3
34184814:	43db      	mvns	r3, r3
34184816:	401a      	ands	r2, r3
34184818:	687b      	ldr	r3, [r7, #4]
3418481a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
3418481c:	687b      	ldr	r3, [r7, #4]
3418481e:	685a      	ldr	r2, [r3, #4]
34184820:	2101      	movs	r1, #1
34184822:	697b      	ldr	r3, [r7, #20]
34184824:	fa01 f303 	lsl.w	r3, r1, r3
34184828:	43db      	mvns	r3, r3
3418482a:	401a      	ands	r2, r3
3418482c:	687b      	ldr	r3, [r7, #4]
3418482e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
34184830:	687b      	ldr	r3, [r7, #4]
34184832:	68da      	ldr	r2, [r3, #12]
34184834:	697b      	ldr	r3, [r7, #20]
34184836:	005b      	lsls	r3, r3, #1
34184838:	2103      	movs	r1, #3
3418483a:	fa01 f303 	lsl.w	r3, r1, r3
3418483e:	43db      	mvns	r3, r3
34184840:	401a      	ands	r2, r3
34184842:	687b      	ldr	r3, [r7, #4]
34184844:	60da      	str	r2, [r3, #12]

      /* Reset delay settings for the current IO */
      GPIOx->DELAYR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * GPIO_DELAYRL_DLY1_Pos)) ;
34184846:	697b      	ldr	r3, [r7, #20]
34184848:	08da      	lsrs	r2, r3, #3
3418484a:	687b      	ldr	r3, [r7, #4]
3418484c:	3210      	adds	r2, #16
3418484e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
34184852:	697b      	ldr	r3, [r7, #20]
34184854:	f003 0307 	and.w	r3, r3, #7
34184858:	009b      	lsls	r3, r3, #2
3418485a:	220f      	movs	r2, #15
3418485c:	fa02 f303 	lsl.w	r3, r2, r3
34184860:	43db      	mvns	r3, r3
34184862:	697a      	ldr	r2, [r7, #20]
34184864:	08d2      	lsrs	r2, r2, #3
34184866:	4019      	ands	r1, r3
34184868:	687b      	ldr	r3, [r7, #4]
3418486a:	3210      	adds	r2, #16
3418486c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Reset control settings for the current IO */
      GPIOx->ADVCFGR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * GPIO_ADVCFGRL_1_Pos)) ;
34184870:	697b      	ldr	r3, [r7, #20]
34184872:	08da      	lsrs	r2, r3, #3
34184874:	687b      	ldr	r3, [r7, #4]
34184876:	3212      	adds	r2, #18
34184878:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
3418487c:	697b      	ldr	r3, [r7, #20]
3418487e:	f003 0307 	and.w	r3, r3, #7
34184882:	009b      	lsls	r3, r3, #2
34184884:	220f      	movs	r2, #15
34184886:	fa02 f303 	lsl.w	r3, r2, r3
3418488a:	43db      	mvns	r3, r3
3418488c:	697a      	ldr	r2, [r7, #20]
3418488e:	08d2      	lsrs	r2, r2, #3
34184890:	4019      	ands	r1, r3
34184892:	687b      	ldr	r3, [r7, #4]
34184894:	3212      	adds	r2, #18
34184896:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    position++;
3418489a:	697b      	ldr	r3, [r7, #20]
3418489c:	3301      	adds	r3, #1
3418489e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
341848a0:	683a      	ldr	r2, [r7, #0]
341848a2:	697b      	ldr	r3, [r7, #20]
341848a4:	fa22 f303 	lsr.w	r3, r2, r3
341848a8:	2b00      	cmp	r3, #0
341848aa:	f47f aee9 	bne.w	34184680 <HAL_GPIO_DeInit+0x10>
  }
}
341848ae:	bf00      	nop
341848b0:	bf00      	nop
341848b2:	371c      	adds	r7, #28
341848b4:	46bd      	mov	sp, r7
341848b6:	f85d 7b04 	ldr.w	r7, [sp], #4
341848ba:	4770      	bx	lr
341848bc:	56025000 	.word	0x56025000
341848c0:	56020000 	.word	0x56020000
341848c4:	56020400 	.word	0x56020400
341848c8:	56020800 	.word	0x56020800
341848cc:	56020c00 	.word	0x56020c00
341848d0:	56021000 	.word	0x56021000
341848d4:	56021400 	.word	0x56021400
341848d8:	56021800 	.word	0x56021800
341848dc:	56021c00 	.word	0x56021c00
341848e0:	56023400 	.word	0x56023400
341848e4:	56023800 	.word	0x56023800
341848e8:	56023c00 	.word	0x56023c00
341848ec:	56024000 	.word	0x56024000

341848f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
341848f0:	b580      	push	{r7, lr}
341848f2:	b082      	sub	sp, #8
341848f4:	af00      	add	r7, sp, #0
341848f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
341848f8:	687b      	ldr	r3, [r7, #4]
341848fa:	2b00      	cmp	r3, #0
341848fc:	d101      	bne.n	34184902 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
341848fe:	2301      	movs	r3, #1
34184900:	e08d      	b.n	34184a1e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
34184902:	687b      	ldr	r3, [r7, #4]
34184904:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
34184908:	b2db      	uxtb	r3, r3
3418490a:	2b00      	cmp	r3, #0
3418490c:	d106      	bne.n	3418491c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
3418490e:	687b      	ldr	r3, [r7, #4]
34184910:	2200      	movs	r2, #0
34184912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
34184916:	6878      	ldr	r0, [r7, #4]
34184918:	f7fc fb10 	bl	34180f3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
3418491c:	687b      	ldr	r3, [r7, #4]
3418491e:	2224      	movs	r2, #36	@ 0x24
34184920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
34184924:	687b      	ldr	r3, [r7, #4]
34184926:	681b      	ldr	r3, [r3, #0]
34184928:	681a      	ldr	r2, [r3, #0]
3418492a:	687b      	ldr	r3, [r7, #4]
3418492c:	681b      	ldr	r3, [r3, #0]
3418492e:	f022 0201 	bic.w	r2, r2, #1
34184932:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
34184934:	687b      	ldr	r3, [r7, #4]
34184936:	685a      	ldr	r2, [r3, #4]
34184938:	687b      	ldr	r3, [r7, #4]
3418493a:	681b      	ldr	r3, [r3, #0]
3418493c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
34184940:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
34184942:	687b      	ldr	r3, [r7, #4]
34184944:	681b      	ldr	r3, [r3, #0]
34184946:	689a      	ldr	r2, [r3, #8]
34184948:	687b      	ldr	r3, [r7, #4]
3418494a:	681b      	ldr	r3, [r3, #0]
3418494c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
34184950:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
34184952:	687b      	ldr	r3, [r7, #4]
34184954:	68db      	ldr	r3, [r3, #12]
34184956:	2b01      	cmp	r3, #1
34184958:	d107      	bne.n	3418496a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
3418495a:	687b      	ldr	r3, [r7, #4]
3418495c:	689a      	ldr	r2, [r3, #8]
3418495e:	687b      	ldr	r3, [r7, #4]
34184960:	681b      	ldr	r3, [r3, #0]
34184962:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
34184966:	609a      	str	r2, [r3, #8]
34184968:	e006      	b.n	34184978 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
3418496a:	687b      	ldr	r3, [r7, #4]
3418496c:	689a      	ldr	r2, [r3, #8]
3418496e:	687b      	ldr	r3, [r7, #4]
34184970:	681b      	ldr	r3, [r3, #0]
34184972:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
34184976:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
34184978:	687b      	ldr	r3, [r7, #4]
3418497a:	68db      	ldr	r3, [r3, #12]
3418497c:	2b02      	cmp	r3, #2
3418497e:	d108      	bne.n	34184992 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
34184980:	687b      	ldr	r3, [r7, #4]
34184982:	681b      	ldr	r3, [r3, #0]
34184984:	685a      	ldr	r2, [r3, #4]
34184986:	687b      	ldr	r3, [r7, #4]
34184988:	681b      	ldr	r3, [r3, #0]
3418498a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
3418498e:	605a      	str	r2, [r3, #4]
34184990:	e007      	b.n	341849a2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
34184992:	687b      	ldr	r3, [r7, #4]
34184994:	681b      	ldr	r3, [r3, #0]
34184996:	685a      	ldr	r2, [r3, #4]
34184998:	687b      	ldr	r3, [r7, #4]
3418499a:	681b      	ldr	r3, [r3, #0]
3418499c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
341849a0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
341849a2:	687b      	ldr	r3, [r7, #4]
341849a4:	681b      	ldr	r3, [r3, #0]
341849a6:	685b      	ldr	r3, [r3, #4]
341849a8:	687a      	ldr	r2, [r7, #4]
341849aa:	6812      	ldr	r2, [r2, #0]
341849ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
341849b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
341849b4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
341849b6:	687b      	ldr	r3, [r7, #4]
341849b8:	681b      	ldr	r3, [r3, #0]
341849ba:	68da      	ldr	r2, [r3, #12]
341849bc:	687b      	ldr	r3, [r7, #4]
341849be:	681b      	ldr	r3, [r3, #0]
341849c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
341849c4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
341849c6:	687b      	ldr	r3, [r7, #4]
341849c8:	691a      	ldr	r2, [r3, #16]
341849ca:	687b      	ldr	r3, [r7, #4]
341849cc:	695b      	ldr	r3, [r3, #20]
341849ce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
341849d2:	687b      	ldr	r3, [r7, #4]
341849d4:	699b      	ldr	r3, [r3, #24]
341849d6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
341849d8:	687b      	ldr	r3, [r7, #4]
341849da:	681b      	ldr	r3, [r3, #0]
341849dc:	430a      	orrs	r2, r1
341849de:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
341849e0:	687b      	ldr	r3, [r7, #4]
341849e2:	69d9      	ldr	r1, [r3, #28]
341849e4:	687b      	ldr	r3, [r7, #4]
341849e6:	6a1a      	ldr	r2, [r3, #32]
341849e8:	687b      	ldr	r3, [r7, #4]
341849ea:	681b      	ldr	r3, [r3, #0]
341849ec:	430a      	orrs	r2, r1
341849ee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
341849f0:	687b      	ldr	r3, [r7, #4]
341849f2:	681b      	ldr	r3, [r3, #0]
341849f4:	681a      	ldr	r2, [r3, #0]
341849f6:	687b      	ldr	r3, [r7, #4]
341849f8:	681b      	ldr	r3, [r3, #0]
341849fa:	f042 0201 	orr.w	r2, r2, #1
341849fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
34184a00:	687b      	ldr	r3, [r7, #4]
34184a02:	2200      	movs	r2, #0
34184a04:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
34184a06:	687b      	ldr	r3, [r7, #4]
34184a08:	2220      	movs	r2, #32
34184a0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
34184a0e:	687b      	ldr	r3, [r7, #4]
34184a10:	2200      	movs	r2, #0
34184a12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
34184a14:	687b      	ldr	r3, [r7, #4]
34184a16:	2200      	movs	r2, #0
34184a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
34184a1c:	2300      	movs	r3, #0
}
34184a1e:	4618      	mov	r0, r3
34184a20:	3708      	adds	r7, #8
34184a22:	46bd      	mov	sp, r7
34184a24:	bd80      	pop	{r7, pc}

34184a26 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
34184a26:	b580      	push	{r7, lr}
34184a28:	b082      	sub	sp, #8
34184a2a:	af00      	add	r7, sp, #0
34184a2c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
34184a2e:	687b      	ldr	r3, [r7, #4]
34184a30:	2b00      	cmp	r3, #0
34184a32:	d101      	bne.n	34184a38 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
34184a34:	2301      	movs	r3, #1
34184a36:	e021      	b.n	34184a7c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
34184a38:	687b      	ldr	r3, [r7, #4]
34184a3a:	2224      	movs	r2, #36	@ 0x24
34184a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
34184a40:	687b      	ldr	r3, [r7, #4]
34184a42:	681b      	ldr	r3, [r3, #0]
34184a44:	681a      	ldr	r2, [r3, #0]
34184a46:	687b      	ldr	r3, [r7, #4]
34184a48:	681b      	ldr	r3, [r3, #0]
34184a4a:	f022 0201 	bic.w	r2, r2, #1
34184a4e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
34184a50:	6878      	ldr	r0, [r7, #4]
34184a52:	f7fc fadb 	bl	3418100c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
34184a56:	687b      	ldr	r3, [r7, #4]
34184a58:	2200      	movs	r2, #0
34184a5a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
34184a5c:	687b      	ldr	r3, [r7, #4]
34184a5e:	2200      	movs	r2, #0
34184a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
34184a64:	687b      	ldr	r3, [r7, #4]
34184a66:	2200      	movs	r2, #0
34184a68:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
34184a6a:	687b      	ldr	r3, [r7, #4]
34184a6c:	2200      	movs	r2, #0
34184a6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
34184a72:	687b      	ldr	r3, [r7, #4]
34184a74:	2200      	movs	r2, #0
34184a76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
34184a7a:	2300      	movs	r3, #0
}
34184a7c:	4618      	mov	r0, r3
34184a7e:	3708      	adds	r7, #8
34184a80:	46bd      	mov	sp, r7
34184a82:	bd80      	pop	{r7, pc}

34184a84 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
34184a84:	b580      	push	{r7, lr}
34184a86:	b088      	sub	sp, #32
34184a88:	af02      	add	r7, sp, #8
34184a8a:	60f8      	str	r0, [r7, #12]
34184a8c:	4608      	mov	r0, r1
34184a8e:	4611      	mov	r1, r2
34184a90:	461a      	mov	r2, r3
34184a92:	4603      	mov	r3, r0
34184a94:	817b      	strh	r3, [r7, #10]
34184a96:	460b      	mov	r3, r1
34184a98:	813b      	strh	r3, [r7, #8]
34184a9a:	4613      	mov	r3, r2
34184a9c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
34184a9e:	68fb      	ldr	r3, [r7, #12]
34184aa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
34184aa4:	b2db      	uxtb	r3, r3
34184aa6:	2b20      	cmp	r3, #32
34184aa8:	f040 80f9 	bne.w	34184c9e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
34184aac:	6a3b      	ldr	r3, [r7, #32]
34184aae:	2b00      	cmp	r3, #0
34184ab0:	d002      	beq.n	34184ab8 <HAL_I2C_Mem_Write+0x34>
34184ab2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
34184ab4:	2b00      	cmp	r3, #0
34184ab6:	d105      	bne.n	34184ac4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
34184ab8:	68fb      	ldr	r3, [r7, #12]
34184aba:	f44f 7200 	mov.w	r2, #512	@ 0x200
34184abe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
34184ac0:	2301      	movs	r3, #1
34184ac2:	e0ed      	b.n	34184ca0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
34184ac4:	68fb      	ldr	r3, [r7, #12]
34184ac6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
34184aca:	2b01      	cmp	r3, #1
34184acc:	d101      	bne.n	34184ad2 <HAL_I2C_Mem_Write+0x4e>
34184ace:	2302      	movs	r3, #2
34184ad0:	e0e6      	b.n	34184ca0 <HAL_I2C_Mem_Write+0x21c>
34184ad2:	68fb      	ldr	r3, [r7, #12]
34184ad4:	2201      	movs	r2, #1
34184ad6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
34184ada:	f7fd ff5f 	bl	3418299c <HAL_GetTick>
34184ade:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
34184ae0:	697b      	ldr	r3, [r7, #20]
34184ae2:	9300      	str	r3, [sp, #0]
34184ae4:	2319      	movs	r3, #25
34184ae6:	2201      	movs	r2, #1
34184ae8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
34184aec:	68f8      	ldr	r0, [r7, #12]
34184aee:	f000 fadd 	bl	341850ac <I2C_WaitOnFlagUntilTimeout>
34184af2:	4603      	mov	r3, r0
34184af4:	2b00      	cmp	r3, #0
34184af6:	d001      	beq.n	34184afc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
34184af8:	2301      	movs	r3, #1
34184afa:	e0d1      	b.n	34184ca0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
34184afc:	68fb      	ldr	r3, [r7, #12]
34184afe:	2221      	movs	r2, #33	@ 0x21
34184b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
34184b04:	68fb      	ldr	r3, [r7, #12]
34184b06:	2240      	movs	r2, #64	@ 0x40
34184b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
34184b0c:	68fb      	ldr	r3, [r7, #12]
34184b0e:	2200      	movs	r2, #0
34184b10:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
34184b12:	68fb      	ldr	r3, [r7, #12]
34184b14:	6a3a      	ldr	r2, [r7, #32]
34184b16:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
34184b18:	68fb      	ldr	r3, [r7, #12]
34184b1a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
34184b1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
34184b1e:	68fb      	ldr	r3, [r7, #12]
34184b20:	2200      	movs	r2, #0
34184b22:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
34184b24:	88f8      	ldrh	r0, [r7, #6]
34184b26:	893a      	ldrh	r2, [r7, #8]
34184b28:	8979      	ldrh	r1, [r7, #10]
34184b2a:	697b      	ldr	r3, [r7, #20]
34184b2c:	9301      	str	r3, [sp, #4]
34184b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34184b30:	9300      	str	r3, [sp, #0]
34184b32:	4603      	mov	r3, r0
34184b34:	68f8      	ldr	r0, [r7, #12]
34184b36:	f000 f9ed 	bl	34184f14 <I2C_RequestMemoryWrite>
34184b3a:	4603      	mov	r3, r0
34184b3c:	2b00      	cmp	r3, #0
34184b3e:	d005      	beq.n	34184b4c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
34184b40:	68fb      	ldr	r3, [r7, #12]
34184b42:	2200      	movs	r2, #0
34184b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
34184b48:	2301      	movs	r3, #1
34184b4a:	e0a9      	b.n	34184ca0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
34184b4c:	68fb      	ldr	r3, [r7, #12]
34184b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184b50:	b29b      	uxth	r3, r3
34184b52:	2bff      	cmp	r3, #255	@ 0xff
34184b54:	d90e      	bls.n	34184b74 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
34184b56:	68fb      	ldr	r3, [r7, #12]
34184b58:	22ff      	movs	r2, #255	@ 0xff
34184b5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
34184b5c:	68fb      	ldr	r3, [r7, #12]
34184b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34184b60:	b2da      	uxtb	r2, r3
34184b62:	8979      	ldrh	r1, [r7, #10]
34184b64:	2300      	movs	r3, #0
34184b66:	9300      	str	r3, [sp, #0]
34184b68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
34184b6c:	68f8      	ldr	r0, [r7, #12]
34184b6e:	f000 fc61 	bl	34185434 <I2C_TransferConfig>
34184b72:	e00f      	b.n	34184b94 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
34184b74:	68fb      	ldr	r3, [r7, #12]
34184b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184b78:	b29a      	uxth	r2, r3
34184b7a:	68fb      	ldr	r3, [r7, #12]
34184b7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
34184b7e:	68fb      	ldr	r3, [r7, #12]
34184b80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34184b82:	b2da      	uxtb	r2, r3
34184b84:	8979      	ldrh	r1, [r7, #10]
34184b86:	2300      	movs	r3, #0
34184b88:	9300      	str	r3, [sp, #0]
34184b8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
34184b8e:	68f8      	ldr	r0, [r7, #12]
34184b90:	f000 fc50 	bl	34185434 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
34184b94:	697a      	ldr	r2, [r7, #20]
34184b96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
34184b98:	68f8      	ldr	r0, [r7, #12]
34184b9a:	f000 fae0 	bl	3418515e <I2C_WaitOnTXISFlagUntilTimeout>
34184b9e:	4603      	mov	r3, r0
34184ba0:	2b00      	cmp	r3, #0
34184ba2:	d001      	beq.n	34184ba8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
34184ba4:	2301      	movs	r3, #1
34184ba6:	e07b      	b.n	34184ca0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
34184ba8:	68fb      	ldr	r3, [r7, #12]
34184baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184bac:	781a      	ldrb	r2, [r3, #0]
34184bae:	68fb      	ldr	r3, [r7, #12]
34184bb0:	681b      	ldr	r3, [r3, #0]
34184bb2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
34184bb4:	68fb      	ldr	r3, [r7, #12]
34184bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184bb8:	1c5a      	adds	r2, r3, #1
34184bba:	68fb      	ldr	r3, [r7, #12]
34184bbc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
34184bbe:	68fb      	ldr	r3, [r7, #12]
34184bc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184bc2:	b29b      	uxth	r3, r3
34184bc4:	3b01      	subs	r3, #1
34184bc6:	b29a      	uxth	r2, r3
34184bc8:	68fb      	ldr	r3, [r7, #12]
34184bca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
34184bcc:	68fb      	ldr	r3, [r7, #12]
34184bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34184bd0:	3b01      	subs	r3, #1
34184bd2:	b29a      	uxth	r2, r3
34184bd4:	68fb      	ldr	r3, [r7, #12]
34184bd6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
34184bd8:	68fb      	ldr	r3, [r7, #12]
34184bda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184bdc:	b29b      	uxth	r3, r3
34184bde:	2b00      	cmp	r3, #0
34184be0:	d034      	beq.n	34184c4c <HAL_I2C_Mem_Write+0x1c8>
34184be2:	68fb      	ldr	r3, [r7, #12]
34184be4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34184be6:	2b00      	cmp	r3, #0
34184be8:	d130      	bne.n	34184c4c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
34184bea:	697b      	ldr	r3, [r7, #20]
34184bec:	9300      	str	r3, [sp, #0]
34184bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34184bf0:	2200      	movs	r2, #0
34184bf2:	2180      	movs	r1, #128	@ 0x80
34184bf4:	68f8      	ldr	r0, [r7, #12]
34184bf6:	f000 fa59 	bl	341850ac <I2C_WaitOnFlagUntilTimeout>
34184bfa:	4603      	mov	r3, r0
34184bfc:	2b00      	cmp	r3, #0
34184bfe:	d001      	beq.n	34184c04 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
34184c00:	2301      	movs	r3, #1
34184c02:	e04d      	b.n	34184ca0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
34184c04:	68fb      	ldr	r3, [r7, #12]
34184c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184c08:	b29b      	uxth	r3, r3
34184c0a:	2bff      	cmp	r3, #255	@ 0xff
34184c0c:	d90e      	bls.n	34184c2c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
34184c0e:	68fb      	ldr	r3, [r7, #12]
34184c10:	22ff      	movs	r2, #255	@ 0xff
34184c12:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
34184c14:	68fb      	ldr	r3, [r7, #12]
34184c16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34184c18:	b2da      	uxtb	r2, r3
34184c1a:	8979      	ldrh	r1, [r7, #10]
34184c1c:	2300      	movs	r3, #0
34184c1e:	9300      	str	r3, [sp, #0]
34184c20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
34184c24:	68f8      	ldr	r0, [r7, #12]
34184c26:	f000 fc05 	bl	34185434 <I2C_TransferConfig>
34184c2a:	e00f      	b.n	34184c4c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
34184c2c:	68fb      	ldr	r3, [r7, #12]
34184c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184c30:	b29a      	uxth	r2, r3
34184c32:	68fb      	ldr	r3, [r7, #12]
34184c34:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
34184c36:	68fb      	ldr	r3, [r7, #12]
34184c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34184c3a:	b2da      	uxtb	r2, r3
34184c3c:	8979      	ldrh	r1, [r7, #10]
34184c3e:	2300      	movs	r3, #0
34184c40:	9300      	str	r3, [sp, #0]
34184c42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
34184c46:	68f8      	ldr	r0, [r7, #12]
34184c48:	f000 fbf4 	bl	34185434 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
34184c4c:	68fb      	ldr	r3, [r7, #12]
34184c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184c50:	b29b      	uxth	r3, r3
34184c52:	2b00      	cmp	r3, #0
34184c54:	d19e      	bne.n	34184b94 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
34184c56:	697a      	ldr	r2, [r7, #20]
34184c58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
34184c5a:	68f8      	ldr	r0, [r7, #12]
34184c5c:	f000 fac6 	bl	341851ec <I2C_WaitOnSTOPFlagUntilTimeout>
34184c60:	4603      	mov	r3, r0
34184c62:	2b00      	cmp	r3, #0
34184c64:	d001      	beq.n	34184c6a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
34184c66:	2301      	movs	r3, #1
34184c68:	e01a      	b.n	34184ca0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
34184c6a:	68fb      	ldr	r3, [r7, #12]
34184c6c:	681b      	ldr	r3, [r3, #0]
34184c6e:	2220      	movs	r2, #32
34184c70:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
34184c72:	68fb      	ldr	r3, [r7, #12]
34184c74:	681b      	ldr	r3, [r3, #0]
34184c76:	6859      	ldr	r1, [r3, #4]
34184c78:	68fb      	ldr	r3, [r7, #12]
34184c7a:	681a      	ldr	r2, [r3, #0]
34184c7c:	4b0a      	ldr	r3, [pc, #40]	@ (34184ca8 <HAL_I2C_Mem_Write+0x224>)
34184c7e:	400b      	ands	r3, r1
34184c80:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
34184c82:	68fb      	ldr	r3, [r7, #12]
34184c84:	2220      	movs	r2, #32
34184c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
34184c8a:	68fb      	ldr	r3, [r7, #12]
34184c8c:	2200      	movs	r2, #0
34184c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
34184c92:	68fb      	ldr	r3, [r7, #12]
34184c94:	2200      	movs	r2, #0
34184c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
34184c9a:	2300      	movs	r3, #0
34184c9c:	e000      	b.n	34184ca0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
34184c9e:	2302      	movs	r3, #2
  }
}
34184ca0:	4618      	mov	r0, r3
34184ca2:	3718      	adds	r7, #24
34184ca4:	46bd      	mov	sp, r7
34184ca6:	bd80      	pop	{r7, pc}
34184ca8:	fe00e800 	.word	0xfe00e800

34184cac <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
34184cac:	b580      	push	{r7, lr}
34184cae:	b088      	sub	sp, #32
34184cb0:	af02      	add	r7, sp, #8
34184cb2:	60f8      	str	r0, [r7, #12]
34184cb4:	4608      	mov	r0, r1
34184cb6:	4611      	mov	r1, r2
34184cb8:	461a      	mov	r2, r3
34184cba:	4603      	mov	r3, r0
34184cbc:	817b      	strh	r3, [r7, #10]
34184cbe:	460b      	mov	r3, r1
34184cc0:	813b      	strh	r3, [r7, #8]
34184cc2:	4613      	mov	r3, r2
34184cc4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
34184cc6:	68fb      	ldr	r3, [r7, #12]
34184cc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
34184ccc:	b2db      	uxtb	r3, r3
34184cce:	2b20      	cmp	r3, #32
34184cd0:	f040 80fd 	bne.w	34184ece <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
34184cd4:	6a3b      	ldr	r3, [r7, #32]
34184cd6:	2b00      	cmp	r3, #0
34184cd8:	d002      	beq.n	34184ce0 <HAL_I2C_Mem_Read+0x34>
34184cda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
34184cdc:	2b00      	cmp	r3, #0
34184cde:	d105      	bne.n	34184cec <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
34184ce0:	68fb      	ldr	r3, [r7, #12]
34184ce2:	f44f 7200 	mov.w	r2, #512	@ 0x200
34184ce6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
34184ce8:	2301      	movs	r3, #1
34184cea:	e0f1      	b.n	34184ed0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
34184cec:	68fb      	ldr	r3, [r7, #12]
34184cee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
34184cf2:	2b01      	cmp	r3, #1
34184cf4:	d101      	bne.n	34184cfa <HAL_I2C_Mem_Read+0x4e>
34184cf6:	2302      	movs	r3, #2
34184cf8:	e0ea      	b.n	34184ed0 <HAL_I2C_Mem_Read+0x224>
34184cfa:	68fb      	ldr	r3, [r7, #12]
34184cfc:	2201      	movs	r2, #1
34184cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
34184d02:	f7fd fe4b 	bl	3418299c <HAL_GetTick>
34184d06:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
34184d08:	697b      	ldr	r3, [r7, #20]
34184d0a:	9300      	str	r3, [sp, #0]
34184d0c:	2319      	movs	r3, #25
34184d0e:	2201      	movs	r2, #1
34184d10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
34184d14:	68f8      	ldr	r0, [r7, #12]
34184d16:	f000 f9c9 	bl	341850ac <I2C_WaitOnFlagUntilTimeout>
34184d1a:	4603      	mov	r3, r0
34184d1c:	2b00      	cmp	r3, #0
34184d1e:	d001      	beq.n	34184d24 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
34184d20:	2301      	movs	r3, #1
34184d22:	e0d5      	b.n	34184ed0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
34184d24:	68fb      	ldr	r3, [r7, #12]
34184d26:	2222      	movs	r2, #34	@ 0x22
34184d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
34184d2c:	68fb      	ldr	r3, [r7, #12]
34184d2e:	2240      	movs	r2, #64	@ 0x40
34184d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
34184d34:	68fb      	ldr	r3, [r7, #12]
34184d36:	2200      	movs	r2, #0
34184d38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
34184d3a:	68fb      	ldr	r3, [r7, #12]
34184d3c:	6a3a      	ldr	r2, [r7, #32]
34184d3e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
34184d40:	68fb      	ldr	r3, [r7, #12]
34184d42:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
34184d44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
34184d46:	68fb      	ldr	r3, [r7, #12]
34184d48:	2200      	movs	r2, #0
34184d4a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
34184d4c:	88f8      	ldrh	r0, [r7, #6]
34184d4e:	893a      	ldrh	r2, [r7, #8]
34184d50:	8979      	ldrh	r1, [r7, #10]
34184d52:	697b      	ldr	r3, [r7, #20]
34184d54:	9301      	str	r3, [sp, #4]
34184d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34184d58:	9300      	str	r3, [sp, #0]
34184d5a:	4603      	mov	r3, r0
34184d5c:	68f8      	ldr	r0, [r7, #12]
34184d5e:	f000 f92d 	bl	34184fbc <I2C_RequestMemoryRead>
34184d62:	4603      	mov	r3, r0
34184d64:	2b00      	cmp	r3, #0
34184d66:	d005      	beq.n	34184d74 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
34184d68:	68fb      	ldr	r3, [r7, #12]
34184d6a:	2200      	movs	r2, #0
34184d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
34184d70:	2301      	movs	r3, #1
34184d72:	e0ad      	b.n	34184ed0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
34184d74:	68fb      	ldr	r3, [r7, #12]
34184d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184d78:	b29b      	uxth	r3, r3
34184d7a:	2bff      	cmp	r3, #255	@ 0xff
34184d7c:	d90e      	bls.n	34184d9c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
34184d7e:	68fb      	ldr	r3, [r7, #12]
34184d80:	22ff      	movs	r2, #255	@ 0xff
34184d82:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
34184d84:	68fb      	ldr	r3, [r7, #12]
34184d86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34184d88:	b2da      	uxtb	r2, r3
34184d8a:	8979      	ldrh	r1, [r7, #10]
34184d8c:	4b52      	ldr	r3, [pc, #328]	@ (34184ed8 <HAL_I2C_Mem_Read+0x22c>)
34184d8e:	9300      	str	r3, [sp, #0]
34184d90:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
34184d94:	68f8      	ldr	r0, [r7, #12]
34184d96:	f000 fb4d 	bl	34185434 <I2C_TransferConfig>
34184d9a:	e00f      	b.n	34184dbc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
34184d9c:	68fb      	ldr	r3, [r7, #12]
34184d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184da0:	b29a      	uxth	r2, r3
34184da2:	68fb      	ldr	r3, [r7, #12]
34184da4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
34184da6:	68fb      	ldr	r3, [r7, #12]
34184da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34184daa:	b2da      	uxtb	r2, r3
34184dac:	8979      	ldrh	r1, [r7, #10]
34184dae:	4b4a      	ldr	r3, [pc, #296]	@ (34184ed8 <HAL_I2C_Mem_Read+0x22c>)
34184db0:	9300      	str	r3, [sp, #0]
34184db2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
34184db6:	68f8      	ldr	r0, [r7, #12]
34184db8:	f000 fb3c 	bl	34185434 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
34184dbc:	697b      	ldr	r3, [r7, #20]
34184dbe:	9300      	str	r3, [sp, #0]
34184dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34184dc2:	2200      	movs	r2, #0
34184dc4:	2104      	movs	r1, #4
34184dc6:	68f8      	ldr	r0, [r7, #12]
34184dc8:	f000 f970 	bl	341850ac <I2C_WaitOnFlagUntilTimeout>
34184dcc:	4603      	mov	r3, r0
34184dce:	2b00      	cmp	r3, #0
34184dd0:	d001      	beq.n	34184dd6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
34184dd2:	2301      	movs	r3, #1
34184dd4:	e07c      	b.n	34184ed0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
34184dd6:	68fb      	ldr	r3, [r7, #12]
34184dd8:	681b      	ldr	r3, [r3, #0]
34184dda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
34184ddc:	68fb      	ldr	r3, [r7, #12]
34184dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184de0:	b2d2      	uxtb	r2, r2
34184de2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
34184de4:	68fb      	ldr	r3, [r7, #12]
34184de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184de8:	1c5a      	adds	r2, r3, #1
34184dea:	68fb      	ldr	r3, [r7, #12]
34184dec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
34184dee:	68fb      	ldr	r3, [r7, #12]
34184df0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34184df2:	3b01      	subs	r3, #1
34184df4:	b29a      	uxth	r2, r3
34184df6:	68fb      	ldr	r3, [r7, #12]
34184df8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
34184dfa:	68fb      	ldr	r3, [r7, #12]
34184dfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184dfe:	b29b      	uxth	r3, r3
34184e00:	3b01      	subs	r3, #1
34184e02:	b29a      	uxth	r2, r3
34184e04:	68fb      	ldr	r3, [r7, #12]
34184e06:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
34184e08:	68fb      	ldr	r3, [r7, #12]
34184e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184e0c:	b29b      	uxth	r3, r3
34184e0e:	2b00      	cmp	r3, #0
34184e10:	d034      	beq.n	34184e7c <HAL_I2C_Mem_Read+0x1d0>
34184e12:	68fb      	ldr	r3, [r7, #12]
34184e14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34184e16:	2b00      	cmp	r3, #0
34184e18:	d130      	bne.n	34184e7c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
34184e1a:	697b      	ldr	r3, [r7, #20]
34184e1c:	9300      	str	r3, [sp, #0]
34184e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34184e20:	2200      	movs	r2, #0
34184e22:	2180      	movs	r1, #128	@ 0x80
34184e24:	68f8      	ldr	r0, [r7, #12]
34184e26:	f000 f941 	bl	341850ac <I2C_WaitOnFlagUntilTimeout>
34184e2a:	4603      	mov	r3, r0
34184e2c:	2b00      	cmp	r3, #0
34184e2e:	d001      	beq.n	34184e34 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
34184e30:	2301      	movs	r3, #1
34184e32:	e04d      	b.n	34184ed0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
34184e34:	68fb      	ldr	r3, [r7, #12]
34184e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184e38:	b29b      	uxth	r3, r3
34184e3a:	2bff      	cmp	r3, #255	@ 0xff
34184e3c:	d90e      	bls.n	34184e5c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
34184e3e:	68fb      	ldr	r3, [r7, #12]
34184e40:	22ff      	movs	r2, #255	@ 0xff
34184e42:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
34184e44:	68fb      	ldr	r3, [r7, #12]
34184e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34184e48:	b2da      	uxtb	r2, r3
34184e4a:	8979      	ldrh	r1, [r7, #10]
34184e4c:	2300      	movs	r3, #0
34184e4e:	9300      	str	r3, [sp, #0]
34184e50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
34184e54:	68f8      	ldr	r0, [r7, #12]
34184e56:	f000 faed 	bl	34185434 <I2C_TransferConfig>
34184e5a:	e00f      	b.n	34184e7c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
34184e5c:	68fb      	ldr	r3, [r7, #12]
34184e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184e60:	b29a      	uxth	r2, r3
34184e62:	68fb      	ldr	r3, [r7, #12]
34184e64:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
34184e66:	68fb      	ldr	r3, [r7, #12]
34184e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
34184e6a:	b2da      	uxtb	r2, r3
34184e6c:	8979      	ldrh	r1, [r7, #10]
34184e6e:	2300      	movs	r3, #0
34184e70:	9300      	str	r3, [sp, #0]
34184e72:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
34184e76:	68f8      	ldr	r0, [r7, #12]
34184e78:	f000 fadc 	bl	34185434 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
34184e7c:	68fb      	ldr	r3, [r7, #12]
34184e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
34184e80:	b29b      	uxth	r3, r3
34184e82:	2b00      	cmp	r3, #0
34184e84:	d19a      	bne.n	34184dbc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
34184e86:	697a      	ldr	r2, [r7, #20]
34184e88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
34184e8a:	68f8      	ldr	r0, [r7, #12]
34184e8c:	f000 f9ae 	bl	341851ec <I2C_WaitOnSTOPFlagUntilTimeout>
34184e90:	4603      	mov	r3, r0
34184e92:	2b00      	cmp	r3, #0
34184e94:	d001      	beq.n	34184e9a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
34184e96:	2301      	movs	r3, #1
34184e98:	e01a      	b.n	34184ed0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
34184e9a:	68fb      	ldr	r3, [r7, #12]
34184e9c:	681b      	ldr	r3, [r3, #0]
34184e9e:	2220      	movs	r2, #32
34184ea0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
34184ea2:	68fb      	ldr	r3, [r7, #12]
34184ea4:	681b      	ldr	r3, [r3, #0]
34184ea6:	6859      	ldr	r1, [r3, #4]
34184ea8:	68fb      	ldr	r3, [r7, #12]
34184eaa:	681a      	ldr	r2, [r3, #0]
34184eac:	4b0b      	ldr	r3, [pc, #44]	@ (34184edc <HAL_I2C_Mem_Read+0x230>)
34184eae:	400b      	ands	r3, r1
34184eb0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
34184eb2:	68fb      	ldr	r3, [r7, #12]
34184eb4:	2220      	movs	r2, #32
34184eb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
34184eba:	68fb      	ldr	r3, [r7, #12]
34184ebc:	2200      	movs	r2, #0
34184ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
34184ec2:	68fb      	ldr	r3, [r7, #12]
34184ec4:	2200      	movs	r2, #0
34184ec6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
34184eca:	2300      	movs	r3, #0
34184ecc:	e000      	b.n	34184ed0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
34184ece:	2302      	movs	r3, #2
  }
}
34184ed0:	4618      	mov	r0, r3
34184ed2:	3718      	adds	r7, #24
34184ed4:	46bd      	mov	sp, r7
34184ed6:	bd80      	pop	{r7, pc}
34184ed8:	80002400 	.word	0x80002400
34184edc:	fe00e800 	.word	0xfe00e800

34184ee0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
34184ee0:	b480      	push	{r7}
34184ee2:	b083      	sub	sp, #12
34184ee4:	af00      	add	r7, sp, #0
34184ee6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
34184ee8:	687b      	ldr	r3, [r7, #4]
34184eea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
34184eee:	b2db      	uxtb	r3, r3
}
34184ef0:	4618      	mov	r0, r3
34184ef2:	370c      	adds	r7, #12
34184ef4:	46bd      	mov	sp, r7
34184ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
34184efa:	4770      	bx	lr

34184efc <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
34184efc:	b480      	push	{r7}
34184efe:	b083      	sub	sp, #12
34184f00:	af00      	add	r7, sp, #0
34184f02:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
34184f04:	687b      	ldr	r3, [r7, #4]
34184f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
34184f08:	4618      	mov	r0, r3
34184f0a:	370c      	adds	r7, #12
34184f0c:	46bd      	mov	sp, r7
34184f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184f12:	4770      	bx	lr

34184f14 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
34184f14:	b580      	push	{r7, lr}
34184f16:	b086      	sub	sp, #24
34184f18:	af02      	add	r7, sp, #8
34184f1a:	60f8      	str	r0, [r7, #12]
34184f1c:	4608      	mov	r0, r1
34184f1e:	4611      	mov	r1, r2
34184f20:	461a      	mov	r2, r3
34184f22:	4603      	mov	r3, r0
34184f24:	817b      	strh	r3, [r7, #10]
34184f26:	460b      	mov	r3, r1
34184f28:	813b      	strh	r3, [r7, #8]
34184f2a:	4613      	mov	r3, r2
34184f2c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
34184f2e:	88fb      	ldrh	r3, [r7, #6]
34184f30:	b2da      	uxtb	r2, r3
34184f32:	8979      	ldrh	r1, [r7, #10]
34184f34:	4b20      	ldr	r3, [pc, #128]	@ (34184fb8 <I2C_RequestMemoryWrite+0xa4>)
34184f36:	9300      	str	r3, [sp, #0]
34184f38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
34184f3c:	68f8      	ldr	r0, [r7, #12]
34184f3e:	f000 fa79 	bl	34185434 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
34184f42:	69fa      	ldr	r2, [r7, #28]
34184f44:	69b9      	ldr	r1, [r7, #24]
34184f46:	68f8      	ldr	r0, [r7, #12]
34184f48:	f000 f909 	bl	3418515e <I2C_WaitOnTXISFlagUntilTimeout>
34184f4c:	4603      	mov	r3, r0
34184f4e:	2b00      	cmp	r3, #0
34184f50:	d001      	beq.n	34184f56 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
34184f52:	2301      	movs	r3, #1
34184f54:	e02c      	b.n	34184fb0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
34184f56:	88fb      	ldrh	r3, [r7, #6]
34184f58:	2b01      	cmp	r3, #1
34184f5a:	d105      	bne.n	34184f68 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
34184f5c:	893b      	ldrh	r3, [r7, #8]
34184f5e:	b2da      	uxtb	r2, r3
34184f60:	68fb      	ldr	r3, [r7, #12]
34184f62:	681b      	ldr	r3, [r3, #0]
34184f64:	629a      	str	r2, [r3, #40]	@ 0x28
34184f66:	e015      	b.n	34184f94 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
34184f68:	893b      	ldrh	r3, [r7, #8]
34184f6a:	0a1b      	lsrs	r3, r3, #8
34184f6c:	b29b      	uxth	r3, r3
34184f6e:	b2da      	uxtb	r2, r3
34184f70:	68fb      	ldr	r3, [r7, #12]
34184f72:	681b      	ldr	r3, [r3, #0]
34184f74:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
34184f76:	69fa      	ldr	r2, [r7, #28]
34184f78:	69b9      	ldr	r1, [r7, #24]
34184f7a:	68f8      	ldr	r0, [r7, #12]
34184f7c:	f000 f8ef 	bl	3418515e <I2C_WaitOnTXISFlagUntilTimeout>
34184f80:	4603      	mov	r3, r0
34184f82:	2b00      	cmp	r3, #0
34184f84:	d001      	beq.n	34184f8a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
34184f86:	2301      	movs	r3, #1
34184f88:	e012      	b.n	34184fb0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
34184f8a:	893b      	ldrh	r3, [r7, #8]
34184f8c:	b2da      	uxtb	r2, r3
34184f8e:	68fb      	ldr	r3, [r7, #12]
34184f90:	681b      	ldr	r3, [r3, #0]
34184f92:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
34184f94:	69fb      	ldr	r3, [r7, #28]
34184f96:	9300      	str	r3, [sp, #0]
34184f98:	69bb      	ldr	r3, [r7, #24]
34184f9a:	2200      	movs	r2, #0
34184f9c:	2180      	movs	r1, #128	@ 0x80
34184f9e:	68f8      	ldr	r0, [r7, #12]
34184fa0:	f000 f884 	bl	341850ac <I2C_WaitOnFlagUntilTimeout>
34184fa4:	4603      	mov	r3, r0
34184fa6:	2b00      	cmp	r3, #0
34184fa8:	d001      	beq.n	34184fae <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
34184faa:	2301      	movs	r3, #1
34184fac:	e000      	b.n	34184fb0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
34184fae:	2300      	movs	r3, #0
}
34184fb0:	4618      	mov	r0, r3
34184fb2:	3710      	adds	r7, #16
34184fb4:	46bd      	mov	sp, r7
34184fb6:	bd80      	pop	{r7, pc}
34184fb8:	80002000 	.word	0x80002000

34184fbc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
34184fbc:	b580      	push	{r7, lr}
34184fbe:	b086      	sub	sp, #24
34184fc0:	af02      	add	r7, sp, #8
34184fc2:	60f8      	str	r0, [r7, #12]
34184fc4:	4608      	mov	r0, r1
34184fc6:	4611      	mov	r1, r2
34184fc8:	461a      	mov	r2, r3
34184fca:	4603      	mov	r3, r0
34184fcc:	817b      	strh	r3, [r7, #10]
34184fce:	460b      	mov	r3, r1
34184fd0:	813b      	strh	r3, [r7, #8]
34184fd2:	4613      	mov	r3, r2
34184fd4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
34184fd6:	88fb      	ldrh	r3, [r7, #6]
34184fd8:	b2da      	uxtb	r2, r3
34184fda:	8979      	ldrh	r1, [r7, #10]
34184fdc:	4b20      	ldr	r3, [pc, #128]	@ (34185060 <I2C_RequestMemoryRead+0xa4>)
34184fde:	9300      	str	r3, [sp, #0]
34184fe0:	2300      	movs	r3, #0
34184fe2:	68f8      	ldr	r0, [r7, #12]
34184fe4:	f000 fa26 	bl	34185434 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
34184fe8:	69fa      	ldr	r2, [r7, #28]
34184fea:	69b9      	ldr	r1, [r7, #24]
34184fec:	68f8      	ldr	r0, [r7, #12]
34184fee:	f000 f8b6 	bl	3418515e <I2C_WaitOnTXISFlagUntilTimeout>
34184ff2:	4603      	mov	r3, r0
34184ff4:	2b00      	cmp	r3, #0
34184ff6:	d001      	beq.n	34184ffc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
34184ff8:	2301      	movs	r3, #1
34184ffa:	e02c      	b.n	34185056 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
34184ffc:	88fb      	ldrh	r3, [r7, #6]
34184ffe:	2b01      	cmp	r3, #1
34185000:	d105      	bne.n	3418500e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
34185002:	893b      	ldrh	r3, [r7, #8]
34185004:	b2da      	uxtb	r2, r3
34185006:	68fb      	ldr	r3, [r7, #12]
34185008:	681b      	ldr	r3, [r3, #0]
3418500a:	629a      	str	r2, [r3, #40]	@ 0x28
3418500c:	e015      	b.n	3418503a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
3418500e:	893b      	ldrh	r3, [r7, #8]
34185010:	0a1b      	lsrs	r3, r3, #8
34185012:	b29b      	uxth	r3, r3
34185014:	b2da      	uxtb	r2, r3
34185016:	68fb      	ldr	r3, [r7, #12]
34185018:	681b      	ldr	r3, [r3, #0]
3418501a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
3418501c:	69fa      	ldr	r2, [r7, #28]
3418501e:	69b9      	ldr	r1, [r7, #24]
34185020:	68f8      	ldr	r0, [r7, #12]
34185022:	f000 f89c 	bl	3418515e <I2C_WaitOnTXISFlagUntilTimeout>
34185026:	4603      	mov	r3, r0
34185028:	2b00      	cmp	r3, #0
3418502a:	d001      	beq.n	34185030 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
3418502c:	2301      	movs	r3, #1
3418502e:	e012      	b.n	34185056 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
34185030:	893b      	ldrh	r3, [r7, #8]
34185032:	b2da      	uxtb	r2, r3
34185034:	68fb      	ldr	r3, [r7, #12]
34185036:	681b      	ldr	r3, [r3, #0]
34185038:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
3418503a:	69fb      	ldr	r3, [r7, #28]
3418503c:	9300      	str	r3, [sp, #0]
3418503e:	69bb      	ldr	r3, [r7, #24]
34185040:	2200      	movs	r2, #0
34185042:	2140      	movs	r1, #64	@ 0x40
34185044:	68f8      	ldr	r0, [r7, #12]
34185046:	f000 f831 	bl	341850ac <I2C_WaitOnFlagUntilTimeout>
3418504a:	4603      	mov	r3, r0
3418504c:	2b00      	cmp	r3, #0
3418504e:	d001      	beq.n	34185054 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
34185050:	2301      	movs	r3, #1
34185052:	e000      	b.n	34185056 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
34185054:	2300      	movs	r3, #0
}
34185056:	4618      	mov	r0, r3
34185058:	3710      	adds	r7, #16
3418505a:	46bd      	mov	sp, r7
3418505c:	bd80      	pop	{r7, pc}
3418505e:	bf00      	nop
34185060:	80002000 	.word	0x80002000

34185064 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
34185064:	b480      	push	{r7}
34185066:	b083      	sub	sp, #12
34185068:	af00      	add	r7, sp, #0
3418506a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
3418506c:	687b      	ldr	r3, [r7, #4]
3418506e:	681b      	ldr	r3, [r3, #0]
34185070:	699b      	ldr	r3, [r3, #24]
34185072:	f003 0302 	and.w	r3, r3, #2
34185076:	2b02      	cmp	r3, #2
34185078:	d103      	bne.n	34185082 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
3418507a:	687b      	ldr	r3, [r7, #4]
3418507c:	681b      	ldr	r3, [r3, #0]
3418507e:	2200      	movs	r2, #0
34185080:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
34185082:	687b      	ldr	r3, [r7, #4]
34185084:	681b      	ldr	r3, [r3, #0]
34185086:	699b      	ldr	r3, [r3, #24]
34185088:	f003 0301 	and.w	r3, r3, #1
3418508c:	2b01      	cmp	r3, #1
3418508e:	d007      	beq.n	341850a0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
34185090:	687b      	ldr	r3, [r7, #4]
34185092:	681b      	ldr	r3, [r3, #0]
34185094:	699a      	ldr	r2, [r3, #24]
34185096:	687b      	ldr	r3, [r7, #4]
34185098:	681b      	ldr	r3, [r3, #0]
3418509a:	f042 0201 	orr.w	r2, r2, #1
3418509e:	619a      	str	r2, [r3, #24]
  }
}
341850a0:	bf00      	nop
341850a2:	370c      	adds	r7, #12
341850a4:	46bd      	mov	sp, r7
341850a6:	f85d 7b04 	ldr.w	r7, [sp], #4
341850aa:	4770      	bx	lr

341850ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
341850ac:	b580      	push	{r7, lr}
341850ae:	b084      	sub	sp, #16
341850b0:	af00      	add	r7, sp, #0
341850b2:	60f8      	str	r0, [r7, #12]
341850b4:	60b9      	str	r1, [r7, #8]
341850b6:	603b      	str	r3, [r7, #0]
341850b8:	4613      	mov	r3, r2
341850ba:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
341850bc:	e03b      	b.n	34185136 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
341850be:	69ba      	ldr	r2, [r7, #24]
341850c0:	6839      	ldr	r1, [r7, #0]
341850c2:	68f8      	ldr	r0, [r7, #12]
341850c4:	f000 f8d6 	bl	34185274 <I2C_IsErrorOccurred>
341850c8:	4603      	mov	r3, r0
341850ca:	2b00      	cmp	r3, #0
341850cc:	d001      	beq.n	341850d2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
341850ce:	2301      	movs	r3, #1
341850d0:	e041      	b.n	34185156 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
341850d2:	683b      	ldr	r3, [r7, #0]
341850d4:	f1b3 3fff 	cmp.w	r3, #4294967295
341850d8:	d02d      	beq.n	34185136 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
341850da:	f7fd fc5f 	bl	3418299c <HAL_GetTick>
341850de:	4602      	mov	r2, r0
341850e0:	69bb      	ldr	r3, [r7, #24]
341850e2:	1ad3      	subs	r3, r2, r3
341850e4:	683a      	ldr	r2, [r7, #0]
341850e6:	429a      	cmp	r2, r3
341850e8:	d302      	bcc.n	341850f0 <I2C_WaitOnFlagUntilTimeout+0x44>
341850ea:	683b      	ldr	r3, [r7, #0]
341850ec:	2b00      	cmp	r3, #0
341850ee:	d122      	bne.n	34185136 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
341850f0:	68fb      	ldr	r3, [r7, #12]
341850f2:	681b      	ldr	r3, [r3, #0]
341850f4:	699a      	ldr	r2, [r3, #24]
341850f6:	68bb      	ldr	r3, [r7, #8]
341850f8:	4013      	ands	r3, r2
341850fa:	68ba      	ldr	r2, [r7, #8]
341850fc:	429a      	cmp	r2, r3
341850fe:	bf0c      	ite	eq
34185100:	2301      	moveq	r3, #1
34185102:	2300      	movne	r3, #0
34185104:	b2db      	uxtb	r3, r3
34185106:	461a      	mov	r2, r3
34185108:	79fb      	ldrb	r3, [r7, #7]
3418510a:	429a      	cmp	r2, r3
3418510c:	d113      	bne.n	34185136 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
3418510e:	68fb      	ldr	r3, [r7, #12]
34185110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34185112:	f043 0220 	orr.w	r2, r3, #32
34185116:	68fb      	ldr	r3, [r7, #12]
34185118:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
3418511a:	68fb      	ldr	r3, [r7, #12]
3418511c:	2220      	movs	r2, #32
3418511e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
34185122:	68fb      	ldr	r3, [r7, #12]
34185124:	2200      	movs	r2, #0
34185126:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
3418512a:	68fb      	ldr	r3, [r7, #12]
3418512c:	2200      	movs	r2, #0
3418512e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
34185132:	2301      	movs	r3, #1
34185134:	e00f      	b.n	34185156 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
34185136:	68fb      	ldr	r3, [r7, #12]
34185138:	681b      	ldr	r3, [r3, #0]
3418513a:	699a      	ldr	r2, [r3, #24]
3418513c:	68bb      	ldr	r3, [r7, #8]
3418513e:	4013      	ands	r3, r2
34185140:	68ba      	ldr	r2, [r7, #8]
34185142:	429a      	cmp	r2, r3
34185144:	bf0c      	ite	eq
34185146:	2301      	moveq	r3, #1
34185148:	2300      	movne	r3, #0
3418514a:	b2db      	uxtb	r3, r3
3418514c:	461a      	mov	r2, r3
3418514e:	79fb      	ldrb	r3, [r7, #7]
34185150:	429a      	cmp	r2, r3
34185152:	d0b4      	beq.n	341850be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
34185154:	2300      	movs	r3, #0
}
34185156:	4618      	mov	r0, r3
34185158:	3710      	adds	r7, #16
3418515a:	46bd      	mov	sp, r7
3418515c:	bd80      	pop	{r7, pc}

3418515e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
3418515e:	b580      	push	{r7, lr}
34185160:	b084      	sub	sp, #16
34185162:	af00      	add	r7, sp, #0
34185164:	60f8      	str	r0, [r7, #12]
34185166:	60b9      	str	r1, [r7, #8]
34185168:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
3418516a:	e033      	b.n	341851d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
3418516c:	687a      	ldr	r2, [r7, #4]
3418516e:	68b9      	ldr	r1, [r7, #8]
34185170:	68f8      	ldr	r0, [r7, #12]
34185172:	f000 f87f 	bl	34185274 <I2C_IsErrorOccurred>
34185176:	4603      	mov	r3, r0
34185178:	2b00      	cmp	r3, #0
3418517a:	d001      	beq.n	34185180 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
3418517c:	2301      	movs	r3, #1
3418517e:	e031      	b.n	341851e4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
34185180:	68bb      	ldr	r3, [r7, #8]
34185182:	f1b3 3fff 	cmp.w	r3, #4294967295
34185186:	d025      	beq.n	341851d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
34185188:	f7fd fc08 	bl	3418299c <HAL_GetTick>
3418518c:	4602      	mov	r2, r0
3418518e:	687b      	ldr	r3, [r7, #4]
34185190:	1ad3      	subs	r3, r2, r3
34185192:	68ba      	ldr	r2, [r7, #8]
34185194:	429a      	cmp	r2, r3
34185196:	d302      	bcc.n	3418519e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
34185198:	68bb      	ldr	r3, [r7, #8]
3418519a:	2b00      	cmp	r3, #0
3418519c:	d11a      	bne.n	341851d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
3418519e:	68fb      	ldr	r3, [r7, #12]
341851a0:	681b      	ldr	r3, [r3, #0]
341851a2:	699b      	ldr	r3, [r3, #24]
341851a4:	f003 0302 	and.w	r3, r3, #2
341851a8:	2b02      	cmp	r3, #2
341851aa:	d013      	beq.n	341851d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
341851ac:	68fb      	ldr	r3, [r7, #12]
341851ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341851b0:	f043 0220 	orr.w	r2, r3, #32
341851b4:	68fb      	ldr	r3, [r7, #12]
341851b6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
341851b8:	68fb      	ldr	r3, [r7, #12]
341851ba:	2220      	movs	r2, #32
341851bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
341851c0:	68fb      	ldr	r3, [r7, #12]
341851c2:	2200      	movs	r2, #0
341851c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
341851c8:	68fb      	ldr	r3, [r7, #12]
341851ca:	2200      	movs	r2, #0
341851cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
341851d0:	2301      	movs	r3, #1
341851d2:	e007      	b.n	341851e4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
341851d4:	68fb      	ldr	r3, [r7, #12]
341851d6:	681b      	ldr	r3, [r3, #0]
341851d8:	699b      	ldr	r3, [r3, #24]
341851da:	f003 0302 	and.w	r3, r3, #2
341851de:	2b02      	cmp	r3, #2
341851e0:	d1c4      	bne.n	3418516c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
341851e2:	2300      	movs	r3, #0
}
341851e4:	4618      	mov	r0, r3
341851e6:	3710      	adds	r7, #16
341851e8:	46bd      	mov	sp, r7
341851ea:	bd80      	pop	{r7, pc}

341851ec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
341851ec:	b580      	push	{r7, lr}
341851ee:	b084      	sub	sp, #16
341851f0:	af00      	add	r7, sp, #0
341851f2:	60f8      	str	r0, [r7, #12]
341851f4:	60b9      	str	r1, [r7, #8]
341851f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
341851f8:	e02f      	b.n	3418525a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
341851fa:	687a      	ldr	r2, [r7, #4]
341851fc:	68b9      	ldr	r1, [r7, #8]
341851fe:	68f8      	ldr	r0, [r7, #12]
34185200:	f000 f838 	bl	34185274 <I2C_IsErrorOccurred>
34185204:	4603      	mov	r3, r0
34185206:	2b00      	cmp	r3, #0
34185208:	d001      	beq.n	3418520e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
3418520a:	2301      	movs	r3, #1
3418520c:	e02d      	b.n	3418526a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
3418520e:	f7fd fbc5 	bl	3418299c <HAL_GetTick>
34185212:	4602      	mov	r2, r0
34185214:	687b      	ldr	r3, [r7, #4]
34185216:	1ad3      	subs	r3, r2, r3
34185218:	68ba      	ldr	r2, [r7, #8]
3418521a:	429a      	cmp	r2, r3
3418521c:	d302      	bcc.n	34185224 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
3418521e:	68bb      	ldr	r3, [r7, #8]
34185220:	2b00      	cmp	r3, #0
34185222:	d11a      	bne.n	3418525a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
34185224:	68fb      	ldr	r3, [r7, #12]
34185226:	681b      	ldr	r3, [r3, #0]
34185228:	699b      	ldr	r3, [r3, #24]
3418522a:	f003 0320 	and.w	r3, r3, #32
3418522e:	2b20      	cmp	r3, #32
34185230:	d013      	beq.n	3418525a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
34185232:	68fb      	ldr	r3, [r7, #12]
34185234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34185236:	f043 0220 	orr.w	r2, r3, #32
3418523a:	68fb      	ldr	r3, [r7, #12]
3418523c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
3418523e:	68fb      	ldr	r3, [r7, #12]
34185240:	2220      	movs	r2, #32
34185242:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
34185246:	68fb      	ldr	r3, [r7, #12]
34185248:	2200      	movs	r2, #0
3418524a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
3418524e:	68fb      	ldr	r3, [r7, #12]
34185250:	2200      	movs	r2, #0
34185252:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
34185256:	2301      	movs	r3, #1
34185258:	e007      	b.n	3418526a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
3418525a:	68fb      	ldr	r3, [r7, #12]
3418525c:	681b      	ldr	r3, [r3, #0]
3418525e:	699b      	ldr	r3, [r3, #24]
34185260:	f003 0320 	and.w	r3, r3, #32
34185264:	2b20      	cmp	r3, #32
34185266:	d1c8      	bne.n	341851fa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
34185268:	2300      	movs	r3, #0
}
3418526a:	4618      	mov	r0, r3
3418526c:	3710      	adds	r7, #16
3418526e:	46bd      	mov	sp, r7
34185270:	bd80      	pop	{r7, pc}
	...

34185274 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
34185274:	b580      	push	{r7, lr}
34185276:	b08a      	sub	sp, #40	@ 0x28
34185278:	af00      	add	r7, sp, #0
3418527a:	60f8      	str	r0, [r7, #12]
3418527c:	60b9      	str	r1, [r7, #8]
3418527e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
34185280:	2300      	movs	r3, #0
34185282:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
34185286:	68fb      	ldr	r3, [r7, #12]
34185288:	681b      	ldr	r3, [r3, #0]
3418528a:	699b      	ldr	r3, [r3, #24]
3418528c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
3418528e:	2300      	movs	r3, #0
34185290:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
34185292:	687b      	ldr	r3, [r7, #4]
34185294:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
34185296:	69bb      	ldr	r3, [r7, #24]
34185298:	f003 0310 	and.w	r3, r3, #16
3418529c:	2b00      	cmp	r3, #0
3418529e:	d068      	beq.n	34185372 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
341852a0:	68fb      	ldr	r3, [r7, #12]
341852a2:	681b      	ldr	r3, [r3, #0]
341852a4:	2210      	movs	r2, #16
341852a6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
341852a8:	e049      	b.n	3418533e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
341852aa:	68bb      	ldr	r3, [r7, #8]
341852ac:	f1b3 3fff 	cmp.w	r3, #4294967295
341852b0:	d045      	beq.n	3418533e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
341852b2:	f7fd fb73 	bl	3418299c <HAL_GetTick>
341852b6:	4602      	mov	r2, r0
341852b8:	69fb      	ldr	r3, [r7, #28]
341852ba:	1ad3      	subs	r3, r2, r3
341852bc:	68ba      	ldr	r2, [r7, #8]
341852be:	429a      	cmp	r2, r3
341852c0:	d302      	bcc.n	341852c8 <I2C_IsErrorOccurred+0x54>
341852c2:	68bb      	ldr	r3, [r7, #8]
341852c4:	2b00      	cmp	r3, #0
341852c6:	d13a      	bne.n	3418533e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
341852c8:	68fb      	ldr	r3, [r7, #12]
341852ca:	681b      	ldr	r3, [r3, #0]
341852cc:	685b      	ldr	r3, [r3, #4]
341852ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
341852d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
341852d4:	68fb      	ldr	r3, [r7, #12]
341852d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
341852da:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
341852dc:	68fb      	ldr	r3, [r7, #12]
341852de:	681b      	ldr	r3, [r3, #0]
341852e0:	699b      	ldr	r3, [r3, #24]
341852e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
341852e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
341852ea:	d121      	bne.n	34185330 <I2C_IsErrorOccurred+0xbc>
341852ec:	697b      	ldr	r3, [r7, #20]
341852ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
341852f2:	d01d      	beq.n	34185330 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
341852f4:	7cfb      	ldrb	r3, [r7, #19]
341852f6:	2b20      	cmp	r3, #32
341852f8:	d01a      	beq.n	34185330 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
341852fa:	68fb      	ldr	r3, [r7, #12]
341852fc:	681b      	ldr	r3, [r3, #0]
341852fe:	685a      	ldr	r2, [r3, #4]
34185300:	68fb      	ldr	r3, [r7, #12]
34185302:	681b      	ldr	r3, [r3, #0]
34185304:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
34185308:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
3418530a:	f7fd fb47 	bl	3418299c <HAL_GetTick>
3418530e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
34185310:	e00e      	b.n	34185330 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
34185312:	f7fd fb43 	bl	3418299c <HAL_GetTick>
34185316:	4602      	mov	r2, r0
34185318:	69fb      	ldr	r3, [r7, #28]
3418531a:	1ad3      	subs	r3, r2, r3
3418531c:	2b19      	cmp	r3, #25
3418531e:	d907      	bls.n	34185330 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
34185320:	6a3b      	ldr	r3, [r7, #32]
34185322:	f043 0320 	orr.w	r3, r3, #32
34185326:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
34185328:	2301      	movs	r3, #1
3418532a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
3418532e:	e006      	b.n	3418533e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
34185330:	68fb      	ldr	r3, [r7, #12]
34185332:	681b      	ldr	r3, [r3, #0]
34185334:	699b      	ldr	r3, [r3, #24]
34185336:	f003 0320 	and.w	r3, r3, #32
3418533a:	2b20      	cmp	r3, #32
3418533c:	d1e9      	bne.n	34185312 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
3418533e:	68fb      	ldr	r3, [r7, #12]
34185340:	681b      	ldr	r3, [r3, #0]
34185342:	699b      	ldr	r3, [r3, #24]
34185344:	f003 0320 	and.w	r3, r3, #32
34185348:	2b20      	cmp	r3, #32
3418534a:	d003      	beq.n	34185354 <I2C_IsErrorOccurred+0xe0>
3418534c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
34185350:	2b00      	cmp	r3, #0
34185352:	d0aa      	beq.n	341852aa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
34185354:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
34185358:	2b00      	cmp	r3, #0
3418535a:	d103      	bne.n	34185364 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
3418535c:	68fb      	ldr	r3, [r7, #12]
3418535e:	681b      	ldr	r3, [r3, #0]
34185360:	2220      	movs	r2, #32
34185362:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
34185364:	6a3b      	ldr	r3, [r7, #32]
34185366:	f043 0304 	orr.w	r3, r3, #4
3418536a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
3418536c:	2301      	movs	r3, #1
3418536e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
34185372:	68fb      	ldr	r3, [r7, #12]
34185374:	681b      	ldr	r3, [r3, #0]
34185376:	699b      	ldr	r3, [r3, #24]
34185378:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
3418537a:	69bb      	ldr	r3, [r7, #24]
3418537c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34185380:	2b00      	cmp	r3, #0
34185382:	d00b      	beq.n	3418539c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
34185384:	6a3b      	ldr	r3, [r7, #32]
34185386:	f043 0301 	orr.w	r3, r3, #1
3418538a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
3418538c:	68fb      	ldr	r3, [r7, #12]
3418538e:	681b      	ldr	r3, [r3, #0]
34185390:	f44f 7280 	mov.w	r2, #256	@ 0x100
34185394:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
34185396:	2301      	movs	r3, #1
34185398:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
3418539c:	69bb      	ldr	r3, [r7, #24]
3418539e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
341853a2:	2b00      	cmp	r3, #0
341853a4:	d00b      	beq.n	341853be <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
341853a6:	6a3b      	ldr	r3, [r7, #32]
341853a8:	f043 0308 	orr.w	r3, r3, #8
341853ac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
341853ae:	68fb      	ldr	r3, [r7, #12]
341853b0:	681b      	ldr	r3, [r3, #0]
341853b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
341853b6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
341853b8:	2301      	movs	r3, #1
341853ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
341853be:	69bb      	ldr	r3, [r7, #24]
341853c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341853c4:	2b00      	cmp	r3, #0
341853c6:	d00b      	beq.n	341853e0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
341853c8:	6a3b      	ldr	r3, [r7, #32]
341853ca:	f043 0302 	orr.w	r3, r3, #2
341853ce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
341853d0:	68fb      	ldr	r3, [r7, #12]
341853d2:	681b      	ldr	r3, [r3, #0]
341853d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
341853d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
341853da:	2301      	movs	r3, #1
341853dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
341853e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
341853e4:	2b00      	cmp	r3, #0
341853e6:	d01c      	beq.n	34185422 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
341853e8:	68f8      	ldr	r0, [r7, #12]
341853ea:	f7ff fe3b 	bl	34185064 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
341853ee:	68fb      	ldr	r3, [r7, #12]
341853f0:	681b      	ldr	r3, [r3, #0]
341853f2:	6859      	ldr	r1, [r3, #4]
341853f4:	68fb      	ldr	r3, [r7, #12]
341853f6:	681a      	ldr	r2, [r3, #0]
341853f8:	4b0d      	ldr	r3, [pc, #52]	@ (34185430 <I2C_IsErrorOccurred+0x1bc>)
341853fa:	400b      	ands	r3, r1
341853fc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
341853fe:	68fb      	ldr	r3, [r7, #12]
34185400:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
34185402:	6a3b      	ldr	r3, [r7, #32]
34185404:	431a      	orrs	r2, r3
34185406:	68fb      	ldr	r3, [r7, #12]
34185408:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
3418540a:	68fb      	ldr	r3, [r7, #12]
3418540c:	2220      	movs	r2, #32
3418540e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
34185412:	68fb      	ldr	r3, [r7, #12]
34185414:	2200      	movs	r2, #0
34185416:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
3418541a:	68fb      	ldr	r3, [r7, #12]
3418541c:	2200      	movs	r2, #0
3418541e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
34185422:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
34185426:	4618      	mov	r0, r3
34185428:	3728      	adds	r7, #40	@ 0x28
3418542a:	46bd      	mov	sp, r7
3418542c:	bd80      	pop	{r7, pc}
3418542e:	bf00      	nop
34185430:	fe00e800 	.word	0xfe00e800

34185434 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
34185434:	b480      	push	{r7}
34185436:	b087      	sub	sp, #28
34185438:	af00      	add	r7, sp, #0
3418543a:	60f8      	str	r0, [r7, #12]
3418543c:	607b      	str	r3, [r7, #4]
3418543e:	460b      	mov	r3, r1
34185440:	817b      	strh	r3, [r7, #10]
34185442:	4613      	mov	r3, r2
34185444:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
34185446:	897b      	ldrh	r3, [r7, #10]
34185448:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
3418544c:	7a7b      	ldrb	r3, [r7, #9]
3418544e:	041b      	lsls	r3, r3, #16
34185450:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
34185454:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
34185456:	687b      	ldr	r3, [r7, #4]
34185458:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
3418545a:	6a3b      	ldr	r3, [r7, #32]
3418545c:	4313      	orrs	r3, r2
3418545e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
34185462:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
34185464:	68fb      	ldr	r3, [r7, #12]
34185466:	681b      	ldr	r3, [r3, #0]
34185468:	685a      	ldr	r2, [r3, #4]
3418546a:	6a3b      	ldr	r3, [r7, #32]
3418546c:	0d5b      	lsrs	r3, r3, #21
3418546e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
34185472:	4b08      	ldr	r3, [pc, #32]	@ (34185494 <I2C_TransferConfig+0x60>)
34185474:	430b      	orrs	r3, r1
34185476:	43db      	mvns	r3, r3
34185478:	ea02 0103 	and.w	r1, r2, r3
3418547c:	68fb      	ldr	r3, [r7, #12]
3418547e:	681b      	ldr	r3, [r3, #0]
34185480:	697a      	ldr	r2, [r7, #20]
34185482:	430a      	orrs	r2, r1
34185484:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
34185486:	bf00      	nop
34185488:	371c      	adds	r7, #28
3418548a:	46bd      	mov	sp, r7
3418548c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185490:	4770      	bx	lr
34185492:	bf00      	nop
34185494:	03ff63ff 	.word	0x03ff63ff

34185498 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
34185498:	b480      	push	{r7}
3418549a:	b083      	sub	sp, #12
3418549c:	af00      	add	r7, sp, #0
3418549e:	6078      	str	r0, [r7, #4]
341854a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
341854a2:	687b      	ldr	r3, [r7, #4]
341854a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
341854a8:	b2db      	uxtb	r3, r3
341854aa:	2b20      	cmp	r3, #32
341854ac:	d138      	bne.n	34185520 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
341854ae:	687b      	ldr	r3, [r7, #4]
341854b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
341854b4:	2b01      	cmp	r3, #1
341854b6:	d101      	bne.n	341854bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
341854b8:	2302      	movs	r3, #2
341854ba:	e032      	b.n	34185522 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
341854bc:	687b      	ldr	r3, [r7, #4]
341854be:	2201      	movs	r2, #1
341854c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
341854c4:	687b      	ldr	r3, [r7, #4]
341854c6:	2224      	movs	r2, #36	@ 0x24
341854c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
341854cc:	687b      	ldr	r3, [r7, #4]
341854ce:	681b      	ldr	r3, [r3, #0]
341854d0:	681a      	ldr	r2, [r3, #0]
341854d2:	687b      	ldr	r3, [r7, #4]
341854d4:	681b      	ldr	r3, [r3, #0]
341854d6:	f022 0201 	bic.w	r2, r2, #1
341854da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
341854dc:	687b      	ldr	r3, [r7, #4]
341854de:	681b      	ldr	r3, [r3, #0]
341854e0:	681a      	ldr	r2, [r3, #0]
341854e2:	687b      	ldr	r3, [r7, #4]
341854e4:	681b      	ldr	r3, [r3, #0]
341854e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
341854ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
341854ec:	687b      	ldr	r3, [r7, #4]
341854ee:	681b      	ldr	r3, [r3, #0]
341854f0:	6819      	ldr	r1, [r3, #0]
341854f2:	687b      	ldr	r3, [r7, #4]
341854f4:	681b      	ldr	r3, [r3, #0]
341854f6:	683a      	ldr	r2, [r7, #0]
341854f8:	430a      	orrs	r2, r1
341854fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
341854fc:	687b      	ldr	r3, [r7, #4]
341854fe:	681b      	ldr	r3, [r3, #0]
34185500:	681a      	ldr	r2, [r3, #0]
34185502:	687b      	ldr	r3, [r7, #4]
34185504:	681b      	ldr	r3, [r3, #0]
34185506:	f042 0201 	orr.w	r2, r2, #1
3418550a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
3418550c:	687b      	ldr	r3, [r7, #4]
3418550e:	2220      	movs	r2, #32
34185510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
34185514:	687b      	ldr	r3, [r7, #4]
34185516:	2200      	movs	r2, #0
34185518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
3418551c:	2300      	movs	r3, #0
3418551e:	e000      	b.n	34185522 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
34185520:	2302      	movs	r3, #2
  }
}
34185522:	4618      	mov	r0, r3
34185524:	370c      	adds	r7, #12
34185526:	46bd      	mov	sp, r7
34185528:	f85d 7b04 	ldr.w	r7, [sp], #4
3418552c:	4770      	bx	lr

3418552e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
3418552e:	b480      	push	{r7}
34185530:	b085      	sub	sp, #20
34185532:	af00      	add	r7, sp, #0
34185534:	6078      	str	r0, [r7, #4]
34185536:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
34185538:	687b      	ldr	r3, [r7, #4]
3418553a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418553e:	b2db      	uxtb	r3, r3
34185540:	2b20      	cmp	r3, #32
34185542:	d139      	bne.n	341855b8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
34185544:	687b      	ldr	r3, [r7, #4]
34185546:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
3418554a:	2b01      	cmp	r3, #1
3418554c:	d101      	bne.n	34185552 <HAL_I2CEx_ConfigDigitalFilter+0x24>
3418554e:	2302      	movs	r3, #2
34185550:	e033      	b.n	341855ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
34185552:	687b      	ldr	r3, [r7, #4]
34185554:	2201      	movs	r2, #1
34185556:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
3418555a:	687b      	ldr	r3, [r7, #4]
3418555c:	2224      	movs	r2, #36	@ 0x24
3418555e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
34185562:	687b      	ldr	r3, [r7, #4]
34185564:	681b      	ldr	r3, [r3, #0]
34185566:	681a      	ldr	r2, [r3, #0]
34185568:	687b      	ldr	r3, [r7, #4]
3418556a:	681b      	ldr	r3, [r3, #0]
3418556c:	f022 0201 	bic.w	r2, r2, #1
34185570:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
34185572:	687b      	ldr	r3, [r7, #4]
34185574:	681b      	ldr	r3, [r3, #0]
34185576:	681b      	ldr	r3, [r3, #0]
34185578:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
3418557a:	68fb      	ldr	r3, [r7, #12]
3418557c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
34185580:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
34185582:	683b      	ldr	r3, [r7, #0]
34185584:	021b      	lsls	r3, r3, #8
34185586:	68fa      	ldr	r2, [r7, #12]
34185588:	4313      	orrs	r3, r2
3418558a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
3418558c:	687b      	ldr	r3, [r7, #4]
3418558e:	681b      	ldr	r3, [r3, #0]
34185590:	68fa      	ldr	r2, [r7, #12]
34185592:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
34185594:	687b      	ldr	r3, [r7, #4]
34185596:	681b      	ldr	r3, [r3, #0]
34185598:	681a      	ldr	r2, [r3, #0]
3418559a:	687b      	ldr	r3, [r7, #4]
3418559c:	681b      	ldr	r3, [r3, #0]
3418559e:	f042 0201 	orr.w	r2, r2, #1
341855a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
341855a4:	687b      	ldr	r3, [r7, #4]
341855a6:	2220      	movs	r2, #32
341855a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
341855ac:	687b      	ldr	r3, [r7, #4]
341855ae:	2200      	movs	r2, #0
341855b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
341855b4:	2300      	movs	r3, #0
341855b6:	e000      	b.n	341855ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
341855b8:	2302      	movs	r3, #2
  }
}
341855ba:	4618      	mov	r0, r3
341855bc:	3714      	adds	r7, #20
341855be:	46bd      	mov	sp, r7
341855c0:	f85d 7b04 	ldr.w	r7, [sp], #4
341855c4:	4770      	bx	lr
	...

341855c8 <HAL_PWREx_ConfigSupply>:
  * @note: The power supply configuration is not reset by wakeup from Standby mode and
  *        application reset, but only reset by VDD POR.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
341855c8:	b580      	push	{r7, lr}
341855ca:	b084      	sub	sp, #16
341855cc:	af00      	add	r7, sp, #0
341855ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR1, PWR_SUPPLY_CONFIG_MASK, SupplySource);
341855d0:	4b10      	ldr	r3, [pc, #64]	@ (34185614 <HAL_PWREx_ConfigSupply+0x4c>)
341855d2:	681b      	ldr	r3, [r3, #0]
341855d4:	f023 0204 	bic.w	r2, r3, #4
341855d8:	490e      	ldr	r1, [pc, #56]	@ (34185614 <HAL_PWREx_ConfigSupply+0x4c>)
341855da:	687b      	ldr	r3, [r7, #4]
341855dc:	4313      	orrs	r3, r2
341855de:	600b      	str	r3, [r1, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
341855e0:	f7fd f9dc 	bl	3418299c <HAL_GetTick>
341855e4:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->VOSCR & PWR_VOSCR_ACTVOSRDY) == 0U)
341855e6:	e009      	b.n	341855fc <HAL_PWREx_ConfigSupply+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
341855e8:	f7fd f9d8 	bl	3418299c <HAL_GetTick>
341855ec:	4602      	mov	r2, r0
341855ee:	68fb      	ldr	r3, [r7, #12]
341855f0:	1ad3      	subs	r3, r2, r3
341855f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
341855f6:	d901      	bls.n	341855fc <HAL_PWREx_ConfigSupply+0x34>
    {
      return HAL_ERROR;
341855f8:	2301      	movs	r3, #1
341855fa:	e006      	b.n	3418560a <HAL_PWREx_ConfigSupply+0x42>
  while ((PWR->VOSCR & PWR_VOSCR_ACTVOSRDY) == 0U)
341855fc:	4b05      	ldr	r3, [pc, #20]	@ (34185614 <HAL_PWREx_ConfigSupply+0x4c>)
341855fe:	6a1b      	ldr	r3, [r3, #32]
34185600:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34185604:	2b00      	cmp	r3, #0
34185606:	d0ef      	beq.n	341855e8 <HAL_PWREx_ConfigSupply+0x20>
    }
  }

  return HAL_OK;
34185608:	2300      	movs	r3, #0
}
3418560a:	4618      	mov	r0, r3
3418560c:	3710      	adds	r7, #16
3418560e:	46bd      	mov	sp, r7
34185610:	bd80      	pop	{r7, pc}
34185612:	bf00      	nop
34185614:	56024800 	.word	0x56024800

34185618 <HAL_PWREx_ControlVoltageScaling>:
  * @note When exiting from Stop mode or Standby mode, the Run mode voltage
  *       scaling is reset to the default VOS low value.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
34185618:	b580      	push	{r7, lr}
3418561a:	b084      	sub	sp, #16
3418561c:	af00      	add	r7, sp, #0
3418561e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(VoltageScaling));

  /* Set the voltage range */
  MODIFY_REG(PWR->VOSCR, PWR_VOSCR_VOS, VoltageScaling);
34185620:	4b10      	ldr	r3, [pc, #64]	@ (34185664 <HAL_PWREx_ControlVoltageScaling+0x4c>)
34185622:	6a1b      	ldr	r3, [r3, #32]
34185624:	f023 0201 	bic.w	r2, r3, #1
34185628:	490e      	ldr	r1, [pc, #56]	@ (34185664 <HAL_PWREx_ControlVoltageScaling+0x4c>)
3418562a:	687b      	ldr	r3, [r7, #4]
3418562c:	4313      	orrs	r3, r2
3418562e:	620b      	str	r3, [r1, #32]

  /* Get tick */
  tickstart = HAL_GetTick();
34185630:	f7fd f9b4 	bl	3418299c <HAL_GetTick>
34185634:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->VOSCR & PWR_VOSCR_VOSRDY) == 0U)
34185636:	e009      	b.n	3418564c <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
34185638:	f7fd f9b0 	bl	3418299c <HAL_GetTick>
3418563c:	4602      	mov	r2, r0
3418563e:	68fb      	ldr	r3, [r7, #12]
34185640:	1ad3      	subs	r3, r2, r3
34185642:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
34185646:	d901      	bls.n	3418564c <HAL_PWREx_ControlVoltageScaling+0x34>
    {
      return HAL_ERROR;
34185648:	2301      	movs	r3, #1
3418564a:	e006      	b.n	3418565a <HAL_PWREx_ControlVoltageScaling+0x42>
  while ((PWR->VOSCR & PWR_VOSCR_VOSRDY) == 0U)
3418564c:	4b05      	ldr	r3, [pc, #20]	@ (34185664 <HAL_PWREx_ControlVoltageScaling+0x4c>)
3418564e:	6a1b      	ldr	r3, [r3, #32]
34185650:	f003 0302 	and.w	r3, r3, #2
34185654:	2b00      	cmp	r3, #0
34185656:	d0ef      	beq.n	34185638 <HAL_PWREx_ControlVoltageScaling+0x20>
    }
  }

  return HAL_OK;
34185658:	2300      	movs	r3, #0
}
3418565a:	4618      	mov	r0, r3
3418565c:	3710      	adds	r7, #16
3418565e:	46bd      	mov	sp, r7
34185660:	bd80      	pop	{r7, pc}
34185662:	bf00      	nop
34185664:	56024800 	.word	0x56024800

34185668 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll SR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
34185668:	b480      	push	{r7}
3418566a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
3418566c:	4b06      	ldr	r3, [pc, #24]	@ (34185688 <LL_RCC_HSE_IsReady+0x20>)
3418566e:	685b      	ldr	r3, [r3, #4]
34185670:	f003 0310 	and.w	r3, r3, #16
34185674:	2b00      	cmp	r3, #0
34185676:	d001      	beq.n	3418567c <LL_RCC_HSE_IsReady+0x14>
34185678:	2301      	movs	r3, #1
3418567a:	e000      	b.n	3418567e <LL_RCC_HSE_IsReady+0x16>
3418567c:	2300      	movs	r3, #0
}
3418567e:	4618      	mov	r0, r3
34185680:	46bd      	mov	sp, r7
34185682:	f85d 7b04 	ldr.w	r7, [sp], #4
34185686:	4770      	bx	lr
34185688:	56028000 	.word	0x56028000

3418568c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CSR          HSIONS        LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
3418568c:	b480      	push	{r7}
3418568e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_HSIONS);
34185690:	4b04      	ldr	r3, [pc, #16]	@ (341856a4 <LL_RCC_HSI_Enable+0x18>)
34185692:	2208      	movs	r2, #8
34185694:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34185698:	bf00      	nop
3418569a:	46bd      	mov	sp, r7
3418569c:	f85d 7b04 	ldr.w	r7, [sp], #4
341856a0:	4770      	bx	lr
341856a2:	bf00      	nop
341856a4:	56028000 	.word	0x56028000

341856a8 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CCR          HSIONC        LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
341856a8:	b480      	push	{r7}
341856aa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_HSIONC);
341856ac:	4b05      	ldr	r3, [pc, #20]	@ (341856c4 <LL_RCC_HSI_Disable+0x1c>)
341856ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341856b2:	461a      	mov	r2, r3
341856b4:	2308      	movs	r3, #8
341856b6:	6013      	str	r3, [r2, #0]
}
341856b8:	bf00      	nop
341856ba:	46bd      	mov	sp, r7
341856bc:	f85d 7b04 	ldr.w	r7, [sp], #4
341856c0:	4770      	bx	lr
341856c2:	bf00      	nop
341856c4:	56028000 	.word	0x56028000

341856c8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll SR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
341856c8:	b480      	push	{r7}
341856ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
341856cc:	4b06      	ldr	r3, [pc, #24]	@ (341856e8 <LL_RCC_HSI_IsReady+0x20>)
341856ce:	685b      	ldr	r3, [r3, #4]
341856d0:	f003 0308 	and.w	r3, r3, #8
341856d4:	2b00      	cmp	r3, #0
341856d6:	d001      	beq.n	341856dc <LL_RCC_HSI_IsReady+0x14>
341856d8:	2301      	movs	r3, #1
341856da:	e000      	b.n	341856de <LL_RCC_HSI_IsReady+0x16>
341856dc:	2300      	movs	r3, #0
}
341856de:	4618      	mov	r0, r3
341856e0:	46bd      	mov	sp, r7
341856e2:	f85d 7b04 	ldr.w	r7, [sp], #4
341856e6:	4770      	bx	lr
341856e8:	56028000 	.word	0x56028000

341856ec <LL_RCC_HSI_SetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV_4
  *         @arg @ref LL_RCC_HSI_DIV_8
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_HSI_SetDivider(uint32_t Divider)
{
341856ec:	b480      	push	{r7}
341856ee:	b083      	sub	sp, #12
341856f0:	af00      	add	r7, sp, #0
341856f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSIDIV, Divider);
341856f4:	4b06      	ldr	r3, [pc, #24]	@ (34185710 <LL_RCC_HSI_SetDivider+0x24>)
341856f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
341856f8:	f423 72c0 	bic.w	r2, r3, #384	@ 0x180
341856fc:	4904      	ldr	r1, [pc, #16]	@ (34185710 <LL_RCC_HSI_SetDivider+0x24>)
341856fe:	687b      	ldr	r3, [r7, #4]
34185700:	4313      	orrs	r3, r2
34185702:	648b      	str	r3, [r1, #72]	@ 0x48
}
34185704:	bf00      	nop
34185706:	370c      	adds	r7, #12
34185708:	46bd      	mov	sp, r7
3418570a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418570e:	4770      	bx	lr
34185710:	56028000 	.word	0x56028000

34185714 <LL_RCC_HSI_GetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV_2
  *         @arg @ref LL_RCC_HSI_DIV_4
  *         @arg @ref LL_RCC_HSI_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void)
{
34185714:	b480      	push	{r7}
34185716:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34185718:	4b04      	ldr	r3, [pc, #16]	@ (3418572c <LL_RCC_HSI_GetDivider+0x18>)
3418571a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418571c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
34185720:	4618      	mov	r0, r3
34185722:	46bd      	mov	sp, r7
34185724:	f85d 7b04 	ldr.w	r7, [sp], #4
34185728:	4770      	bx	lr
3418572a:	bf00      	nop
3418572c:	56028000 	.word	0x56028000

34185730 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll HSICFGR      HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value This parameter can be a value between 0 and 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
34185730:	b480      	push	{r7}
34185732:	b083      	sub	sp, #12
34185734:	af00      	add	r7, sp, #0
34185736:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
34185738:	4b07      	ldr	r3, [pc, #28]	@ (34185758 <LL_RCC_HSI_SetCalibTrimming+0x28>)
3418573a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418573c:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
34185740:	687b      	ldr	r3, [r7, #4]
34185742:	041b      	lsls	r3, r3, #16
34185744:	4904      	ldr	r1, [pc, #16]	@ (34185758 <LL_RCC_HSI_SetCalibTrimming+0x28>)
34185746:	4313      	orrs	r3, r2
34185748:	648b      	str	r3, [r1, #72]	@ 0x48
}
3418574a:	bf00      	nop
3418574c:	370c      	adds	r7, #12
3418574e:	46bd      	mov	sp, r7
34185750:	f85d 7b04 	ldr.w	r7, [sp], #4
34185754:	4770      	bx	lr
34185756:	bf00      	nop
34185758:	56028000 	.word	0x56028000

3418575c <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CSR          MSIONS        LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
3418575c:	b480      	push	{r7}
3418575e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_MSIONS);
34185760:	4b04      	ldr	r3, [pc, #16]	@ (34185774 <LL_RCC_MSI_Enable+0x18>)
34185762:	2204      	movs	r2, #4
34185764:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34185768:	bf00      	nop
3418576a:	46bd      	mov	sp, r7
3418576c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185770:	4770      	bx	lr
34185772:	bf00      	nop
34185774:	56028000 	.word	0x56028000

34185778 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CCR          MSIONC        LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
34185778:	b480      	push	{r7}
3418577a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_MSIONC);
3418577c:	4b05      	ldr	r3, [pc, #20]	@ (34185794 <LL_RCC_MSI_Disable+0x1c>)
3418577e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34185782:	461a      	mov	r2, r3
34185784:	2304      	movs	r3, #4
34185786:	6013      	str	r3, [r2, #0]
}
34185788:	bf00      	nop
3418578a:	46bd      	mov	sp, r7
3418578c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185790:	4770      	bx	lr
34185792:	bf00      	nop
34185794:	56028000 	.word	0x56028000

34185798 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI clock is ready
  * @rmtoll SR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
34185798:	b480      	push	{r7}
3418579a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
3418579c:	4b06      	ldr	r3, [pc, #24]	@ (341857b8 <LL_RCC_MSI_IsReady+0x20>)
3418579e:	685b      	ldr	r3, [r3, #4]
341857a0:	f003 0304 	and.w	r3, r3, #4
341857a4:	2b00      	cmp	r3, #0
341857a6:	d001      	beq.n	341857ac <LL_RCC_MSI_IsReady+0x14>
341857a8:	2301      	movs	r3, #1
341857aa:	e000      	b.n	341857ae <LL_RCC_MSI_IsReady+0x16>
341857ac:	2300      	movs	r3, #0
}
341857ae:	4618      	mov	r0, r3
341857b0:	46bd      	mov	sp, r7
341857b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341857b6:	4770      	bx	lr
341857b8:	56028000 	.word	0x56028000

341857bc <LL_RCC_MSI_SetFrequency>:
  *         @arg @ref LL_RCC_MSI_FREQ_4MHZ
  *         @arg @ref LL_RCC_MSI_FREQ_16MHZ
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_MSI_SetFrequency(uint32_t Value)
{
341857bc:	b480      	push	{r7}
341857be:	b083      	sub	sp, #12
341857c0:	af00      	add	r7, sp, #0
341857c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL, Value);
341857c4:	4b06      	ldr	r3, [pc, #24]	@ (341857e0 <LL_RCC_MSI_SetFrequency+0x24>)
341857c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341857c8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
341857cc:	4904      	ldr	r1, [pc, #16]	@ (341857e0 <LL_RCC_MSI_SetFrequency+0x24>)
341857ce:	687b      	ldr	r3, [r7, #4]
341857d0:	4313      	orrs	r3, r2
341857d2:	644b      	str	r3, [r1, #68]	@ 0x44
}
341857d4:	bf00      	nop
341857d6:	370c      	adds	r7, #12
341857d8:	46bd      	mov	sp, r7
341857da:	f85d 7b04 	ldr.w	r7, [sp], #4
341857de:	4770      	bx	lr
341857e0:	56028000 	.word	0x56028000

341857e4 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll MSICFGR      MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value can be a value between 0 and 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
341857e4:	b480      	push	{r7}
341857e6:	b083      	sub	sp, #12
341857e8:	af00      	add	r7, sp, #0
341857ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSITRIM, Value << RCC_MSICFGR_MSITRIM_Pos);
341857ec:	4b07      	ldr	r3, [pc, #28]	@ (3418580c <LL_RCC_MSI_SetCalibTrimming+0x28>)
341857ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341857f0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
341857f4:	687b      	ldr	r3, [r7, #4]
341857f6:	041b      	lsls	r3, r3, #16
341857f8:	4904      	ldr	r1, [pc, #16]	@ (3418580c <LL_RCC_MSI_SetCalibTrimming+0x28>)
341857fa:	4313      	orrs	r3, r2
341857fc:	644b      	str	r3, [r1, #68]	@ 0x44
}
341857fe:	bf00      	nop
34185800:	370c      	adds	r7, #12
34185802:	46bd      	mov	sp, r7
34185804:	f85d 7b04 	ldr.w	r7, [sp], #4
34185808:	4770      	bx	lr
3418580a:	bf00      	nop
3418580c:	56028000 	.word	0x56028000

34185810 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll SR           LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
34185810:	b480      	push	{r7}
34185812:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
34185814:	4b06      	ldr	r3, [pc, #24]	@ (34185830 <LL_RCC_LSE_IsReady+0x20>)
34185816:	685b      	ldr	r3, [r3, #4]
34185818:	f003 0302 	and.w	r3, r3, #2
3418581c:	2b00      	cmp	r3, #0
3418581e:	d001      	beq.n	34185824 <LL_RCC_LSE_IsReady+0x14>
34185820:	2301      	movs	r3, #1
34185822:	e000      	b.n	34185826 <LL_RCC_LSE_IsReady+0x16>
34185824:	2300      	movs	r3, #0
}
34185826:	4618      	mov	r0, r3
34185828:	46bd      	mov	sp, r7
3418582a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418582e:	4770      	bx	lr
34185830:	56028000 	.word	0x56028000

34185834 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSIONS        LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
34185834:	b480      	push	{r7}
34185836:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_LSIONS);
34185838:	4b04      	ldr	r3, [pc, #16]	@ (3418584c <LL_RCC_LSI_Enable+0x18>)
3418583a:	2201      	movs	r2, #1
3418583c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34185840:	bf00      	nop
34185842:	46bd      	mov	sp, r7
34185844:	f85d 7b04 	ldr.w	r7, [sp], #4
34185848:	4770      	bx	lr
3418584a:	bf00      	nop
3418584c:	56028000 	.word	0x56028000

34185850 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CCR          LSIONC        LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
34185850:	b480      	push	{r7}
34185852:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_LSIONC);
34185854:	4b05      	ldr	r3, [pc, #20]	@ (3418586c <LL_RCC_LSI_Disable+0x1c>)
34185856:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418585a:	461a      	mov	r2, r3
3418585c:	2301      	movs	r3, #1
3418585e:	6013      	str	r3, [r2, #0]
}
34185860:	bf00      	nop
34185862:	46bd      	mov	sp, r7
34185864:	f85d 7b04 	ldr.w	r7, [sp], #4
34185868:	4770      	bx	lr
3418586a:	bf00      	nop
3418586c:	56028000 	.word	0x56028000

34185870 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll SR           LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
34185870:	b480      	push	{r7}
34185872:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34185874:	4b04      	ldr	r3, [pc, #16]	@ (34185888 <LL_RCC_LSI_IsReady+0x18>)
34185876:	685b      	ldr	r3, [r3, #4]
34185878:	f003 0301 	and.w	r3, r3, #1
}
3418587c:	4618      	mov	r0, r3
3418587e:	46bd      	mov	sp, r7
34185880:	f85d 7b04 	ldr.w	r7, [sp], #4
34185884:	4770      	bx	lr
34185886:	bf00      	nop
34185888:	56028000 	.word	0x56028000

3418588c <LL_RCC_GetCpuClkSource>:
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_MSI
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_IC1
  */
__STATIC_INLINE uint32_t LL_RCC_GetCpuClkSource(void)
{
3418588c:	b480      	push	{r7}
3418588e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_CPUSWS));
34185890:	4b04      	ldr	r3, [pc, #16]	@ (341858a4 <LL_RCC_GetCpuClkSource+0x18>)
34185892:	6a1b      	ldr	r3, [r3, #32]
34185894:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
34185898:	4618      	mov	r0, r3
3418589a:	46bd      	mov	sp, r7
3418589c:	f85d 7b04 	ldr.w	r7, [sp], #4
341858a0:	4770      	bx	lr
341858a2:	bf00      	nop
341858a4:	56028000 	.word	0x56028000

341858a8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_IC2_IC6_IC11
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
341858a8:	b480      	push	{r7}
341858aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SYSSWS));
341858ac:	4b04      	ldr	r3, [pc, #16]	@ (341858c0 <LL_RCC_GetSysClkSource+0x18>)
341858ae:	6a1b      	ldr	r3, [r3, #32]
341858b0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341858b4:	4618      	mov	r0, r3
341858b6:	46bd      	mov	sp, r7
341858b8:	f85d 7b04 	ldr.w	r7, [sp], #4
341858bc:	4770      	bx	lr
341858be:	bf00      	nop
341858c0:	56028000 	.word	0x56028000

341858c4 <LL_RCC_PLL1_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetSource(void)
{
341858c4:	b480      	push	{r7}
341858c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
341858c8:	4b04      	ldr	r3, [pc, #16]	@ (341858dc <LL_RCC_PLL1_GetSource+0x18>)
341858ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
341858ce:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
341858d2:	4618      	mov	r0, r3
341858d4:	46bd      	mov	sp, r7
341858d6:	f85d 7b04 	ldr.w	r7, [sp], #4
341858da:	4770      	bx	lr
341858dc:	56028000 	.word	0x56028000

341858e0 <LL_RCC_PLL1_IsReady>:
  * @brief  Check if PLL1 Ready
  * @rmtoll SR           PLL1RDY         LL_RCC_PLL1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void)
{
341858e0:	b480      	push	{r7}
341858e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
341858e4:	4b07      	ldr	r3, [pc, #28]	@ (34185904 <LL_RCC_PLL1_IsReady+0x24>)
341858e6:	685b      	ldr	r3, [r3, #4]
341858e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
341858ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
341858f0:	d101      	bne.n	341858f6 <LL_RCC_PLL1_IsReady+0x16>
341858f2:	2301      	movs	r3, #1
341858f4:	e000      	b.n	341858f8 <LL_RCC_PLL1_IsReady+0x18>
341858f6:	2300      	movs	r3, #0
}
341858f8:	4618      	mov	r0, r3
341858fa:	46bd      	mov	sp, r7
341858fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34185900:	4770      	bx	lr
34185902:	bf00      	nop
34185904:	56028000 	.word	0x56028000

34185908 <LL_RCC_PLL1_IsEnabledBypass>:
  * @brief  Check if PLL1 bypass is enabled
  * @rmtoll PLL1CFGR1    PLL1BYP         LL_RCC_PLL1_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsEnabledBypass(void)
{
34185908:	b480      	push	{r7}
3418590a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
3418590c:	4b07      	ldr	r3, [pc, #28]	@ (3418592c <LL_RCC_PLL1_IsEnabledBypass+0x24>)
3418590e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34185912:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34185916:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418591a:	d101      	bne.n	34185920 <LL_RCC_PLL1_IsEnabledBypass+0x18>
3418591c:	2301      	movs	r3, #1
3418591e:	e000      	b.n	34185922 <LL_RCC_PLL1_IsEnabledBypass+0x1a>
34185920:	2300      	movs	r3, #0
}
34185922:	4618      	mov	r0, r3
34185924:	46bd      	mov	sp, r7
34185926:	f85d 7b04 	ldr.w	r7, [sp], #4
3418592a:	4770      	bx	lr
3418592c:	56028000 	.word	0x56028000

34185930 <LL_RCC_PLL2_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetSource(void)
{
34185930:	b480      	push	{r7}
34185932:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
34185934:	4b04      	ldr	r3, [pc, #16]	@ (34185948 <LL_RCC_PLL2_GetSource+0x18>)
34185936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3418593a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
3418593e:	4618      	mov	r0, r3
34185940:	46bd      	mov	sp, r7
34185942:	f85d 7b04 	ldr.w	r7, [sp], #4
34185946:	4770      	bx	lr
34185948:	56028000 	.word	0x56028000

3418594c <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll SR           PLL2RDY         LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
3418594c:	b480      	push	{r7}
3418594e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
34185950:	4b07      	ldr	r3, [pc, #28]	@ (34185970 <LL_RCC_PLL2_IsReady+0x24>)
34185952:	685b      	ldr	r3, [r3, #4]
34185954:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34185958:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418595c:	d101      	bne.n	34185962 <LL_RCC_PLL2_IsReady+0x16>
3418595e:	2301      	movs	r3, #1
34185960:	e000      	b.n	34185964 <LL_RCC_PLL2_IsReady+0x18>
34185962:	2300      	movs	r3, #0
}
34185964:	4618      	mov	r0, r3
34185966:	46bd      	mov	sp, r7
34185968:	f85d 7b04 	ldr.w	r7, [sp], #4
3418596c:	4770      	bx	lr
3418596e:	bf00      	nop
34185970:	56028000 	.word	0x56028000

34185974 <LL_RCC_PLL2_IsEnabledBypass>:
  * @brief  Check if PLL2 bypass is enabled
  * @rmtoll PLL2CFGR1    PLL2BYP         LL_RCC_PLL2_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsEnabledBypass(void)
{
34185974:	b480      	push	{r7}
34185976:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
34185978:	4b07      	ldr	r3, [pc, #28]	@ (34185998 <LL_RCC_PLL2_IsEnabledBypass+0x24>)
3418597a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3418597e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34185982:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34185986:	d101      	bne.n	3418598c <LL_RCC_PLL2_IsEnabledBypass+0x18>
34185988:	2301      	movs	r3, #1
3418598a:	e000      	b.n	3418598e <LL_RCC_PLL2_IsEnabledBypass+0x1a>
3418598c:	2300      	movs	r3, #0
}
3418598e:	4618      	mov	r0, r3
34185990:	46bd      	mov	sp, r7
34185992:	f85d 7b04 	ldr.w	r7, [sp], #4
34185996:	4770      	bx	lr
34185998:	56028000 	.word	0x56028000

3418599c <LL_RCC_PLL3_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetSource(void)
{
3418599c:	b480      	push	{r7}
3418599e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
341859a0:	4b04      	ldr	r3, [pc, #16]	@ (341859b4 <LL_RCC_PLL3_GetSource+0x18>)
341859a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
341859a6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
341859aa:	4618      	mov	r0, r3
341859ac:	46bd      	mov	sp, r7
341859ae:	f85d 7b04 	ldr.w	r7, [sp], #4
341859b2:	4770      	bx	lr
341859b4:	56028000 	.word	0x56028000

341859b8 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll SR           PLL3RDY         LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
341859b8:	b480      	push	{r7}
341859ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
341859bc:	4b07      	ldr	r3, [pc, #28]	@ (341859dc <LL_RCC_PLL3_IsReady+0x24>)
341859be:	685b      	ldr	r3, [r3, #4]
341859c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
341859c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
341859c8:	d101      	bne.n	341859ce <LL_RCC_PLL3_IsReady+0x16>
341859ca:	2301      	movs	r3, #1
341859cc:	e000      	b.n	341859d0 <LL_RCC_PLL3_IsReady+0x18>
341859ce:	2300      	movs	r3, #0
}
341859d0:	4618      	mov	r0, r3
341859d2:	46bd      	mov	sp, r7
341859d4:	f85d 7b04 	ldr.w	r7, [sp], #4
341859d8:	4770      	bx	lr
341859da:	bf00      	nop
341859dc:	56028000 	.word	0x56028000

341859e0 <LL_RCC_PLL3_IsEnabledBypass>:
  * @brief  Check if PLL3 bypass is enabled
  * @rmtoll PLL3CFGR1    PLL3BYP         LL_RCC_PLL3_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsEnabledBypass(void)
{
341859e0:	b480      	push	{r7}
341859e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
341859e4:	4b07      	ldr	r3, [pc, #28]	@ (34185a04 <LL_RCC_PLL3_IsEnabledBypass+0x24>)
341859e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
341859ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341859ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
341859f2:	d101      	bne.n	341859f8 <LL_RCC_PLL3_IsEnabledBypass+0x18>
341859f4:	2301      	movs	r3, #1
341859f6:	e000      	b.n	341859fa <LL_RCC_PLL3_IsEnabledBypass+0x1a>
341859f8:	2300      	movs	r3, #0
}
341859fa:	4618      	mov	r0, r3
341859fc:	46bd      	mov	sp, r7
341859fe:	f85d 7b04 	ldr.w	r7, [sp], #4
34185a02:	4770      	bx	lr
34185a04:	56028000 	.word	0x56028000

34185a08 <LL_RCC_PLL4_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_GetSource(void)
{
34185a08:	b480      	push	{r7}
34185a0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
34185a0c:	4b04      	ldr	r3, [pc, #16]	@ (34185a20 <LL_RCC_PLL4_GetSource+0x18>)
34185a0e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34185a12:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34185a16:	4618      	mov	r0, r3
34185a18:	46bd      	mov	sp, r7
34185a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
34185a1e:	4770      	bx	lr
34185a20:	56028000 	.word	0x56028000

34185a24 <LL_RCC_PLL4_IsReady>:
  * @brief  Check if PLL4 Ready
  * @rmtoll SR           PLL4RDY         LL_RCC_PLL4_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsReady(void)
{
34185a24:	b480      	push	{r7}
34185a26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
34185a28:	4b07      	ldr	r3, [pc, #28]	@ (34185a48 <LL_RCC_PLL4_IsReady+0x24>)
34185a2a:	685b      	ldr	r3, [r3, #4]
34185a2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34185a30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34185a34:	d101      	bne.n	34185a3a <LL_RCC_PLL4_IsReady+0x16>
34185a36:	2301      	movs	r3, #1
34185a38:	e000      	b.n	34185a3c <LL_RCC_PLL4_IsReady+0x18>
34185a3a:	2300      	movs	r3, #0
}
34185a3c:	4618      	mov	r0, r3
34185a3e:	46bd      	mov	sp, r7
34185a40:	f85d 7b04 	ldr.w	r7, [sp], #4
34185a44:	4770      	bx	lr
34185a46:	bf00      	nop
34185a48:	56028000 	.word	0x56028000

34185a4c <LL_RCC_PLL4_IsEnabledBypass>:
  * @brief  Check if PLL4 bypass is enabled
  * @rmtoll PLL4CFGR1    PLL4BYP         LL_RCC_PLL4_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsEnabledBypass(void)
{
34185a4c:	b480      	push	{r7}
34185a4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
34185a50:	4b07      	ldr	r3, [pc, #28]	@ (34185a70 <LL_RCC_PLL4_IsEnabledBypass+0x24>)
34185a52:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34185a56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34185a5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34185a5e:	d101      	bne.n	34185a64 <LL_RCC_PLL4_IsEnabledBypass+0x18>
34185a60:	2301      	movs	r3, #1
34185a62:	e000      	b.n	34185a66 <LL_RCC_PLL4_IsEnabledBypass+0x1a>
34185a64:	2300      	movs	r3, #0
}
34185a66:	4618      	mov	r0, r3
34185a68:	46bd      	mov	sp, r7
34185a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
34185a6e:	4770      	bx	lr
34185a70:	56028000 	.word	0x56028000

34185a74 <LL_RCC_IC1_Enable>:
  * @brief  Enable IC1
  * @rmtoll DIVENSR      IC1ENS        LL_RCC_IC1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC1_Enable(void)
{
34185a74:	b480      	push	{r7}
34185a76:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC1ENS);
34185a78:	4b04      	ldr	r3, [pc, #16]	@ (34185a8c <LL_RCC_IC1_Enable+0x18>)
34185a7a:	2201      	movs	r2, #1
34185a7c:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185a80:	bf00      	nop
34185a82:	46bd      	mov	sp, r7
34185a84:	f85d 7b04 	ldr.w	r7, [sp], #4
34185a88:	4770      	bx	lr
34185a8a:	bf00      	nop
34185a8c:	56028000 	.word	0x56028000

34185a90 <LL_RCC_IC1_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetSource(void)
{
34185a90:	b480      	push	{r7}
34185a92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34185a94:	4b04      	ldr	r3, [pc, #16]	@ (34185aa8 <LL_RCC_IC1_GetSource+0x18>)
34185a96:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34185a9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34185a9e:	4618      	mov	r0, r3
34185aa0:	46bd      	mov	sp, r7
34185aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
34185aa6:	4770      	bx	lr
34185aa8:	56028000 	.word	0x56028000

34185aac <LL_RCC_IC1_GetDivider>:
  * @brief  Get IC1 divider
  * @rmtoll IC1CFGR      IC1INT        LL_RCC_IC1_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetDivider(void)
{
34185aac:	b480      	push	{r7}
34185aae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL);
34185ab0:	4b05      	ldr	r3, [pc, #20]	@ (34185ac8 <LL_RCC_IC1_GetDivider+0x1c>)
34185ab2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34185ab6:	0c1b      	lsrs	r3, r3, #16
34185ab8:	b2db      	uxtb	r3, r3
34185aba:	3301      	adds	r3, #1
}
34185abc:	4618      	mov	r0, r3
34185abe:	46bd      	mov	sp, r7
34185ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
34185ac4:	4770      	bx	lr
34185ac6:	bf00      	nop
34185ac8:	56028000 	.word	0x56028000

34185acc <LL_RCC_IC2_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetSource(void)
{
34185acc:	b480      	push	{r7}
34185ace:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34185ad0:	4b04      	ldr	r3, [pc, #16]	@ (34185ae4 <LL_RCC_IC2_GetSource+0x18>)
34185ad2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34185ad6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34185ada:	4618      	mov	r0, r3
34185adc:	46bd      	mov	sp, r7
34185ade:	f85d 7b04 	ldr.w	r7, [sp], #4
34185ae2:	4770      	bx	lr
34185ae4:	56028000 	.word	0x56028000

34185ae8 <LL_RCC_IC2_GetDivider>:
  * @brief  Get IC2 divider
  * @rmtoll IC2CFGR      IC2INT        LL_RCC_IC2_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetDivider(void)
{
34185ae8:	b480      	push	{r7}
34185aea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1UL);
34185aec:	4b05      	ldr	r3, [pc, #20]	@ (34185b04 <LL_RCC_IC2_GetDivider+0x1c>)
34185aee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34185af2:	0c1b      	lsrs	r3, r3, #16
34185af4:	b2db      	uxtb	r3, r3
34185af6:	3301      	adds	r3, #1
}
34185af8:	4618      	mov	r0, r3
34185afa:	46bd      	mov	sp, r7
34185afc:	f85d 7b04 	ldr.w	r7, [sp], #4
34185b00:	4770      	bx	lr
34185b02:	bf00      	nop
34185b04:	56028000 	.word	0x56028000

34185b08 <LL_RCC_IC6_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC6_GetSource(void)
{
34185b08:	b480      	push	{r7}
34185b0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
34185b0c:	4b04      	ldr	r3, [pc, #16]	@ (34185b20 <LL_RCC_IC6_GetSource+0x18>)
34185b0e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
34185b12:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34185b16:	4618      	mov	r0, r3
34185b18:	46bd      	mov	sp, r7
34185b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
34185b1e:	4770      	bx	lr
34185b20:	56028000 	.word	0x56028000

34185b24 <LL_RCC_IC11_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC11_GetSource(void)
{
34185b24:	b480      	push	{r7}
34185b26:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
34185b28:	4b04      	ldr	r3, [pc, #16]	@ (34185b3c <LL_RCC_IC11_GetSource+0x18>)
34185b2a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
34185b2e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34185b32:	4618      	mov	r0, r3
34185b34:	46bd      	mov	sp, r7
34185b36:	f85d 7b04 	ldr.w	r7, [sp], #4
34185b3a:	4770      	bx	lr
34185b3c:	56028000 	.word	0x56028000

34185b40 <HAL_RCC_OscConfig>:
  * @note   This function activates HSE but does not wait for the startup time defined in the datasheet.
  *         This must be ensured by the application when the HSE is selected as PLL source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
34185b40:	b580      	push	{r7, lr}
34185b42:	b0a2      	sub	sp, #136	@ 0x88
34185b44:	af00      	add	r7, sp, #0
34185b46:	6078      	str	r0, [r7, #4]
  uint32_t pll3src;
  uint32_t pll4src;
  uint32_t rccsr;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
34185b48:	687b      	ldr	r3, [r7, #4]
34185b4a:	2b00      	cmp	r3, #0
34185b4c:	d101      	bne.n	34185b52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
34185b4e:	2301      	movs	r3, #1
34185b50:	e3d1      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  cpuclksrc = LL_RCC_GetCpuClkSource();
34185b52:	f7ff fe9b 	bl	3418588c <LL_RCC_GetCpuClkSource>
34185b56:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  sysclksrc = LL_RCC_GetSysClkSource();
34185b5a:	f7ff fea5 	bl	341858a8 <LL_RCC_GetSysClkSource>
34185b5e:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  pll1src = LL_RCC_PLL1_GetSource();
34185b62:	f7ff feaf 	bl	341858c4 <LL_RCC_PLL1_GetSource>
34185b66:	67f8      	str	r0, [r7, #124]	@ 0x7c
  pll2src = LL_RCC_PLL2_GetSource();
34185b68:	f7ff fee2 	bl	34185930 <LL_RCC_PLL2_GetSource>
34185b6c:	67b8      	str	r0, [r7, #120]	@ 0x78
  pll3src = LL_RCC_PLL3_GetSource();
34185b6e:	f7ff ff15 	bl	3418599c <LL_RCC_PLL3_GetSource>
34185b72:	6778      	str	r0, [r7, #116]	@ 0x74
  pll4src = LL_RCC_PLL4_GetSource();
34185b74:	f7ff ff48 	bl	34185a08 <LL_RCC_PLL4_GetSource>
34185b78:	6738      	str	r0, [r7, #112]	@ 0x70
  rccsr = RCC->SR;
34185b7a:	4b91      	ldr	r3, [pc, #580]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185b7c:	685b      	ldr	r3, [r3, #4]
34185b7e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
34185b80:	687b      	ldr	r3, [r7, #4]
34185b82:	681b      	ldr	r3, [r3, #0]
34185b84:	f003 0301 	and.w	r3, r3, #1
34185b88:	2b00      	cmp	r3, #0
34185b8a:	f000 80a8 	beq.w	34185cde <HAL_RCC_OscConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSE) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
34185b8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34185b92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34185b96:	d028      	beq.n	34185bea <HAL_RCC_OscConfig+0xaa>
34185b98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34185b9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185ba0:	d023      	beq.n	34185bea <HAL_RCC_OscConfig+0xaa>
34185ba2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34185ba4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185ba8:	d104      	bne.n	34185bb4 <HAL_RCC_OscConfig+0x74>
        ((pll1src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34185baa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34185bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34185bb0:	2b00      	cmp	r3, #0
34185bb2:	d11a      	bne.n	34185bea <HAL_RCC_OscConfig+0xaa>
34185bb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34185bb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185bba:	d104      	bne.n	34185bc6 <HAL_RCC_OscConfig+0x86>
        ((pll2src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34185bbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34185bbe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34185bc2:	2b00      	cmp	r3, #0
34185bc4:	d111      	bne.n	34185bea <HAL_RCC_OscConfig+0xaa>
34185bc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34185bc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185bcc:	d104      	bne.n	34185bd8 <HAL_RCC_OscConfig+0x98>
        ((pll3src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34185bce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34185bd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34185bd4:	2b00      	cmp	r3, #0
34185bd6:	d108      	bne.n	34185bea <HAL_RCC_OscConfig+0xaa>
34185bd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34185bda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34185bde:	d10a      	bne.n	34185bf6 <HAL_RCC_OscConfig+0xb6>
        ((pll4src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34185be0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34185be2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34185be6:	2b00      	cmp	r3, #0
34185be8:	d005      	beq.n	34185bf6 <HAL_RCC_OscConfig+0xb6>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
34185bea:	687b      	ldr	r3, [r7, #4]
34185bec:	685b      	ldr	r3, [r3, #4]
34185bee:	2b00      	cmp	r3, #0
34185bf0:	d175      	bne.n	34185cde <HAL_RCC_OscConfig+0x19e>
      {
        return HAL_ERROR;
34185bf2:	2301      	movs	r3, #1
34185bf4:	e37f      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      /* HSE ON , nothing to do */
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
34185bf6:	687b      	ldr	r3, [r7, #4]
34185bf8:	685b      	ldr	r3, [r3, #4]
34185bfa:	2b10      	cmp	r3, #16
34185bfc:	d104      	bne.n	34185c08 <HAL_RCC_OscConfig+0xc8>
34185bfe:	4b70      	ldr	r3, [pc, #448]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c00:	2210      	movs	r2, #16
34185c02:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34185c06:	e043      	b.n	34185c90 <HAL_RCC_OscConfig+0x150>
34185c08:	687b      	ldr	r3, [r7, #4]
34185c0a:	685b      	ldr	r3, [r3, #4]
34185c0c:	2b00      	cmp	r3, #0
34185c0e:	d10c      	bne.n	34185c2a <HAL_RCC_OscConfig+0xea>
34185c10:	4b6b      	ldr	r3, [pc, #428]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34185c16:	461a      	mov	r2, r3
34185c18:	2310      	movs	r3, #16
34185c1a:	6013      	str	r3, [r2, #0]
34185c1c:	4b68      	ldr	r3, [pc, #416]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185c20:	4a67      	ldr	r2, [pc, #412]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c22:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
34185c26:	6553      	str	r3, [r2, #84]	@ 0x54
34185c28:	e032      	b.n	34185c90 <HAL_RCC_OscConfig+0x150>
34185c2a:	687b      	ldr	r3, [r7, #4]
34185c2c:	685b      	ldr	r3, [r3, #4]
34185c2e:	f248 0210 	movw	r2, #32784	@ 0x8010
34185c32:	4293      	cmp	r3, r2
34185c34:	d110      	bne.n	34185c58 <HAL_RCC_OscConfig+0x118>
34185c36:	4b62      	ldr	r3, [pc, #392]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185c3a:	4a61      	ldr	r2, [pc, #388]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34185c40:	6553      	str	r3, [r2, #84]	@ 0x54
34185c42:	4b5f      	ldr	r3, [pc, #380]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185c46:	4a5e      	ldr	r2, [pc, #376]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34185c4c:	6553      	str	r3, [r2, #84]	@ 0x54
34185c4e:	4b5c      	ldr	r3, [pc, #368]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c50:	2210      	movs	r2, #16
34185c52:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34185c56:	e01b      	b.n	34185c90 <HAL_RCC_OscConfig+0x150>
34185c58:	687b      	ldr	r3, [r7, #4]
34185c5a:	685b      	ldr	r3, [r3, #4]
34185c5c:	4a59      	ldr	r2, [pc, #356]	@ (34185dc4 <HAL_RCC_OscConfig+0x284>)
34185c5e:	4293      	cmp	r3, r2
34185c60:	d10a      	bne.n	34185c78 <HAL_RCC_OscConfig+0x138>
34185c62:	4b57      	ldr	r3, [pc, #348]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185c66:	4a56      	ldr	r2, [pc, #344]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c68:	f443 33c0 	orr.w	r3, r3, #98304	@ 0x18000
34185c6c:	6553      	str	r3, [r2, #84]	@ 0x54
34185c6e:	4b54      	ldr	r3, [pc, #336]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c70:	2210      	movs	r2, #16
34185c72:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34185c76:	e00b      	b.n	34185c90 <HAL_RCC_OscConfig+0x150>
34185c78:	4b51      	ldr	r3, [pc, #324]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34185c7e:	461a      	mov	r2, r3
34185c80:	2310      	movs	r3, #16
34185c82:	6013      	str	r3, [r2, #0]
34185c84:	4b4e      	ldr	r3, [pc, #312]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185c88:	4a4d      	ldr	r2, [pc, #308]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185c8a:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
34185c8e:	6553      	str	r3, [r2, #84]	@ 0x54

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34185c90:	f7fc fe84 	bl	3418299c <HAL_GetTick>
34185c94:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
34185c96:	687b      	ldr	r3, [r7, #4]
34185c98:	685b      	ldr	r3, [r3, #4]
34185c9a:	2b00      	cmp	r3, #0
34185c9c:	d019      	beq.n	34185cd2 <HAL_RCC_OscConfig+0x192>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
34185c9e:	e008      	b.n	34185cb2 <HAL_RCC_OscConfig+0x172>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
34185ca0:	f7fc fe7c 	bl	3418299c <HAL_GetTick>
34185ca4:	4602      	mov	r2, r0
34185ca6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34185ca8:	1ad3      	subs	r3, r2, r3
34185caa:	2b64      	cmp	r3, #100	@ 0x64
34185cac:	d901      	bls.n	34185cb2 <HAL_RCC_OscConfig+0x172>
          {
            return HAL_TIMEOUT;
34185cae:	2303      	movs	r3, #3
34185cb0:	e321      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
34185cb2:	4b43      	ldr	r3, [pc, #268]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185cb4:	685b      	ldr	r3, [r3, #4]
34185cb6:	f003 0310 	and.w	r3, r3, #16
34185cba:	2b00      	cmp	r3, #0
34185cbc:	d0f0      	beq.n	34185ca0 <HAL_RCC_OscConfig+0x160>
34185cbe:	e00e      	b.n	34185cde <HAL_RCC_OscConfig+0x19e>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
34185cc0:	f7fc fe6c 	bl	3418299c <HAL_GetTick>
34185cc4:	4602      	mov	r2, r0
34185cc6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34185cc8:	1ad3      	subs	r3, r2, r3
34185cca:	2b64      	cmp	r3, #100	@ 0x64
34185ccc:	d901      	bls.n	34185cd2 <HAL_RCC_OscConfig+0x192>
          {
            return HAL_TIMEOUT;
34185cce:	2303      	movs	r3, #3
34185cd0:	e311      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
34185cd2:	4b3b      	ldr	r3, [pc, #236]	@ (34185dc0 <HAL_RCC_OscConfig+0x280>)
34185cd4:	685b      	ldr	r3, [r3, #4]
34185cd6:	f003 0310 	and.w	r3, r3, #16
34185cda:	2b00      	cmp	r3, #0
34185cdc:	d1f0      	bne.n	34185cc0 <HAL_RCC_OscConfig+0x180>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
34185cde:	687b      	ldr	r3, [r7, #4]
34185ce0:	681b      	ldr	r3, [r3, #0]
34185ce2:	f003 0302 	and.w	r3, r3, #2
34185ce6:	2b00      	cmp	r3, #0
34185ce8:	d073      	beq.n	34185dd2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));

    /* When the HSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
34185cea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34185cee:	2b00      	cmp	r3, #0
34185cf0:	d023      	beq.n	34185d3a <HAL_RCC_OscConfig+0x1fa>
34185cf2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34185cf6:	2b00      	cmp	r3, #0
34185cf8:	d01f      	beq.n	34185d3a <HAL_RCC_OscConfig+0x1fa>
34185cfa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34185cfc:	2b00      	cmp	r3, #0
34185cfe:	d104      	bne.n	34185d0a <HAL_RCC_OscConfig+0x1ca>
        ((pll1src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34185d00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34185d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34185d06:	2b00      	cmp	r3, #0
34185d08:	d117      	bne.n	34185d3a <HAL_RCC_OscConfig+0x1fa>
34185d0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34185d0c:	2b00      	cmp	r3, #0
34185d0e:	d104      	bne.n	34185d1a <HAL_RCC_OscConfig+0x1da>
        ((pll2src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34185d10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34185d12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34185d16:	2b00      	cmp	r3, #0
34185d18:	d10f      	bne.n	34185d3a <HAL_RCC_OscConfig+0x1fa>
34185d1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34185d1c:	2b00      	cmp	r3, #0
34185d1e:	d104      	bne.n	34185d2a <HAL_RCC_OscConfig+0x1ea>
        ((pll3src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34185d20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34185d22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34185d26:	2b00      	cmp	r3, #0
34185d28:	d107      	bne.n	34185d3a <HAL_RCC_OscConfig+0x1fa>
34185d2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34185d2c:	2b00      	cmp	r3, #0
34185d2e:	d115      	bne.n	34185d5c <HAL_RCC_OscConfig+0x21c>
        ((pll4src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34185d30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34185d32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34185d36:	2b00      	cmp	r3, #0
34185d38:	d010      	beq.n	34185d5c <HAL_RCC_OscConfig+0x21c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
34185d3a:	687b      	ldr	r3, [r7, #4]
34185d3c:	68db      	ldr	r3, [r3, #12]
34185d3e:	2b00      	cmp	r3, #0
34185d40:	d101      	bne.n	34185d46 <HAL_RCC_OscConfig+0x206>
      {
        return HAL_ERROR;
34185d42:	2301      	movs	r3, #1
34185d44:	e2d7      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
34185d46:	687b      	ldr	r3, [r7, #4]
34185d48:	691b      	ldr	r3, [r3, #16]
34185d4a:	4618      	mov	r0, r3
34185d4c:	f7ff fcce 	bl	341856ec <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
34185d50:	687b      	ldr	r3, [r7, #4]
34185d52:	695b      	ldr	r3, [r3, #20]
34185d54:	4618      	mov	r0, r3
34185d56:	f7ff fceb 	bl	34185730 <LL_RCC_HSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
34185d5a:	e03a      	b.n	34185dd2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
34185d5c:	687b      	ldr	r3, [r7, #4]
34185d5e:	68db      	ldr	r3, [r3, #12]
34185d60:	2b00      	cmp	r3, #0
34185d62:	d01e      	beq.n	34185da2 <HAL_RCC_OscConfig+0x262>
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
34185d64:	f7ff fc92 	bl	3418568c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34185d68:	f7fc fe18 	bl	3418299c <HAL_GetTick>
34185d6c:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
34185d6e:	e008      	b.n	34185d82 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
34185d70:	f7fc fe14 	bl	3418299c <HAL_GetTick>
34185d74:	4602      	mov	r2, r0
34185d76:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34185d78:	1ad3      	subs	r3, r2, r3
34185d7a:	2b01      	cmp	r3, #1
34185d7c:	d901      	bls.n	34185d82 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
34185d7e:	2303      	movs	r3, #3
34185d80:	e2b9      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_HSI_IsReady() == 0U)
34185d82:	f7ff fca1 	bl	341856c8 <LL_RCC_HSI_IsReady>
34185d86:	4603      	mov	r3, r0
34185d88:	2b00      	cmp	r3, #0
34185d8a:	d0f1      	beq.n	34185d70 <HAL_RCC_OscConfig+0x230>
          }
        }

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
34185d8c:	687b      	ldr	r3, [r7, #4]
34185d8e:	691b      	ldr	r3, [r3, #16]
34185d90:	4618      	mov	r0, r3
34185d92:	f7ff fcab 	bl	341856ec <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
34185d96:	687b      	ldr	r3, [r7, #4]
34185d98:	695b      	ldr	r3, [r3, #20]
34185d9a:	4618      	mov	r0, r3
34185d9c:	f7ff fcc8 	bl	34185730 <LL_RCC_HSI_SetCalibTrimming>
34185da0:	e017      	b.n	34185dd2 <HAL_RCC_OscConfig+0x292>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
34185da2:	f7ff fc81 	bl	341856a8 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34185da6:	f7fc fdf9 	bl	3418299c <HAL_GetTick>
34185daa:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
34185dac:	e00c      	b.n	34185dc8 <HAL_RCC_OscConfig+0x288>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
34185dae:	f7fc fdf5 	bl	3418299c <HAL_GetTick>
34185db2:	4602      	mov	r2, r0
34185db4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34185db6:	1ad3      	subs	r3, r2, r3
34185db8:	2b01      	cmp	r3, #1
34185dba:	d905      	bls.n	34185dc8 <HAL_RCC_OscConfig+0x288>
          {
            return HAL_TIMEOUT;
34185dbc:	2303      	movs	r3, #3
34185dbe:	e29a      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
34185dc0:	56028000 	.word	0x56028000
34185dc4:	00018010 	.word	0x00018010
        while (LL_RCC_HSI_IsReady() != 0U)
34185dc8:	f7ff fc7e 	bl	341856c8 <LL_RCC_HSI_IsReady>
34185dcc:	4603      	mov	r3, r0
34185dce:	2b00      	cmp	r3, #0
34185dd0:	d1ed      	bne.n	34185dae <HAL_RCC_OscConfig+0x26e>
      }
    }
  }

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
34185dd2:	687b      	ldr	r3, [r7, #4]
34185dd4:	681b      	ldr	r3, [r3, #0]
34185dd6:	f003 0310 	and.w	r3, r3, #16
34185dda:	2b00      	cmp	r3, #0
34185ddc:	d070      	beq.n	34185ec0 <HAL_RCC_OscConfig+0x380>
    /* Check the parameters */
    assert_param(IS_RCC_MSI(pRCC_OscInitStruct->MSIState));

    /* When the MSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    /* but just to update the MSI calibration value */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_MSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
34185dde:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34185de2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34185de6:	d028      	beq.n	34185e3a <HAL_RCC_OscConfig+0x2fa>
34185de8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34185dec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34185df0:	d023      	beq.n	34185e3a <HAL_RCC_OscConfig+0x2fa>
34185df2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34185df4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34185df8:	d104      	bne.n	34185e04 <HAL_RCC_OscConfig+0x2c4>
        ((pll1src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34185dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34185dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34185e00:	2b00      	cmp	r3, #0
34185e02:	d11a      	bne.n	34185e3a <HAL_RCC_OscConfig+0x2fa>
34185e04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34185e06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34185e0a:	d104      	bne.n	34185e16 <HAL_RCC_OscConfig+0x2d6>
        ((pll2src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34185e0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34185e0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34185e12:	2b00      	cmp	r3, #0
34185e14:	d111      	bne.n	34185e3a <HAL_RCC_OscConfig+0x2fa>
34185e16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34185e18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34185e1c:	d104      	bne.n	34185e28 <HAL_RCC_OscConfig+0x2e8>
        ((pll3src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34185e1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34185e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34185e24:	2b00      	cmp	r3, #0
34185e26:	d108      	bne.n	34185e3a <HAL_RCC_OscConfig+0x2fa>
34185e28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34185e2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34185e2e:	d110      	bne.n	34185e52 <HAL_RCC_OscConfig+0x312>
        ((pll4src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34185e30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34185e32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34185e36:	2b00      	cmp	r3, #0
34185e38:	d00b      	beq.n	34185e52 <HAL_RCC_OscConfig+0x312>
    {
      /* When MSI is used as system clock it will not disabled */
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
34185e3a:	687b      	ldr	r3, [r7, #4]
34185e3c:	69db      	ldr	r3, [r3, #28]
34185e3e:	2b00      	cmp	r3, #0
34185e40:	d101      	bne.n	34185e46 <HAL_RCC_OscConfig+0x306>
      {
        return HAL_ERROR;
34185e42:	2301      	movs	r3, #1
34185e44:	e257      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Check the parameters */
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
34185e46:	687b      	ldr	r3, [r7, #4]
34185e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185e4a:	4618      	mov	r0, r3
34185e4c:	f7ff fcca 	bl	341857e4 <LL_RCC_MSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
34185e50:	e036      	b.n	34185ec0 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Check the MSI State */
      if ((pRCC_OscInitStruct->MSIState) != RCC_MSI_OFF)
34185e52:	687b      	ldr	r3, [r7, #4]
34185e54:	69db      	ldr	r3, [r3, #28]
34185e56:	2b00      	cmp	r3, #0
34185e58:	d01e      	beq.n	34185e98 <HAL_RCC_OscConfig+0x358>
        /* Check the parameters */
        assert_param(IS_RCC_MSI_FREQUENCY(pRCC_OscInitStruct->MSIFrequency));
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

        /* Set the frequency */
        __HAL_RCC_MSI_FREQUENCY_CONFIG(pRCC_OscInitStruct->MSIFrequency);
34185e5a:	687b      	ldr	r3, [r7, #4]
34185e5c:	6a1b      	ldr	r3, [r3, #32]
34185e5e:	4618      	mov	r0, r3
34185e60:	f7ff fcac 	bl	341857bc <LL_RCC_MSI_SetFrequency>

        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
34185e64:	f7ff fc7a 	bl	3418575c <LL_RCC_MSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34185e68:	f7fc fd98 	bl	3418299c <HAL_GetTick>
34185e6c:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
34185e6e:	e008      	b.n	34185e82 <HAL_RCC_OscConfig+0x342>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
34185e70:	f7fc fd94 	bl	3418299c <HAL_GetTick>
34185e74:	4602      	mov	r2, r0
34185e76:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34185e78:	1ad3      	subs	r3, r2, r3
34185e7a:	2b01      	cmp	r3, #1
34185e7c:	d901      	bls.n	34185e82 <HAL_RCC_OscConfig+0x342>
          {
            return HAL_TIMEOUT;
34185e7e:	2303      	movs	r3, #3
34185e80:	e239      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_MSI_IsReady() == 0U)
34185e82:	f7ff fc89 	bl	34185798 <LL_RCC_MSI_IsReady>
34185e86:	4603      	mov	r3, r0
34185e88:	2b00      	cmp	r3, #0
34185e8a:	d0f1      	beq.n	34185e70 <HAL_RCC_OscConfig+0x330>
          }
        }

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
34185e8c:	687b      	ldr	r3, [r7, #4]
34185e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185e90:	4618      	mov	r0, r3
34185e92:	f7ff fca7 	bl	341857e4 <LL_RCC_MSI_SetCalibTrimming>
34185e96:	e013      	b.n	34185ec0 <HAL_RCC_OscConfig+0x380>
      }
      else
      {
        /* Ignore MSI frequency and calibration values in disable case */
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
34185e98:	f7ff fc6e 	bl	34185778 <LL_RCC_MSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34185e9c:	f7fc fd7e 	bl	3418299c <HAL_GetTick>
34185ea0:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
34185ea2:	e008      	b.n	34185eb6 <HAL_RCC_OscConfig+0x376>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
34185ea4:	f7fc fd7a 	bl	3418299c <HAL_GetTick>
34185ea8:	4602      	mov	r2, r0
34185eaa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34185eac:	1ad3      	subs	r3, r2, r3
34185eae:	2b01      	cmp	r3, #1
34185eb0:	d901      	bls.n	34185eb6 <HAL_RCC_OscConfig+0x376>
          {
            return HAL_TIMEOUT;
34185eb2:	2303      	movs	r3, #3
34185eb4:	e21f      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_MSI_IsReady() != 0U)
34185eb6:	f7ff fc6f 	bl	34185798 <LL_RCC_MSI_IsReady>
34185eba:	4603      	mov	r3, r0
34185ebc:	2b00      	cmp	r3, #0
34185ebe:	d1f1      	bne.n	34185ea4 <HAL_RCC_OscConfig+0x364>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
34185ec0:	687b      	ldr	r3, [r7, #4]
34185ec2:	681b      	ldr	r3, [r3, #0]
34185ec4:	f003 0308 	and.w	r3, r3, #8
34185ec8:	2b00      	cmp	r3, #0
34185eca:	d02c      	beq.n	34185f26 <HAL_RCC_OscConfig+0x3e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((pRCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
34185ecc:	687b      	ldr	r3, [r7, #4]
34185ece:	699b      	ldr	r3, [r3, #24]
34185ed0:	2b00      	cmp	r3, #0
34185ed2:	d014      	beq.n	34185efe <HAL_RCC_OscConfig+0x3be>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
34185ed4:	f7ff fcae 	bl	34185834 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34185ed8:	f7fc fd60 	bl	3418299c <HAL_GetTick>
34185edc:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
34185ede:	e008      	b.n	34185ef2 <HAL_RCC_OscConfig+0x3b2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
34185ee0:	f7fc fd5c 	bl	3418299c <HAL_GetTick>
34185ee4:	4602      	mov	r2, r0
34185ee6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34185ee8:	1ad3      	subs	r3, r2, r3
34185eea:	2b01      	cmp	r3, #1
34185eec:	d901      	bls.n	34185ef2 <HAL_RCC_OscConfig+0x3b2>
        {
          return HAL_TIMEOUT;
34185eee:	2303      	movs	r3, #3
34185ef0:	e201      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSI_IsReady() == 0U)
34185ef2:	f7ff fcbd 	bl	34185870 <LL_RCC_LSI_IsReady>
34185ef6:	4603      	mov	r3, r0
34185ef8:	2b00      	cmp	r3, #0
34185efa:	d0f1      	beq.n	34185ee0 <HAL_RCC_OscConfig+0x3a0>
34185efc:	e013      	b.n	34185f26 <HAL_RCC_OscConfig+0x3e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
34185efe:	f7ff fca7 	bl	34185850 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34185f02:	f7fc fd4b 	bl	3418299c <HAL_GetTick>
34185f06:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() != 0U)
34185f08:	e008      	b.n	34185f1c <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
34185f0a:	f7fc fd47 	bl	3418299c <HAL_GetTick>
34185f0e:	4602      	mov	r2, r0
34185f10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34185f12:	1ad3      	subs	r3, r2, r3
34185f14:	2b01      	cmp	r3, #1
34185f16:	d901      	bls.n	34185f1c <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
34185f18:	2303      	movs	r3, #3
34185f1a:	e1ec      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSI_IsReady() != 0U)
34185f1c:	f7ff fca8 	bl	34185870 <LL_RCC_LSI_IsReady>
34185f20:	4603      	mov	r3, r0
34185f22:	2b00      	cmp	r3, #0
34185f24:	d1f1      	bne.n	34185f0a <HAL_RCC_OscConfig+0x3ca>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
34185f26:	687b      	ldr	r3, [r7, #4]
34185f28:	681b      	ldr	r3, [r3, #0]
34185f2a:	f003 0304 	and.w	r3, r3, #4
34185f2e:	2b00      	cmp	r3, #0
34185f30:	f000 808c 	beq.w	3418604c <HAL_RCC_OscConfig+0x50c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pRCC_OscInitStruct->LSEState);
34185f34:	687b      	ldr	r3, [r7, #4]
34185f36:	689b      	ldr	r3, [r3, #8]
34185f38:	2b02      	cmp	r3, #2
34185f3a:	d104      	bne.n	34185f46 <HAL_RCC_OscConfig+0x406>
34185f3c:	4b96      	ldr	r3, [pc, #600]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185f3e:	2202      	movs	r2, #2
34185f40:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34185f44:	e055      	b.n	34185ff2 <HAL_RCC_OscConfig+0x4b2>
34185f46:	687b      	ldr	r3, [r7, #4]
34185f48:	689b      	ldr	r3, [r3, #8]
34185f4a:	2b00      	cmp	r3, #0
34185f4c:	d112      	bne.n	34185f74 <HAL_RCC_OscConfig+0x434>
34185f4e:	4b92      	ldr	r3, [pc, #584]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185f50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34185f54:	461a      	mov	r2, r3
34185f56:	2302      	movs	r3, #2
34185f58:	6013      	str	r3, [r2, #0]
34185f5a:	4b8f      	ldr	r3, [pc, #572]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34185f5e:	4a8e      	ldr	r2, [pc, #568]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185f60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34185f64:	6413      	str	r3, [r2, #64]	@ 0x40
34185f66:	4b8c      	ldr	r3, [pc, #560]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34185f6a:	4a8b      	ldr	r2, [pc, #556]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185f6c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
34185f70:	6413      	str	r3, [r2, #64]	@ 0x40
34185f72:	e03e      	b.n	34185ff2 <HAL_RCC_OscConfig+0x4b2>
34185f74:	687b      	ldr	r3, [r7, #4]
34185f76:	689b      	ldr	r3, [r3, #8]
34185f78:	f248 0202 	movw	r2, #32770	@ 0x8002
34185f7c:	4293      	cmp	r3, r2
34185f7e:	d110      	bne.n	34185fa2 <HAL_RCC_OscConfig+0x462>
34185f80:	4b85      	ldr	r3, [pc, #532]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34185f84:	4a84      	ldr	r2, [pc, #528]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185f86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34185f8a:	6413      	str	r3, [r2, #64]	@ 0x40
34185f8c:	4b82      	ldr	r3, [pc, #520]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34185f90:	4a81      	ldr	r2, [pc, #516]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185f92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34185f96:	6413      	str	r3, [r2, #64]	@ 0x40
34185f98:	4b7f      	ldr	r3, [pc, #508]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185f9a:	2202      	movs	r2, #2
34185f9c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34185fa0:	e027      	b.n	34185ff2 <HAL_RCC_OscConfig+0x4b2>
34185fa2:	687b      	ldr	r3, [r7, #4]
34185fa4:	689b      	ldr	r3, [r3, #8]
34185fa6:	4a7d      	ldr	r2, [pc, #500]	@ (3418619c <HAL_RCC_OscConfig+0x65c>)
34185fa8:	4293      	cmp	r3, r2
34185faa:	d110      	bne.n	34185fce <HAL_RCC_OscConfig+0x48e>
34185fac:	4b7a      	ldr	r3, [pc, #488]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34185fb0:	4a79      	ldr	r2, [pc, #484]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185fb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34185fb6:	6413      	str	r3, [r2, #64]	@ 0x40
34185fb8:	4b77      	ldr	r3, [pc, #476]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34185fbc:	4a76      	ldr	r2, [pc, #472]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185fbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
34185fc2:	6413      	str	r3, [r2, #64]	@ 0x40
34185fc4:	4b74      	ldr	r3, [pc, #464]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185fc6:	2202      	movs	r2, #2
34185fc8:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34185fcc:	e011      	b.n	34185ff2 <HAL_RCC_OscConfig+0x4b2>
34185fce:	4b72      	ldr	r3, [pc, #456]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185fd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34185fd4:	461a      	mov	r2, r3
34185fd6:	2302      	movs	r3, #2
34185fd8:	6013      	str	r3, [r2, #0]
34185fda:	4b6f      	ldr	r3, [pc, #444]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34185fde:	4a6e      	ldr	r2, [pc, #440]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185fe0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
34185fe4:	6413      	str	r3, [r2, #64]	@ 0x40
34185fe6:	4b6c      	ldr	r3, [pc, #432]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34185fea:	4a6b      	ldr	r2, [pc, #428]	@ (34186198 <HAL_RCC_OscConfig+0x658>)
34185fec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34185ff0:	6413      	str	r3, [r2, #64]	@ 0x40
    /* Check the LSE State */
    if ((pRCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
34185ff2:	687b      	ldr	r3, [r7, #4]
34185ff4:	689b      	ldr	r3, [r3, #8]
34185ff6:	2b00      	cmp	r3, #0
34185ff8:	d014      	beq.n	34186024 <HAL_RCC_OscConfig+0x4e4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34185ffa:	f7fc fccf 	bl	3418299c <HAL_GetTick>
34185ffe:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
34186000:	e00a      	b.n	34186018 <HAL_RCC_OscConfig+0x4d8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34186002:	f7fc fccb 	bl	3418299c <HAL_GetTick>
34186006:	4602      	mov	r2, r0
34186008:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
3418600a:	1ad3      	subs	r3, r2, r3
3418600c:	f241 3288 	movw	r2, #5000	@ 0x1388
34186010:	4293      	cmp	r3, r2
34186012:	d901      	bls.n	34186018 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
34186014:	2303      	movs	r3, #3
34186016:	e16e      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSE_IsReady() == 0U)
34186018:	f7ff fbfa 	bl	34185810 <LL_RCC_LSE_IsReady>
3418601c:	4603      	mov	r3, r0
3418601e:	2b00      	cmp	r3, #0
34186020:	d0ef      	beq.n	34186002 <HAL_RCC_OscConfig+0x4c2>
34186022:	e013      	b.n	3418604c <HAL_RCC_OscConfig+0x50c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34186024:	f7fc fcba 	bl	3418299c <HAL_GetTick>
34186028:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
3418602a:	e00a      	b.n	34186042 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
3418602c:	f7fc fcb6 	bl	3418299c <HAL_GetTick>
34186030:	4602      	mov	r2, r0
34186032:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34186034:	1ad3      	subs	r3, r2, r3
34186036:	f241 3288 	movw	r2, #5000	@ 0x1388
3418603a:	4293      	cmp	r3, r2
3418603c:	d901      	bls.n	34186042 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
3418603e:	2303      	movs	r3, #3
34186040:	e159      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSE_IsReady() != 0U)
34186042:	f7ff fbe5 	bl	34185810 <LL_RCC_LSE_IsReady>
34186046:	4603      	mov	r3, r0
34186048:	2b00      	cmp	r3, #0
3418604a:	d1ef      	bne.n	3418602c <HAL_RCC_OscConfig+0x4ec>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL1.PLLState));

  if (pRCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
3418604c:	687b      	ldr	r3, [r7, #4]
3418604e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34186050:	2b00      	cmp	r3, #0
34186052:	d04c      	beq.n	341860ee <HAL_RCC_OscConfig+0x5ae>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1));
34186054:	687b      	ldr	r3, [r7, #4]
34186056:	3328      	adds	r3, #40	@ 0x28
34186058:	4619      	mov	r1, r3
3418605a:	2000      	movs	r0, #0
3418605c:	f000 fe38 	bl	34186cd0 <RCC_PLL_IsNewConfig>
34186060:	6678      	str	r0, [r7, #100]	@ 0x64
    uint32_t pll1_ready = LL_RCC_PLL1_IsReady();
34186062:	f7ff fc3d 	bl	341858e0 <LL_RCC_PLL1_IsReady>
34186066:	6638      	str	r0, [r7, #96]	@ 0x60
    if (new_pll_config == 1U)
34186068:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
3418606a:	2b01      	cmp	r3, #1
3418606c:	d130      	bne.n	341860d0 <HAL_RCC_OscConfig+0x590>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
3418606e:	f7ff fd0f 	bl	34185a90 <LL_RCC_IC1_GetSource>
34186072:	65f8      	str	r0, [r7, #92]	@ 0x5c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34186074:	f7ff fd2a 	bl	34185acc <LL_RCC_IC2_GetSource>
34186078:	65b8      	str	r0, [r7, #88]	@ 0x58
      uint32_t ic6src = LL_RCC_IC6_GetSource();
3418607a:	f7ff fd45 	bl	34185b08 <LL_RCC_IC6_GetSource>
3418607e:	6578      	str	r0, [r7, #84]	@ 0x54
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34186080:	f7ff fd50 	bl	34185b24 <LL_RCC_IC11_GetSource>
34186084:	6538      	str	r0, [r7, #80]	@ 0x50
      /* PLL1 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL1))
34186086:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3418608a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418608e:	d104      	bne.n	3418609a <HAL_RCC_OscConfig+0x55a>
34186090:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
34186092:	2b00      	cmp	r3, #0
34186094:	d101      	bne.n	3418609a <HAL_RCC_OscConfig+0x55a>
      {
        return HAL_ERROR;
34186096:	2301      	movs	r3, #1
34186098:	e12d      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      }

      /* PLL1 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL1) ||
3418609a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
3418609e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341860a2:	d10a      	bne.n	341860ba <HAL_RCC_OscConfig+0x57a>
341860a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
341860a6:	2b00      	cmp	r3, #0
341860a8:	d005      	beq.n	341860b6 <HAL_RCC_OscConfig+0x576>
341860aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
341860ac:	2b00      	cmp	r3, #0
341860ae:	d002      	beq.n	341860b6 <HAL_RCC_OscConfig+0x576>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL1) ||
341860b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
341860b2:	2b00      	cmp	r3, #0
341860b4:	d101      	bne.n	341860ba <HAL_RCC_OscConfig+0x57a>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL1)))
      {
        return HAL_ERROR;
341860b6:	2301      	movs	r3, #1
341860b8:	e11d      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL1 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1)) != HAL_OK)
341860ba:	687b      	ldr	r3, [r7, #4]
341860bc:	3328      	adds	r3, #40	@ 0x28
341860be:	4619      	mov	r1, r3
341860c0:	2000      	movs	r0, #0
341860c2:	f000 fca9 	bl	34186a18 <RCC_PLL_Config>
341860c6:	4603      	mov	r3, r0
341860c8:	2b00      	cmp	r3, #0
341860ca:	d010      	beq.n	341860ee <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
341860cc:	2301      	movs	r3, #1
341860ce:	e112      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL1.PLLState == RCC_PLL_ON) && (pll1_ready == 0U))
341860d0:	687b      	ldr	r3, [r7, #4]
341860d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
341860d4:	2b02      	cmp	r3, #2
341860d6:	d10a      	bne.n	341860ee <HAL_RCC_OscConfig+0x5ae>
341860d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
341860da:	2b00      	cmp	r3, #0
341860dc:	d107      	bne.n	341860ee <HAL_RCC_OscConfig+0x5ae>
    {
      if (RCC_PLL_Enable(RCC_PLL1_CONFIG) != HAL_OK)
341860de:	2000      	movs	r0, #0
341860e0:	f000 fdca 	bl	34186c78 <RCC_PLL_Enable>
341860e4:	4603      	mov	r3, r0
341860e6:	2b00      	cmp	r3, #0
341860e8:	d001      	beq.n	341860ee <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
341860ea:	2301      	movs	r3, #1
341860ec:	e103      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL2.PLLState));

  if (pRCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
341860ee:	687b      	ldr	r3, [r7, #4]
341860f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341860f2:	2b00      	cmp	r3, #0
341860f4:	d054      	beq.n	341861a0 <HAL_RCC_OscConfig+0x660>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2));
341860f6:	687b      	ldr	r3, [r7, #4]
341860f8:	3344      	adds	r3, #68	@ 0x44
341860fa:	4619      	mov	r1, r3
341860fc:	2001      	movs	r0, #1
341860fe:	f000 fde7 	bl	34186cd0 <RCC_PLL_IsNewConfig>
34186102:	64f8      	str	r0, [r7, #76]	@ 0x4c
    uint32_t pll2_ready = LL_RCC_PLL2_IsReady();
34186104:	f7ff fc22 	bl	3418594c <LL_RCC_PLL2_IsReady>
34186108:	64b8      	str	r0, [r7, #72]	@ 0x48
    if (new_pll_config == 1U)
3418610a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
3418610c:	2b01      	cmp	r3, #1
3418610e:	d134      	bne.n	3418617a <HAL_RCC_OscConfig+0x63a>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34186110:	f7ff fcbe 	bl	34185a90 <LL_RCC_IC1_GetSource>
34186114:	6478      	str	r0, [r7, #68]	@ 0x44
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34186116:	f7ff fcd9 	bl	34185acc <LL_RCC_IC2_GetSource>
3418611a:	6438      	str	r0, [r7, #64]	@ 0x40
      uint32_t ic6src = LL_RCC_IC6_GetSource();
3418611c:	f7ff fcf4 	bl	34185b08 <LL_RCC_IC6_GetSource>
34186120:	63f8      	str	r0, [r7, #60]	@ 0x3c
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34186122:	f7ff fcff 	bl	34185b24 <LL_RCC_IC11_GetSource>
34186126:	63b8      	str	r0, [r7, #56]	@ 0x38
      /* PLL2 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL2))
34186128:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3418612c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34186130:	d105      	bne.n	3418613e <HAL_RCC_OscConfig+0x5fe>
34186132:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
34186134:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34186138:	d101      	bne.n	3418613e <HAL_RCC_OscConfig+0x5fe>
      {
        return HAL_ERROR;
3418613a:	2301      	movs	r3, #1
3418613c:	e0db      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      }

      /* PLL2 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL2) ||
3418613e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34186142:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34186146:	d10d      	bne.n	34186164 <HAL_RCC_OscConfig+0x624>
34186148:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
3418614a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418614e:	d007      	beq.n	34186160 <HAL_RCC_OscConfig+0x620>
34186150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
34186152:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34186156:	d003      	beq.n	34186160 <HAL_RCC_OscConfig+0x620>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL2) ||
34186158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3418615a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418615e:	d101      	bne.n	34186164 <HAL_RCC_OscConfig+0x624>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL2)))
      {
        return HAL_ERROR;
34186160:	2301      	movs	r3, #1
34186162:	e0c8      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL2 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2)) != HAL_OK)
34186164:	687b      	ldr	r3, [r7, #4]
34186166:	3344      	adds	r3, #68	@ 0x44
34186168:	4619      	mov	r1, r3
3418616a:	2001      	movs	r0, #1
3418616c:	f000 fc54 	bl	34186a18 <RCC_PLL_Config>
34186170:	4603      	mov	r3, r0
34186172:	2b00      	cmp	r3, #0
34186174:	d014      	beq.n	341861a0 <HAL_RCC_OscConfig+0x660>
      {
        return HAL_ERROR;
34186176:	2301      	movs	r3, #1
34186178:	e0bd      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL2.PLLState == RCC_PLL_ON) && (pll2_ready == 0U))
3418617a:	687b      	ldr	r3, [r7, #4]
3418617c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418617e:	2b02      	cmp	r3, #2
34186180:	d10e      	bne.n	341861a0 <HAL_RCC_OscConfig+0x660>
34186182:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34186184:	2b00      	cmp	r3, #0
34186186:	d10b      	bne.n	341861a0 <HAL_RCC_OscConfig+0x660>
    {
      if (RCC_PLL_Enable(RCC_PLL2_CONFIG) != HAL_OK)
34186188:	2001      	movs	r0, #1
3418618a:	f000 fd75 	bl	34186c78 <RCC_PLL_Enable>
3418618e:	4603      	mov	r3, r0
34186190:	2b00      	cmp	r3, #0
34186192:	d005      	beq.n	341861a0 <HAL_RCC_OscConfig+0x660>
      {
        return HAL_ERROR;
34186194:	2301      	movs	r3, #1
34186196:	e0ae      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
34186198:	56028000 	.word	0x56028000
3418619c:	00018002 	.word	0x00018002

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL3.PLLState));

  if (pRCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
341861a0:	687b      	ldr	r3, [r7, #4]
341861a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
341861a4:	2b00      	cmp	r3, #0
341861a6:	d050      	beq.n	3418624a <HAL_RCC_OscConfig+0x70a>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3));
341861a8:	687b      	ldr	r3, [r7, #4]
341861aa:	3360      	adds	r3, #96	@ 0x60
341861ac:	4619      	mov	r1, r3
341861ae:	2002      	movs	r0, #2
341861b0:	f000 fd8e 	bl	34186cd0 <RCC_PLL_IsNewConfig>
341861b4:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t pll3_ready = LL_RCC_PLL1_IsReady();
341861b6:	f7ff fb93 	bl	341858e0 <LL_RCC_PLL1_IsReady>
341861ba:	6338      	str	r0, [r7, #48]	@ 0x30
    if (new_pll_config == 1U)
341861bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
341861be:	2b01      	cmp	r3, #1
341861c0:	d134      	bne.n	3418622c <HAL_RCC_OscConfig+0x6ec>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
341861c2:	f7ff fc65 	bl	34185a90 <LL_RCC_IC1_GetSource>
341861c6:	62f8      	str	r0, [r7, #44]	@ 0x2c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
341861c8:	f7ff fc80 	bl	34185acc <LL_RCC_IC2_GetSource>
341861cc:	62b8      	str	r0, [r7, #40]	@ 0x28
      uint32_t ic6src = LL_RCC_IC6_GetSource();
341861ce:	f7ff fc9b 	bl	34185b08 <LL_RCC_IC6_GetSource>
341861d2:	6278      	str	r0, [r7, #36]	@ 0x24
      uint32_t ic11src = LL_RCC_IC11_GetSource();
341861d4:	f7ff fca6 	bl	34185b24 <LL_RCC_IC11_GetSource>
341861d8:	6238      	str	r0, [r7, #32]
      /* PLL3 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL3))
341861da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
341861de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341861e2:	d105      	bne.n	341861f0 <HAL_RCC_OscConfig+0x6b0>
341861e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
341861e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341861ea:	d101      	bne.n	341861f0 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
341861ec:	2301      	movs	r3, #1
341861ee:	e082      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL3 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL3) ||
341861f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
341861f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341861f8:	d10d      	bne.n	34186216 <HAL_RCC_OscConfig+0x6d6>
341861fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
341861fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34186200:	d007      	beq.n	34186212 <HAL_RCC_OscConfig+0x6d2>
34186202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34186204:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34186208:	d003      	beq.n	34186212 <HAL_RCC_OscConfig+0x6d2>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL3) ||
3418620a:	6a3b      	ldr	r3, [r7, #32]
3418620c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34186210:	d101      	bne.n	34186216 <HAL_RCC_OscConfig+0x6d6>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL3)))
      {
        return HAL_ERROR;
34186212:	2301      	movs	r3, #1
34186214:	e06f      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL3 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3)) != HAL_OK)
34186216:	687b      	ldr	r3, [r7, #4]
34186218:	3360      	adds	r3, #96	@ 0x60
3418621a:	4619      	mov	r1, r3
3418621c:	2002      	movs	r0, #2
3418621e:	f000 fbfb 	bl	34186a18 <RCC_PLL_Config>
34186222:	4603      	mov	r3, r0
34186224:	2b00      	cmp	r3, #0
34186226:	d010      	beq.n	3418624a <HAL_RCC_OscConfig+0x70a>
      {
        return HAL_ERROR;
34186228:	2301      	movs	r3, #1
3418622a:	e064      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL3.PLLState == RCC_PLL_ON) && (pll3_ready == 0U))
3418622c:	687b      	ldr	r3, [r7, #4]
3418622e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34186230:	2b02      	cmp	r3, #2
34186232:	d10a      	bne.n	3418624a <HAL_RCC_OscConfig+0x70a>
34186234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34186236:	2b00      	cmp	r3, #0
34186238:	d107      	bne.n	3418624a <HAL_RCC_OscConfig+0x70a>
    {
      if (RCC_PLL_Enable(RCC_PLL3_CONFIG) != HAL_OK)
3418623a:	2002      	movs	r0, #2
3418623c:	f000 fd1c 	bl	34186c78 <RCC_PLL_Enable>
34186240:	4603      	mov	r3, r0
34186242:	2b00      	cmp	r3, #0
34186244:	d001      	beq.n	3418624a <HAL_RCC_OscConfig+0x70a>
      {
        return HAL_ERROR;
34186246:	2301      	movs	r3, #1
34186248:	e055      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>

  /*-------------------------------- PLL4 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL4.PLLState));

  if (pRCC_OscInitStruct->PLL4.PLLState != RCC_PLL_NONE)
3418624a:	687b      	ldr	r3, [r7, #4]
3418624c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3418624e:	2b00      	cmp	r3, #0
34186250:	d050      	beq.n	341862f4 <HAL_RCC_OscConfig+0x7b4>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4));
34186252:	687b      	ldr	r3, [r7, #4]
34186254:	337c      	adds	r3, #124	@ 0x7c
34186256:	4619      	mov	r1, r3
34186258:	2003      	movs	r0, #3
3418625a:	f000 fd39 	bl	34186cd0 <RCC_PLL_IsNewConfig>
3418625e:	61f8      	str	r0, [r7, #28]
    uint32_t pll4_ready = LL_RCC_PLL4_IsReady();
34186260:	f7ff fbe0 	bl	34185a24 <LL_RCC_PLL4_IsReady>
34186264:	61b8      	str	r0, [r7, #24]

    if (new_pll_config == 1U)
34186266:	69fb      	ldr	r3, [r7, #28]
34186268:	2b01      	cmp	r3, #1
3418626a:	d134      	bne.n	341862d6 <HAL_RCC_OscConfig+0x796>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
3418626c:	f7ff fc10 	bl	34185a90 <LL_RCC_IC1_GetSource>
34186270:	6178      	str	r0, [r7, #20]
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34186272:	f7ff fc2b 	bl	34185acc <LL_RCC_IC2_GetSource>
34186276:	6138      	str	r0, [r7, #16]
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34186278:	f7ff fc46 	bl	34185b08 <LL_RCC_IC6_GetSource>
3418627c:	60f8      	str	r0, [r7, #12]
      uint32_t ic11src = LL_RCC_IC11_GetSource();
3418627e:	f7ff fc51 	bl	34185b24 <LL_RCC_IC11_GetSource>
34186282:	60b8      	str	r0, [r7, #8]
      /* PLL4 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL4))
34186284:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34186288:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418628c:	d105      	bne.n	3418629a <HAL_RCC_OscConfig+0x75a>
3418628e:	697b      	ldr	r3, [r7, #20]
34186290:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34186294:	d101      	bne.n	3418629a <HAL_RCC_OscConfig+0x75a>
      {
        return HAL_ERROR;
34186296:	2301      	movs	r3, #1
34186298:	e02d      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL4 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL4) ||
3418629a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
3418629e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341862a2:	d10d      	bne.n	341862c0 <HAL_RCC_OscConfig+0x780>
341862a4:	693b      	ldr	r3, [r7, #16]
341862a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341862aa:	d007      	beq.n	341862bc <HAL_RCC_OscConfig+0x77c>
341862ac:	68fb      	ldr	r3, [r7, #12]
341862ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341862b2:	d003      	beq.n	341862bc <HAL_RCC_OscConfig+0x77c>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL4) ||
341862b4:	68bb      	ldr	r3, [r7, #8]
341862b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341862ba:	d101      	bne.n	341862c0 <HAL_RCC_OscConfig+0x780>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL4)))
      {
        return HAL_ERROR;
341862bc:	2301      	movs	r3, #1
341862be:	e01a      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL4 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4)) != HAL_OK)
341862c0:	687b      	ldr	r3, [r7, #4]
341862c2:	337c      	adds	r3, #124	@ 0x7c
341862c4:	4619      	mov	r1, r3
341862c6:	2003      	movs	r0, #3
341862c8:	f000 fba6 	bl	34186a18 <RCC_PLL_Config>
341862cc:	4603      	mov	r3, r0
341862ce:	2b00      	cmp	r3, #0
341862d0:	d010      	beq.n	341862f4 <HAL_RCC_OscConfig+0x7b4>
      {
        return HAL_ERROR;
341862d2:	2301      	movs	r3, #1
341862d4:	e00f      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL4.PLLState == RCC_PLL_ON) && (pll4_ready == 0U))
341862d6:	687b      	ldr	r3, [r7, #4]
341862d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341862da:	2b02      	cmp	r3, #2
341862dc:	d10a      	bne.n	341862f4 <HAL_RCC_OscConfig+0x7b4>
341862de:	69bb      	ldr	r3, [r7, #24]
341862e0:	2b00      	cmp	r3, #0
341862e2:	d107      	bne.n	341862f4 <HAL_RCC_OscConfig+0x7b4>
    {
      if (RCC_PLL_Enable(RCC_PLL4_CONFIG) != HAL_OK)
341862e4:	2003      	movs	r0, #3
341862e6:	f000 fcc7 	bl	34186c78 <RCC_PLL_Enable>
341862ea:	4603      	mov	r3, r0
341862ec:	2b00      	cmp	r3, #0
341862ee:	d001      	beq.n	341862f4 <HAL_RCC_OscConfig+0x7b4>
      {
        return HAL_ERROR;
341862f0:	2301      	movs	r3, #1
341862f2:	e000      	b.n	341862f6 <HAL_RCC_OscConfig+0x7b6>
    {
      /* Nothing to do */
    }
  }

  return HAL_OK;
341862f4:	2300      	movs	r3, #0
}
341862f6:	4618      	mov	r0, r3
341862f8:	3788      	adds	r7, #136	@ 0x88
341862fa:	46bd      	mov	sp, r7
341862fc:	bd80      	pop	{r7, pc}
341862fe:	bf00      	nop

34186300 <HAL_RCC_ClockConfig>:
  *         You can use HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pRCC_ClkInitStruct)
{
34186300:	b580      	push	{r7, lr}
34186302:	b084      	sub	sp, #16
34186304:	af00      	add	r7, sp, #0
34186306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
34186308:	687b      	ldr	r3, [r7, #4]
3418630a:	2b00      	cmp	r3, #0
3418630c:	d101      	bne.n	34186312 <HAL_RCC_ClockConfig+0x12>
  {
    return HAL_ERROR;
3418630e:	2301      	movs	r3, #1
34186310:	e1f2      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
  assert_param(IS_RCC_CLOCKTYPE(pRCC_ClkInitStruct->ClockType));

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
34186312:	687b      	ldr	r3, [r7, #4]
34186314:	681b      	ldr	r3, [r3, #0]
34186316:	f003 0308 	and.w	r3, r3, #8
3418631a:	2b00      	cmp	r3, #0
3418631c:	d010      	beq.n	34186340 <HAL_RCC_ClockConfig+0x40>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
3418631e:	687b      	ldr	r3, [r7, #4]
34186320:	691a      	ldr	r2, [r3, #16]
34186322:	4ba3      	ldr	r3, [pc, #652]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
34186324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34186326:	f003 0307 	and.w	r3, r3, #7
3418632a:	429a      	cmp	r2, r3
3418632c:	d908      	bls.n	34186340 <HAL_RCC_ClockConfig+0x40>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
3418632e:	4ba0      	ldr	r3, [pc, #640]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
34186330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34186332:	f023 0207 	bic.w	r2, r3, #7
34186336:	687b      	ldr	r3, [r7, #4]
34186338:	691b      	ldr	r3, [r3, #16]
3418633a:	499d      	ldr	r1, [pc, #628]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
3418633c:	4313      	orrs	r3, r2
3418633e:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
34186340:	687b      	ldr	r3, [r7, #4]
34186342:	681b      	ldr	r3, [r3, #0]
34186344:	f003 0310 	and.w	r3, r3, #16
34186348:	2b00      	cmp	r3, #0
3418634a:	d010      	beq.n	3418636e <HAL_RCC_ClockConfig+0x6e>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE2))
3418634c:	687b      	ldr	r3, [r7, #4]
3418634e:	695a      	ldr	r2, [r3, #20]
34186350:	4b97      	ldr	r3, [pc, #604]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
34186352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34186354:	f003 0370 	and.w	r3, r3, #112	@ 0x70
34186358:	429a      	cmp	r2, r3
3418635a:	d908      	bls.n	3418636e <HAL_RCC_ClockConfig+0x6e>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
3418635c:	4b94      	ldr	r3, [pc, #592]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
3418635e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34186360:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
34186364:	687b      	ldr	r3, [r7, #4]
34186366:	695b      	ldr	r3, [r3, #20]
34186368:	4991      	ldr	r1, [pc, #580]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
3418636a:	4313      	orrs	r3, r2
3418636c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
3418636e:	687b      	ldr	r3, [r7, #4]
34186370:	681b      	ldr	r3, [r3, #0]
34186372:	f003 0320 	and.w	r3, r3, #32
34186376:	2b00      	cmp	r3, #0
34186378:	d010      	beq.n	3418639c <HAL_RCC_ClockConfig+0x9c>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
    if ((pRCC_ClkInitStruct->APB4CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE4))
3418637a:	687b      	ldr	r3, [r7, #4]
3418637c:	699a      	ldr	r2, [r3, #24]
3418637e:	4b8c      	ldr	r3, [pc, #560]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
34186380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34186382:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34186386:	429a      	cmp	r2, r3
34186388:	d908      	bls.n	3418639c <HAL_RCC_ClockConfig+0x9c>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
3418638a:	4b89      	ldr	r3, [pc, #548]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
3418638c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418638e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
34186392:	687b      	ldr	r3, [r7, #4]
34186394:	699b      	ldr	r3, [r3, #24]
34186396:	4986      	ldr	r1, [pc, #536]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
34186398:	4313      	orrs	r3, r2
3418639a:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
3418639c:	687b      	ldr	r3, [r7, #4]
3418639e:	681b      	ldr	r3, [r3, #0]
341863a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
341863a4:	2b00      	cmp	r3, #0
341863a6:	d010      	beq.n	341863ca <HAL_RCC_ClockConfig+0xca>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
    if ((pRCC_ClkInitStruct->APB5CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE5))
341863a8:	687b      	ldr	r3, [r7, #4]
341863aa:	69da      	ldr	r2, [r3, #28]
341863ac:	4b80      	ldr	r3, [pc, #512]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
341863ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341863b0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
341863b4:	429a      	cmp	r2, r3
341863b6:	d908      	bls.n	341863ca <HAL_RCC_ClockConfig+0xca>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
341863b8:	4b7d      	ldr	r3, [pc, #500]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
341863ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341863bc:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
341863c0:	687b      	ldr	r3, [r7, #4]
341863c2:	69db      	ldr	r3, [r3, #28]
341863c4:	497a      	ldr	r1, [pc, #488]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
341863c6:	4313      	orrs	r3, r2
341863c8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
341863ca:	687b      	ldr	r3, [r7, #4]
341863cc:	681b      	ldr	r3, [r3, #0]
341863ce:	f003 0304 	and.w	r3, r3, #4
341863d2:	2b00      	cmp	r3, #0
341863d4:	d010      	beq.n	341863f8 <HAL_RCC_ClockConfig+0xf8>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
341863d6:	687b      	ldr	r3, [r7, #4]
341863d8:	68da      	ldr	r2, [r3, #12]
341863da:	4b75      	ldr	r3, [pc, #468]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
341863dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341863de:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
341863e2:	429a      	cmp	r2, r3
341863e4:	d908      	bls.n	341863f8 <HAL_RCC_ClockConfig+0xf8>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
341863e6:	4b72      	ldr	r3, [pc, #456]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
341863e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341863ea:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
341863ee:	687b      	ldr	r3, [r7, #4]
341863f0:	68db      	ldr	r3, [r3, #12]
341863f2:	496f      	ldr	r1, [pc, #444]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
341863f4:	4313      	orrs	r3, r2
341863f6:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*------------------------- CPUCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_CPUCLK) == RCC_CLOCKTYPE_CPUCLK)
341863f8:	687b      	ldr	r3, [r7, #4]
341863fa:	681b      	ldr	r3, [r3, #0]
341863fc:	f003 0301 	and.w	r3, r3, #1
34186400:	2b00      	cmp	r3, #0
34186402:	d063      	beq.n	341864cc <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_CPUCLKSOURCE(pRCC_ClkInitStruct->CPUCLKSource));

    /* HSE is selected as CPU Clock Source */
    if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_HSE)
34186404:	687b      	ldr	r3, [r7, #4]
34186406:	685b      	ldr	r3, [r3, #4]
34186408:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3418640c:	d106      	bne.n	3418641c <HAL_RCC_ClockConfig+0x11c>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
3418640e:	f7ff f92b 	bl	34185668 <LL_RCC_HSE_IsReady>
34186412:	4603      	mov	r3, r0
34186414:	2b00      	cmp	r3, #0
34186416:	d134      	bne.n	34186482 <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
34186418:	2301      	movs	r3, #1
3418641a:	e16d      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
      }
    }
    /* PLL is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_IC1)
3418641c:	687b      	ldr	r3, [r7, #4]
3418641e:	685b      	ldr	r3, [r3, #4]
34186420:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34186424:	d11a      	bne.n	3418645c <HAL_RCC_ClockConfig+0x15c>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC1Selection.ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC1Selection.ClockDivider));

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC1 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC1_GetSource(), pRCC_ClkInitStruct->IC1Selection.ClockSelection) != 1U)
34186426:	f7ff fb33 	bl	34185a90 <LL_RCC_IC1_GetSource>
3418642a:	4602      	mov	r2, r0
3418642c:	687b      	ldr	r3, [r7, #4]
3418642e:	6a1b      	ldr	r3, [r3, #32]
34186430:	4619      	mov	r1, r3
34186432:	4610      	mov	r0, r2
34186434:	f000 fd00 	bl	34186e38 <RCC_IC_CheckPLLSources>
34186438:	4603      	mov	r3, r0
3418643a:	2b01      	cmp	r3, #1
3418643c:	d001      	beq.n	34186442 <HAL_RCC_ClockConfig+0x142>
      {
        return HAL_ERROR;
3418643e:	2301      	movs	r3, #1
34186440:	e15a      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
      }

      /* Configure IC1 source and divider */
      WRITE_REG(RCC->IC1CFGR, pRCC_ClkInitStruct->IC1Selection.ClockSelection | \
34186442:	687b      	ldr	r3, [r7, #4]
34186444:	6a1a      	ldr	r2, [r3, #32]
34186446:	687b      	ldr	r3, [r7, #4]
34186448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418644a:	3b01      	subs	r3, #1
3418644c:	041b      	lsls	r3, r3, #16
3418644e:	4958      	ldr	r1, [pc, #352]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
34186450:	4313      	orrs	r3, r2
34186452:	f8c1 30c4 	str.w	r3, [r1, #196]	@ 0xc4
                ((pRCC_ClkInitStruct->IC1Selection.ClockDivider - 1U) << RCC_IC1CFGR_IC1INT_Pos));

      /* Enable IC1 */
      LL_RCC_IC1_Enable();
34186456:	f7ff fb0d 	bl	34185a74 <LL_RCC_IC1_Enable>
3418645a:	e012      	b.n	34186482 <HAL_RCC_ClockConfig+0x182>
    }
    /* MSI is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_MSI)
3418645c:	687b      	ldr	r3, [r7, #4]
3418645e:	685b      	ldr	r3, [r3, #4]
34186460:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34186464:	d106      	bne.n	34186474 <HAL_RCC_ClockConfig+0x174>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
34186466:	f7ff f997 	bl	34185798 <LL_RCC_MSI_IsReady>
3418646a:	4603      	mov	r3, r0
3418646c:	2b00      	cmp	r3, #0
3418646e:	d108      	bne.n	34186482 <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
34186470:	2301      	movs	r3, #1
34186472:	e141      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
    }
    /* HSI is selected as CPU Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
34186474:	f7ff f928 	bl	341856c8 <LL_RCC_HSI_IsReady>
34186478:	4603      	mov	r3, r0
3418647a:	2b00      	cmp	r3, #0
3418647c:	d101      	bne.n	34186482 <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
3418647e:	2301      	movs	r3, #1
34186480:	e13a      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
      }
    }

    /* Switch the CPU clock */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, pRCC_ClkInitStruct->CPUCLKSource);
34186482:	4b4b      	ldr	r3, [pc, #300]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
34186484:	6a1b      	ldr	r3, [r3, #32]
34186486:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
3418648a:	687b      	ldr	r3, [r7, #4]
3418648c:	685b      	ldr	r3, [r3, #4]
3418648e:	4948      	ldr	r1, [pc, #288]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
34186490:	4313      	orrs	r3, r2
34186492:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34186494:	f7fc fa82 	bl	3418299c <HAL_GetTick>
34186498:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
3418649a:	e00a      	b.n	341864b2 <HAL_RCC_ClockConfig+0x1b2>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
3418649c:	f7fc fa7e 	bl	3418299c <HAL_GetTick>
341864a0:	4602      	mov	r2, r0
341864a2:	68fb      	ldr	r3, [r7, #12]
341864a4:	1ad3      	subs	r3, r2, r3
341864a6:	f241 3288 	movw	r2, #5000	@ 0x1388
341864aa:	4293      	cmp	r3, r2
341864ac:	d901      	bls.n	341864b2 <HAL_RCC_ClockConfig+0x1b2>
      {
        return HAL_TIMEOUT;
341864ae:	2303      	movs	r3, #3
341864b0:	e122      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
341864b2:	f7ff f9eb 	bl	3418588c <LL_RCC_GetCpuClkSource>
341864b6:	4602      	mov	r2, r0
341864b8:	687b      	ldr	r3, [r7, #4]
341864ba:	685b      	ldr	r3, [r3, #4]
341864bc:	011b      	lsls	r3, r3, #4
341864be:	429a      	cmp	r2, r3
341864c0:	d1ec      	bne.n	3418649c <HAL_RCC_ClockConfig+0x19c>
      }
    }

    /* Update the SystemCoreClock global variable with CPU clock */
    SystemCoreClock = HAL_RCC_GetCpuClockFreq();
341864c2:	f000 f921 	bl	34186708 <HAL_RCC_GetCpuClockFreq>
341864c6:	4603      	mov	r3, r0
341864c8:	4a3a      	ldr	r2, [pc, #232]	@ (341865b4 <HAL_RCC_ClockConfig+0x2b4>)
341864ca:	6013      	str	r3, [r2, #0]

  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
341864cc:	687b      	ldr	r3, [r7, #4]
341864ce:	681b      	ldr	r3, [r3, #0]
341864d0:	f003 0302 	and.w	r3, r3, #2
341864d4:	2b00      	cmp	r3, #0
341864d6:	f000 8096 	beq.w	34186606 <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System bus clock source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
341864da:	687b      	ldr	r3, [r7, #4]
341864dc:	689b      	ldr	r3, [r3, #8]
341864de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
341864e2:	d106      	bne.n	341864f2 <HAL_RCC_ClockConfig+0x1f2>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
341864e4:	f7ff f8c0 	bl	34185668 <LL_RCC_HSE_IsReady>
341864e8:	4603      	mov	r3, r0
341864ea:	2b00      	cmp	r3, #0
341864ec:	d16b      	bne.n	341865c6 <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
341864ee:	2301      	movs	r3, #1
341864f0:	e102      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
      }
    }
    /* PLL output is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11)
341864f2:	687b      	ldr	r3, [r7, #4]
341864f4:	689b      	ldr	r3, [r3, #8]
341864f6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
341864fa:	d14d      	bne.n	34186598 <HAL_RCC_ClockConfig+0x298>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC11Selection.ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC11Selection.ClockDivider));

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC2/IC6/IC11 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC2_GetSource(), pRCC_ClkInitStruct->IC2Selection.ClockSelection) != 1U)
341864fc:	f7ff fae6 	bl	34185acc <LL_RCC_IC2_GetSource>
34186500:	4602      	mov	r2, r0
34186502:	687b      	ldr	r3, [r7, #4]
34186504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34186506:	4619      	mov	r1, r3
34186508:	4610      	mov	r0, r2
3418650a:	f000 fc95 	bl	34186e38 <RCC_IC_CheckPLLSources>
3418650e:	4603      	mov	r3, r0
34186510:	2b01      	cmp	r3, #1
34186512:	d001      	beq.n	34186518 <HAL_RCC_ClockConfig+0x218>
      {
        return HAL_ERROR;
34186514:	2301      	movs	r3, #1
34186516:	e0ef      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC6_GetSource(), pRCC_ClkInitStruct->IC6Selection.ClockSelection) != 1U)
34186518:	f7ff faf6 	bl	34185b08 <LL_RCC_IC6_GetSource>
3418651c:	4602      	mov	r2, r0
3418651e:	687b      	ldr	r3, [r7, #4]
34186520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34186522:	4619      	mov	r1, r3
34186524:	4610      	mov	r0, r2
34186526:	f000 fc87 	bl	34186e38 <RCC_IC_CheckPLLSources>
3418652a:	4603      	mov	r3, r0
3418652c:	2b01      	cmp	r3, #1
3418652e:	d001      	beq.n	34186534 <HAL_RCC_ClockConfig+0x234>
      {
        return HAL_ERROR;
34186530:	2301      	movs	r3, #1
34186532:	e0e1      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC11_GetSource(), pRCC_ClkInitStruct->IC11Selection.ClockSelection) != 1U)
34186534:	f7ff faf6 	bl	34185b24 <LL_RCC_IC11_GetSource>
34186538:	4602      	mov	r2, r0
3418653a:	687b      	ldr	r3, [r7, #4]
3418653c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418653e:	4619      	mov	r1, r3
34186540:	4610      	mov	r0, r2
34186542:	f000 fc79 	bl	34186e38 <RCC_IC_CheckPLLSources>
34186546:	4603      	mov	r3, r0
34186548:	2b01      	cmp	r3, #1
3418654a:	d001      	beq.n	34186550 <HAL_RCC_ClockConfig+0x250>
      {
        return HAL_ERROR;
3418654c:	2301      	movs	r3, #1
3418654e:	e0d3      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
      }

      /* Configure IC2, IC6 and IC11 sources and dividers */
      WRITE_REG(RCC->IC2CFGR, pRCC_ClkInitStruct->IC2Selection.ClockSelection | \
34186550:	687b      	ldr	r3, [r7, #4]
34186552:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34186554:	687b      	ldr	r3, [r7, #4]
34186556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34186558:	3b01      	subs	r3, #1
3418655a:	041b      	lsls	r3, r3, #16
3418655c:	4914      	ldr	r1, [pc, #80]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
3418655e:	4313      	orrs	r3, r2
34186560:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
                ((pRCC_ClkInitStruct->IC2Selection.ClockDivider - 1U) << RCC_IC2CFGR_IC2INT_Pos));
      WRITE_REG(RCC->IC6CFGR, pRCC_ClkInitStruct->IC6Selection.ClockSelection | \
34186564:	687b      	ldr	r3, [r7, #4]
34186566:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
34186568:	687b      	ldr	r3, [r7, #4]
3418656a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418656c:	3b01      	subs	r3, #1
3418656e:	041b      	lsls	r3, r3, #16
34186570:	490f      	ldr	r1, [pc, #60]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
34186572:	4313      	orrs	r3, r2
34186574:	f8c1 30d8 	str.w	r3, [r1, #216]	@ 0xd8
                ((pRCC_ClkInitStruct->IC6Selection.ClockDivider - 1U) << RCC_IC6CFGR_IC6INT_Pos));
      WRITE_REG(RCC->IC11CFGR, pRCC_ClkInitStruct->IC11Selection.ClockSelection | \
34186578:	687b      	ldr	r3, [r7, #4]
3418657a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3418657c:	687b      	ldr	r3, [r7, #4]
3418657e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34186580:	3b01      	subs	r3, #1
34186582:	041b      	lsls	r3, r3, #16
34186584:	490a      	ldr	r1, [pc, #40]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
34186586:	4313      	orrs	r3, r2
34186588:	f8c1 30ec 	str.w	r3, [r1, #236]	@ 0xec
                ((pRCC_ClkInitStruct->IC11Selection.ClockDivider - 1U) << RCC_IC11CFGR_IC11INT_Pos));

      /* Require to have IC2, IC6 and IC11 outputs enabled */
      WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC2ENS | RCC_DIVENSR_IC6ENS | RCC_DIVENSR_IC11ENS);
3418658c:	4b08      	ldr	r3, [pc, #32]	@ (341865b0 <HAL_RCC_ClockConfig+0x2b0>)
3418658e:	f240 4222 	movw	r2, #1058	@ 0x422
34186592:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
34186596:	e016      	b.n	341865c6 <HAL_RCC_ClockConfig+0x2c6>
    }
    /* HSI is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
34186598:	687b      	ldr	r3, [r7, #4]
3418659a:	689b      	ldr	r3, [r3, #8]
3418659c:	2b00      	cmp	r3, #0
3418659e:	d10b      	bne.n	341865b8 <HAL_RCC_ClockConfig+0x2b8>
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
341865a0:	f7ff f892 	bl	341856c8 <LL_RCC_HSI_IsReady>
341865a4:	4603      	mov	r3, r0
341865a6:	2b00      	cmp	r3, #0
341865a8:	d10d      	bne.n	341865c6 <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
341865aa:	2301      	movs	r3, #1
341865ac:	e0a4      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
341865ae:	bf00      	nop
341865b0:	56028000 	.word	0x56028000
341865b4:	341e0048 	.word	0x341e0048
    }
    /* MSI is selected as System bus clock source */
    else
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
341865b8:	f7ff f8ee 	bl	34185798 <LL_RCC_MSI_IsReady>
341865bc:	4603      	mov	r3, r0
341865be:	2b00      	cmp	r3, #0
341865c0:	d101      	bne.n	341865c6 <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
341865c2:	2301      	movs	r3, #1
341865c4:	e098      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
      }
    }

    /* Switch the system bus clocks */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, pRCC_ClkInitStruct->SYSCLKSource);
341865c6:	4b4e      	ldr	r3, [pc, #312]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
341865c8:	6a1b      	ldr	r3, [r3, #32]
341865ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
341865ce:	687b      	ldr	r3, [r7, #4]
341865d0:	689b      	ldr	r3, [r3, #8]
341865d2:	494b      	ldr	r1, [pc, #300]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
341865d4:	4313      	orrs	r3, r2
341865d6:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
341865d8:	f7fc f9e0 	bl	3418299c <HAL_GetTick>
341865dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
341865de:	e00a      	b.n	341865f6 <HAL_RCC_ClockConfig+0x2f6>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
341865e0:	f7fc f9dc 	bl	3418299c <HAL_GetTick>
341865e4:	4602      	mov	r2, r0
341865e6:	68fb      	ldr	r3, [r7, #12]
341865e8:	1ad3      	subs	r3, r2, r3
341865ea:	f241 3288 	movw	r2, #5000	@ 0x1388
341865ee:	4293      	cmp	r3, r2
341865f0:	d901      	bls.n	341865f6 <HAL_RCC_ClockConfig+0x2f6>
      {
        return HAL_TIMEOUT;
341865f2:	2303      	movs	r3, #3
341865f4:	e080      	b.n	341866f8 <HAL_RCC_ClockConfig+0x3f8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
341865f6:	f7ff f957 	bl	341858a8 <LL_RCC_GetSysClkSource>
341865fa:	4602      	mov	r2, r0
341865fc:	687b      	ldr	r3, [r7, #4]
341865fe:	689b      	ldr	r3, [r3, #8]
34186600:	011b      	lsls	r3, r3, #4
34186602:	429a      	cmp	r2, r3
34186604:	d1ec      	bne.n	341865e0 <HAL_RCC_ClockConfig+0x2e0>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
34186606:	687b      	ldr	r3, [r7, #4]
34186608:	681b      	ldr	r3, [r3, #0]
3418660a:	f003 0304 	and.w	r3, r3, #4
3418660e:	2b00      	cmp	r3, #0
34186610:	d010      	beq.n	34186634 <HAL_RCC_ClockConfig+0x334>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
34186612:	687b      	ldr	r3, [r7, #4]
34186614:	68da      	ldr	r2, [r3, #12]
34186616:	4b3a      	ldr	r3, [pc, #232]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
34186618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418661a:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
3418661e:	429a      	cmp	r2, r3
34186620:	d208      	bcs.n	34186634 <HAL_RCC_ClockConfig+0x334>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
34186622:	4b37      	ldr	r3, [pc, #220]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
34186624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34186626:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
3418662a:	687b      	ldr	r3, [r7, #4]
3418662c:	68db      	ldr	r3, [r3, #12]
3418662e:	4934      	ldr	r1, [pc, #208]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
34186630:	4313      	orrs	r3, r2
34186632:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
34186634:	687b      	ldr	r3, [r7, #4]
34186636:	681b      	ldr	r3, [r3, #0]
34186638:	f003 0308 	and.w	r3, r3, #8
3418663c:	2b00      	cmp	r3, #0
3418663e:	d010      	beq.n	34186662 <HAL_RCC_ClockConfig+0x362>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
34186640:	687b      	ldr	r3, [r7, #4]
34186642:	691a      	ldr	r2, [r3, #16]
34186644:	4b2e      	ldr	r3, [pc, #184]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
34186646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34186648:	f003 0307 	and.w	r3, r3, #7
3418664c:	429a      	cmp	r2, r3
3418664e:	d208      	bcs.n	34186662 <HAL_RCC_ClockConfig+0x362>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
34186650:	4b2b      	ldr	r3, [pc, #172]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
34186652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34186654:	f023 0207 	bic.w	r2, r3, #7
34186658:	687b      	ldr	r3, [r7, #4]
3418665a:	691b      	ldr	r3, [r3, #16]
3418665c:	4928      	ldr	r1, [pc, #160]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
3418665e:	4313      	orrs	r3, r2
34186660:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
34186662:	687b      	ldr	r3, [r7, #4]
34186664:	681b      	ldr	r3, [r3, #0]
34186666:	f003 0310 	and.w	r3, r3, #16
3418666a:	2b00      	cmp	r3, #0
3418666c:	d010      	beq.n	34186690 <HAL_RCC_ClockConfig+0x390>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE2))
3418666e:	687b      	ldr	r3, [r7, #4]
34186670:	695a      	ldr	r2, [r3, #20]
34186672:	4b23      	ldr	r3, [pc, #140]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
34186674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34186676:	f003 0370 	and.w	r3, r3, #112	@ 0x70
3418667a:	429a      	cmp	r2, r3
3418667c:	d208      	bcs.n	34186690 <HAL_RCC_ClockConfig+0x390>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
3418667e:	4b20      	ldr	r3, [pc, #128]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
34186680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34186682:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
34186686:	687b      	ldr	r3, [r7, #4]
34186688:	695b      	ldr	r3, [r3, #20]
3418668a:	491d      	ldr	r1, [pc, #116]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
3418668c:	4313      	orrs	r3, r2
3418668e:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
34186690:	687b      	ldr	r3, [r7, #4]
34186692:	681b      	ldr	r3, [r3, #0]
34186694:	f003 0320 	and.w	r3, r3, #32
34186698:	2b00      	cmp	r3, #0
3418669a:	d010      	beq.n	341866be <HAL_RCC_ClockConfig+0x3be>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
    if ((pRCC_ClkInitStruct->APB4CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE4))
3418669c:	687b      	ldr	r3, [r7, #4]
3418669e:	699a      	ldr	r2, [r3, #24]
341866a0:	4b17      	ldr	r3, [pc, #92]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
341866a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341866a4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
341866a8:	429a      	cmp	r2, r3
341866aa:	d208      	bcs.n	341866be <HAL_RCC_ClockConfig+0x3be>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
341866ac:	4b14      	ldr	r3, [pc, #80]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
341866ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341866b0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
341866b4:	687b      	ldr	r3, [r7, #4]
341866b6:	699b      	ldr	r3, [r3, #24]
341866b8:	4911      	ldr	r1, [pc, #68]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
341866ba:	4313      	orrs	r3, r2
341866bc:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
341866be:	687b      	ldr	r3, [r7, #4]
341866c0:	681b      	ldr	r3, [r3, #0]
341866c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
341866c6:	2b00      	cmp	r3, #0
341866c8:	d010      	beq.n	341866ec <HAL_RCC_ClockConfig+0x3ec>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
    if ((pRCC_ClkInitStruct->APB5CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE5))
341866ca:	687b      	ldr	r3, [r7, #4]
341866cc:	69da      	ldr	r2, [r3, #28]
341866ce:	4b0c      	ldr	r3, [pc, #48]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
341866d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341866d2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
341866d6:	429a      	cmp	r2, r3
341866d8:	d208      	bcs.n	341866ec <HAL_RCC_ClockConfig+0x3ec>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
341866da:	4b09      	ldr	r3, [pc, #36]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
341866dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341866de:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
341866e2:	687b      	ldr	r3, [r7, #4]
341866e4:	69db      	ldr	r3, [r3, #28]
341866e6:	4906      	ldr	r1, [pc, #24]	@ (34186700 <HAL_RCC_ClockConfig+0x400>)
341866e8:	4313      	orrs	r3, r2
341866ea:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
341866ec:	4b05      	ldr	r3, [pc, #20]	@ (34186704 <HAL_RCC_ClockConfig+0x404>)
341866ee:	681b      	ldr	r3, [r3, #0]
341866f0:	4618      	mov	r0, r3
341866f2:	f7fc f909 	bl	34182908 <HAL_InitTick>
341866f6:	4603      	mov	r3, r0
}
341866f8:	4618      	mov	r0, r3
341866fa:	3710      	adds	r7, #16
341866fc:	46bd      	mov	sp, r7
341866fe:	bd80      	pop	{r7, pc}
34186700:	56028000 	.word	0x56028000
34186704:	341e004c 	.word	0x341e004c

34186708 <HAL_RCC_GetCpuClockFreq>:
  *         will be incorrect.
  *
  * @retval CPUCLK frequency
  */
uint32_t HAL_RCC_GetCpuClockFreq(void)
{
34186708:	b580      	push	{r7, lr}
3418670a:	b082      	sub	sp, #8
3418670c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
3418670e:	2300      	movs	r3, #0
34186710:	607b      	str	r3, [r7, #4]
  uint32_t ic_divider;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetCpuClkSource())
34186712:	f7ff f8bb 	bl	3418588c <LL_RCC_GetCpuClkSource>
34186716:	4603      	mov	r3, r0
34186718:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418671c:	d026      	beq.n	3418676c <HAL_RCC_GetCpuClockFreq+0x64>
3418671e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34186722:	d861      	bhi.n	341867e8 <HAL_RCC_GetCpuClockFreq+0xe0>
34186724:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34186728:	d01d      	beq.n	34186766 <HAL_RCC_GetCpuClockFreq+0x5e>
3418672a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418672e:	d85b      	bhi.n	341867e8 <HAL_RCC_GetCpuClockFreq+0xe0>
34186730:	2b00      	cmp	r3, #0
34186732:	d003      	beq.n	3418673c <HAL_RCC_GetCpuClockFreq+0x34>
34186734:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34186738:	d009      	beq.n	3418674e <HAL_RCC_GetCpuClockFreq+0x46>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418673a:	e055      	b.n	341867e8 <HAL_RCC_GetCpuClockFreq+0xe0>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418673c:	f7fe ffea 	bl	34185714 <LL_RCC_HSI_GetDivider>
34186740:	4603      	mov	r3, r0
34186742:	09db      	lsrs	r3, r3, #7
34186744:	4a2b      	ldr	r2, [pc, #172]	@ (341867f4 <HAL_RCC_GetCpuClockFreq+0xec>)
34186746:	fa22 f303 	lsr.w	r3, r2, r3
3418674a:	607b      	str	r3, [r7, #4]
      break;
3418674c:	e04d      	b.n	341867ea <HAL_RCC_GetCpuClockFreq+0xe2>
      frequency = RCC_GET_MSI_FREQUENCY();
3418674e:	4b2a      	ldr	r3, [pc, #168]	@ (341867f8 <HAL_RCC_GetCpuClockFreq+0xf0>)
34186750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34186752:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34186756:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418675a:	d101      	bne.n	34186760 <HAL_RCC_GetCpuClockFreq+0x58>
3418675c:	4b27      	ldr	r3, [pc, #156]	@ (341867fc <HAL_RCC_GetCpuClockFreq+0xf4>)
3418675e:	e000      	b.n	34186762 <HAL_RCC_GetCpuClockFreq+0x5a>
34186760:	4b27      	ldr	r3, [pc, #156]	@ (34186800 <HAL_RCC_GetCpuClockFreq+0xf8>)
34186762:	607b      	str	r3, [r7, #4]
      break;
34186764:	e041      	b.n	341867ea <HAL_RCC_GetCpuClockFreq+0xe2>
      frequency = HSE_VALUE;
34186766:	4b27      	ldr	r3, [pc, #156]	@ (34186804 <HAL_RCC_GetCpuClockFreq+0xfc>)
34186768:	607b      	str	r3, [r7, #4]
      break;
3418676a:	e03e      	b.n	341867ea <HAL_RCC_GetCpuClockFreq+0xe2>
      ic_divider = LL_RCC_IC1_GetDivider();
3418676c:	f7ff f99e 	bl	34185aac <LL_RCC_IC1_GetDivider>
34186770:	6038      	str	r0, [r7, #0]
      switch (LL_RCC_IC1_GetSource())
34186772:	f7ff f98d 	bl	34185a90 <LL_RCC_IC1_GetSource>
34186776:	4603      	mov	r3, r0
34186778:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418677c:	d029      	beq.n	341867d2 <HAL_RCC_GetCpuClockFreq+0xca>
3418677e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34186782:	d82f      	bhi.n	341867e4 <HAL_RCC_GetCpuClockFreq+0xdc>
34186784:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34186788:	d01a      	beq.n	341867c0 <HAL_RCC_GetCpuClockFreq+0xb8>
3418678a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418678e:	d829      	bhi.n	341867e4 <HAL_RCC_GetCpuClockFreq+0xdc>
34186790:	2b00      	cmp	r3, #0
34186792:	d003      	beq.n	3418679c <HAL_RCC_GetCpuClockFreq+0x94>
34186794:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34186798:	d009      	beq.n	341867ae <HAL_RCC_GetCpuClockFreq+0xa6>
          break;
3418679a:	e023      	b.n	341867e4 <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418679c:	f004 fec0 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
341867a0:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
341867a2:	687a      	ldr	r2, [r7, #4]
341867a4:	683b      	ldr	r3, [r7, #0]
341867a6:	fbb2 f3f3 	udiv	r3, r2, r3
341867aa:	607b      	str	r3, [r7, #4]
          break;
341867ac:	e01b      	b.n	341867e6 <HAL_RCC_GetCpuClockFreq+0xde>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
341867ae:	f004 fefd 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
341867b2:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
341867b4:	687a      	ldr	r2, [r7, #4]
341867b6:	683b      	ldr	r3, [r7, #0]
341867b8:	fbb2 f3f3 	udiv	r3, r2, r3
341867bc:	607b      	str	r3, [r7, #4]
          break;
341867be:	e012      	b.n	341867e6 <HAL_RCC_GetCpuClockFreq+0xde>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
341867c0:	f004 ff3a 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
341867c4:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
341867c6:	687a      	ldr	r2, [r7, #4]
341867c8:	683b      	ldr	r3, [r7, #0]
341867ca:	fbb2 f3f3 	udiv	r3, r2, r3
341867ce:	607b      	str	r3, [r7, #4]
          break;
341867d0:	e009      	b.n	341867e6 <HAL_RCC_GetCpuClockFreq+0xde>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
341867d2:	f004 ff77 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
341867d6:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
341867d8:	687a      	ldr	r2, [r7, #4]
341867da:	683b      	ldr	r3, [r7, #0]
341867dc:	fbb2 f3f3 	udiv	r3, r2, r3
341867e0:	607b      	str	r3, [r7, #4]
          break;
341867e2:	e000      	b.n	341867e6 <HAL_RCC_GetCpuClockFreq+0xde>
          break;
341867e4:	bf00      	nop
      break;
341867e6:	e000      	b.n	341867ea <HAL_RCC_GetCpuClockFreq+0xe2>
      break;
341867e8:	bf00      	nop
  }

  return frequency;
341867ea:	687b      	ldr	r3, [r7, #4]
}
341867ec:	4618      	mov	r0, r3
341867ee:	3708      	adds	r7, #8
341867f0:	46bd      	mov	sp, r7
341867f2:	bd80      	pop	{r7, pc}
341867f4:	03d09000 	.word	0x03d09000
341867f8:	56028000 	.word	0x56028000
341867fc:	00f42400 	.word	0x00f42400
34186800:	003d0900 	.word	0x003d0900
34186804:	02dc6c00 	.word	0x02dc6c00

34186808 <HAL_RCC_GetSysClockFreq>:
  *         will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
34186808:	b598      	push	{r3, r4, r7, lr}
3418680a:	af00      	add	r7, sp, #0
  return RCC_GetSysClockFreq(LL_RCC_IC2_GetSource(), LL_RCC_IC2_GetDivider());
3418680c:	f7ff f95e 	bl	34185acc <LL_RCC_IC2_GetSource>
34186810:	4604      	mov	r4, r0
34186812:	f7ff f969 	bl	34185ae8 <LL_RCC_IC2_GetDivider>
34186816:	4603      	mov	r3, r0
34186818:	4619      	mov	r1, r3
3418681a:	4620      	mov	r0, r4
3418681c:	f000 f87a 	bl	34186914 <RCC_GetSysClockFreq>
34186820:	4603      	mov	r3, r0
}
34186822:	4618      	mov	r0, r3
34186824:	bd98      	pop	{r3, r4, r7, pc}
	...

34186828 <HAL_RCC_GetClockConfig>:
  * @param  pRCC_ClkInitStruct  Pointer to an RCC_ClkInitTypeDef structure that
  *         will return the configuration.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct)
{
34186828:	b480      	push	{r7}
3418682a:	b085      	sub	sp, #20
3418682c:	af00      	add	r7, sp, #0
3418682e:	6078      	str	r0, [r7, #4]
  uint32_t cfgr_value;

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK | \
34186830:	687b      	ldr	r3, [r7, #4]
34186832:	227f      	movs	r2, #127	@ 0x7f
34186834:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_HCLK   | \
                                  RCC_CLOCKTYPE_PCLK1  | RCC_CLOCKTYPE_PCLK2 | \
                                  RCC_CLOCKTYPE_PCLK4  | RCC_CLOCKTYPE_PCLK5;

  /* Get the configuration register 1 value */
  cfgr_value = RCC->CFGR1;
34186836:	4b36      	ldr	r3, [pc, #216]	@ (34186910 <HAL_RCC_GetClockConfig+0xe8>)
34186838:	6a1b      	ldr	r3, [r3, #32]
3418683a:	60fb      	str	r3, [r7, #12]

  /* Get the active CPU source -----------------------------------------------*/
  pRCC_ClkInitStruct->CPUCLKSource = (cfgr_value & RCC_CFGR1_CPUSWS) >> 4U;
3418683c:	68fb      	ldr	r3, [r7, #12]
3418683e:	091b      	lsrs	r3, r3, #4
34186840:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
34186844:	687b      	ldr	r3, [r7, #4]
34186846:	605a      	str	r2, [r3, #4]

  /* Get the active SYSCLK bus source ----------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (cfgr_value & RCC_CFGR1_SYSSWS) >> 4U;
34186848:	68fb      	ldr	r3, [r7, #12]
3418684a:	091b      	lsrs	r3, r3, #4
3418684c:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
34186850:	687b      	ldr	r3, [r7, #4]
34186852:	609a      	str	r2, [r3, #8]

  /* Get the configuration register 2 value */
  cfgr_value = RCC->CFGR2;
34186854:	4b2e      	ldr	r3, [pc, #184]	@ (34186910 <HAL_RCC_GetClockConfig+0xe8>)
34186856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34186858:	60fb      	str	r3, [r7, #12]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (cfgr_value & RCC_CFGR2_HPRE);
3418685a:	68fb      	ldr	r3, [r7, #12]
3418685c:	f403 02e0 	and.w	r2, r3, #7340032	@ 0x700000
34186860:	687b      	ldr	r3, [r7, #4]
34186862:	60da      	str	r2, [r3, #12]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (cfgr_value & RCC_CFGR2_PPRE1);
34186864:	68fb      	ldr	r3, [r7, #12]
34186866:	f003 0207 	and.w	r2, r3, #7
3418686a:	687b      	ldr	r3, [r7, #4]
3418686c:	611a      	str	r2, [r3, #16]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (cfgr_value & RCC_CFGR2_PPRE2);
3418686e:	68fb      	ldr	r3, [r7, #12]
34186870:	f003 0270 	and.w	r2, r3, #112	@ 0x70
34186874:	687b      	ldr	r3, [r7, #4]
34186876:	615a      	str	r2, [r3, #20]

  /* Get the APB4 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB4CLKDivider = (cfgr_value & RCC_CFGR2_PPRE4);
34186878:	68fb      	ldr	r3, [r7, #12]
3418687a:	f403 42e0 	and.w	r2, r3, #28672	@ 0x7000
3418687e:	687b      	ldr	r3, [r7, #4]
34186880:	619a      	str	r2, [r3, #24]

  /* Get the APB5 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB5CLKDivider = (cfgr_value & RCC_CFGR2_PPRE5);
34186882:	68fb      	ldr	r3, [r7, #12]
34186884:	f403 22e0 	and.w	r2, r3, #458752	@ 0x70000
34186888:	687b      	ldr	r3, [r7, #4]
3418688a:	61da      	str	r2, [r3, #28]

  /* Get the IC1 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC1CFGR;
3418688c:	4b20      	ldr	r3, [pc, #128]	@ (34186910 <HAL_RCC_GetClockConfig+0xe8>)
3418688e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34186892:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC1Selection.ClockSelection = cfgr_value & RCC_IC1CFGR_IC1SEL;
34186894:	68fb      	ldr	r3, [r7, #12]
34186896:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
3418689a:	687b      	ldr	r3, [r7, #4]
3418689c:	621a      	str	r2, [r3, #32]
  pRCC_ClkInitStruct->IC1Selection.ClockDivider = ((cfgr_value & RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1U;
3418689e:	68fb      	ldr	r3, [r7, #12]
341868a0:	0c1b      	lsrs	r3, r3, #16
341868a2:	b2db      	uxtb	r3, r3
341868a4:	1c5a      	adds	r2, r3, #1
341868a6:	687b      	ldr	r3, [r7, #4]
341868a8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Get the IC2 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC2CFGR;
341868aa:	4b19      	ldr	r3, [pc, #100]	@ (34186910 <HAL_RCC_GetClockConfig+0xe8>)
341868ac:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
341868b0:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC2Selection.ClockSelection = cfgr_value & RCC_IC2CFGR_IC2SEL;
341868b2:	68fb      	ldr	r3, [r7, #12]
341868b4:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
341868b8:	687b      	ldr	r3, [r7, #4]
341868ba:	629a      	str	r2, [r3, #40]	@ 0x28
  pRCC_ClkInitStruct->IC2Selection.ClockDivider = ((cfgr_value & RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1U;
341868bc:	68fb      	ldr	r3, [r7, #12]
341868be:	0c1b      	lsrs	r3, r3, #16
341868c0:	b2db      	uxtb	r3, r3
341868c2:	1c5a      	adds	r2, r3, #1
341868c4:	687b      	ldr	r3, [r7, #4]
341868c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the IC6 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC6CFGR;
341868c8:	4b11      	ldr	r3, [pc, #68]	@ (34186910 <HAL_RCC_GetClockConfig+0xe8>)
341868ca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
341868ce:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC6Selection.ClockSelection = cfgr_value & RCC_IC6CFGR_IC6SEL;
341868d0:	68fb      	ldr	r3, [r7, #12]
341868d2:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
341868d6:	687b      	ldr	r3, [r7, #4]
341868d8:	631a      	str	r2, [r3, #48]	@ 0x30
  pRCC_ClkInitStruct->IC6Selection.ClockDivider = ((cfgr_value & RCC_IC6CFGR_IC6INT) >> RCC_IC6CFGR_IC6INT_Pos) + 1U;
341868da:	68fb      	ldr	r3, [r7, #12]
341868dc:	0c1b      	lsrs	r3, r3, #16
341868de:	b2db      	uxtb	r3, r3
341868e0:	1c5a      	adds	r2, r3, #1
341868e2:	687b      	ldr	r3, [r7, #4]
341868e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the IC11 configuration ----------------------------------------------*/
  cfgr_value = RCC->IC11CFGR;
341868e6:	4b0a      	ldr	r3, [pc, #40]	@ (34186910 <HAL_RCC_GetClockConfig+0xe8>)
341868e8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
341868ec:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC11Selection.ClockSelection = cfgr_value & RCC_IC11CFGR_IC11SEL;
341868ee:	68fb      	ldr	r3, [r7, #12]
341868f0:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
341868f4:	687b      	ldr	r3, [r7, #4]
341868f6:	639a      	str	r2, [r3, #56]	@ 0x38
  pRCC_ClkInitStruct->IC11Selection.ClockDivider = ((cfgr_value & RCC_IC11CFGR_IC11INT) >> RCC_IC11CFGR_IC11INT_Pos) + 1U;
341868f8:	68fb      	ldr	r3, [r7, #12]
341868fa:	0c1b      	lsrs	r3, r3, #16
341868fc:	b2db      	uxtb	r3, r3
341868fe:	1c5a      	adds	r2, r3, #1
34186900:	687b      	ldr	r3, [r7, #4]
34186902:	63da      	str	r2, [r3, #60]	@ 0x3c
}
34186904:	bf00      	nop
34186906:	3714      	adds	r7, #20
34186908:	46bd      	mov	sp, r7
3418690a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418690e:	4770      	bx	lr
34186910:	56028000 	.word	0x56028000

34186914 <RCC_GetSysClockFreq>:
  * @param  icx_divider The intermediate clock divider
  *
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreq(uint32_t icx_source, uint32_t icx_divider)
{
34186914:	b580      	push	{r7, lr}
34186916:	b084      	sub	sp, #16
34186918:	af00      	add	r7, sp, #0
3418691a:	6078      	str	r0, [r7, #4]
3418691c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
3418691e:	2300      	movs	r3, #0
34186920:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
34186922:	f7fe ffc1 	bl	341858a8 <LL_RCC_GetSysClkSource>
34186926:	4603      	mov	r3, r0
34186928:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418692c:	d026      	beq.n	3418697c <RCC_GetSysClockFreq+0x68>
3418692e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34186932:	d861      	bhi.n	341869f8 <RCC_GetSysClockFreq+0xe4>
34186934:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34186938:	d01d      	beq.n	34186976 <RCC_GetSysClockFreq+0x62>
3418693a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418693e:	d85b      	bhi.n	341869f8 <RCC_GetSysClockFreq+0xe4>
34186940:	2b00      	cmp	r3, #0
34186942:	d003      	beq.n	3418694c <RCC_GetSysClockFreq+0x38>
34186944:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34186948:	d009      	beq.n	3418695e <RCC_GetSysClockFreq+0x4a>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418694a:	e055      	b.n	341869f8 <RCC_GetSysClockFreq+0xe4>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418694c:	f7fe fee2 	bl	34185714 <LL_RCC_HSI_GetDivider>
34186950:	4603      	mov	r3, r0
34186952:	09db      	lsrs	r3, r3, #7
34186954:	4a2b      	ldr	r2, [pc, #172]	@ (34186a04 <RCC_GetSysClockFreq+0xf0>)
34186956:	fa22 f303 	lsr.w	r3, r2, r3
3418695a:	60fb      	str	r3, [r7, #12]
      break;
3418695c:	e04d      	b.n	341869fa <RCC_GetSysClockFreq+0xe6>
      frequency = RCC_GET_MSI_FREQUENCY();
3418695e:	4b2a      	ldr	r3, [pc, #168]	@ (34186a08 <RCC_GetSysClockFreq+0xf4>)
34186960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34186962:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34186966:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418696a:	d101      	bne.n	34186970 <RCC_GetSysClockFreq+0x5c>
3418696c:	4b27      	ldr	r3, [pc, #156]	@ (34186a0c <RCC_GetSysClockFreq+0xf8>)
3418696e:	e000      	b.n	34186972 <RCC_GetSysClockFreq+0x5e>
34186970:	4b27      	ldr	r3, [pc, #156]	@ (34186a10 <RCC_GetSysClockFreq+0xfc>)
34186972:	60fb      	str	r3, [r7, #12]
      break;
34186974:	e041      	b.n	341869fa <RCC_GetSysClockFreq+0xe6>
      frequency = HSE_VALUE;
34186976:	4b27      	ldr	r3, [pc, #156]	@ (34186a14 <RCC_GetSysClockFreq+0x100>)
34186978:	60fb      	str	r3, [r7, #12]
      break;
3418697a:	e03e      	b.n	341869fa <RCC_GetSysClockFreq+0xe6>
      switch (icx_source)
3418697c:	687b      	ldr	r3, [r7, #4]
3418697e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34186982:	d02e      	beq.n	341869e2 <RCC_GetSysClockFreq+0xce>
34186984:	687b      	ldr	r3, [r7, #4]
34186986:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418698a:	d833      	bhi.n	341869f4 <RCC_GetSysClockFreq+0xe0>
3418698c:	687b      	ldr	r3, [r7, #4]
3418698e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34186992:	d01d      	beq.n	341869d0 <RCC_GetSysClockFreq+0xbc>
34186994:	687b      	ldr	r3, [r7, #4]
34186996:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418699a:	d82b      	bhi.n	341869f4 <RCC_GetSysClockFreq+0xe0>
3418699c:	687b      	ldr	r3, [r7, #4]
3418699e:	2b00      	cmp	r3, #0
341869a0:	d004      	beq.n	341869ac <RCC_GetSysClockFreq+0x98>
341869a2:	687b      	ldr	r3, [r7, #4]
341869a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341869a8:	d009      	beq.n	341869be <RCC_GetSysClockFreq+0xaa>
          break;
341869aa:	e023      	b.n	341869f4 <RCC_GetSysClockFreq+0xe0>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
341869ac:	f004 fdb8 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
341869b0:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
341869b2:	68fa      	ldr	r2, [r7, #12]
341869b4:	683b      	ldr	r3, [r7, #0]
341869b6:	fbb2 f3f3 	udiv	r3, r2, r3
341869ba:	60fb      	str	r3, [r7, #12]
          break;
341869bc:	e01b      	b.n	341869f6 <RCC_GetSysClockFreq+0xe2>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
341869be:	f004 fdf5 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
341869c2:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
341869c4:	68fa      	ldr	r2, [r7, #12]
341869c6:	683b      	ldr	r3, [r7, #0]
341869c8:	fbb2 f3f3 	udiv	r3, r2, r3
341869cc:	60fb      	str	r3, [r7, #12]
          break;
341869ce:	e012      	b.n	341869f6 <RCC_GetSysClockFreq+0xe2>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
341869d0:	f004 fe32 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
341869d4:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
341869d6:	68fa      	ldr	r2, [r7, #12]
341869d8:	683b      	ldr	r3, [r7, #0]
341869da:	fbb2 f3f3 	udiv	r3, r2, r3
341869de:	60fb      	str	r3, [r7, #12]
          break;
341869e0:	e009      	b.n	341869f6 <RCC_GetSysClockFreq+0xe2>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
341869e2:	f004 fe6f 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
341869e6:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
341869e8:	68fa      	ldr	r2, [r7, #12]
341869ea:	683b      	ldr	r3, [r7, #0]
341869ec:	fbb2 f3f3 	udiv	r3, r2, r3
341869f0:	60fb      	str	r3, [r7, #12]
          break;
341869f2:	e000      	b.n	341869f6 <RCC_GetSysClockFreq+0xe2>
          break;
341869f4:	bf00      	nop
      break;
341869f6:	e000      	b.n	341869fa <RCC_GetSysClockFreq+0xe6>
      break;
341869f8:	bf00      	nop
  }

  return frequency;
341869fa:	68fb      	ldr	r3, [r7, #12]
}
341869fc:	4618      	mov	r0, r3
341869fe:	3710      	adds	r7, #16
34186a00:	46bd      	mov	sp, r7
34186a02:	bd80      	pop	{r7, pc}
34186a04:	03d09000 	.word	0x03d09000
34186a08:	56028000 	.word	0x56028000
34186a0c:	00f42400 	.word	0x00f42400
34186a10:	003d0900 	.word	0x003d0900
34186a14:	02dc6c00 	.word	0x02dc6c00

34186a18 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
34186a18:	b580      	push	{r7, lr}
34186a1a:	b088      	sub	sp, #32
34186a1c:	af00      	add	r7, sp, #0
34186a1e:	6078      	str	r0, [r7, #4]
34186a20:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_cfgr1_reg;
  __IO uint32_t *p_rcc_pll_cfgr2_reg;
  __IO uint32_t *p_rcc_pll_cfgr3_reg;
  HAL_StatusTypeDef ret = HAL_OK;
34186a22:	2300      	movs	r3, #0
34186a24:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
34186a26:	687b      	ldr	r3, [r7, #4]
34186a28:	011a      	lsls	r2, r3, #4
34186a2a:	4b8e      	ldr	r3, [pc, #568]	@ (34186c64 <RCC_PLL_Config+0x24c>)
34186a2c:	4413      	add	r3, r2
34186a2e:	61bb      	str	r3, [r7, #24]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34186a30:	687b      	ldr	r3, [r7, #4]
34186a32:	011a      	lsls	r2, r3, #4
34186a34:	4b8c      	ldr	r3, [pc, #560]	@ (34186c68 <RCC_PLL_Config+0x250>)
34186a36:	4413      	add	r3, r2
34186a38:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
34186a3a:	687b      	ldr	r3, [r7, #4]
34186a3c:	011a      	lsls	r2, r3, #4
34186a3e:	4b8b      	ldr	r3, [pc, #556]	@ (34186c6c <RCC_PLL_Config+0x254>)
34186a40:	4413      	add	r3, r2
34186a42:	613b      	str	r3, [r7, #16]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */
  if (pPLLInit->PLLState == RCC_PLL_ON)
34186a44:	683b      	ldr	r3, [r7, #0]
34186a46:	681b      	ldr	r3, [r3, #0]
34186a48:	2b02      	cmp	r3, #2
34186a4a:	f040 8091 	bne.w	34186b70 <RCC_PLL_Config+0x158>
    assert_param(IS_RCC_PLLN_VALUE(pPLLInit->PLLN));
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP1));
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP2));

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34186a4e:	4a88      	ldr	r2, [pc, #544]	@ (34186c70 <RCC_PLL_Config+0x258>)
34186a50:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186a54:	687b      	ldr	r3, [r7, #4]
34186a56:	fa01 f303 	lsl.w	r3, r1, r3
34186a5a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34186a5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34186a60:	f7fb ff9c 	bl	3418299c <HAL_GetTick>
34186a64:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34186a66:	e008      	b.n	34186a7a <RCC_PLL_Config+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34186a68:	f7fb ff98 	bl	3418299c <HAL_GetTick>
34186a6c:	4602      	mov	r2, r0
34186a6e:	68fb      	ldr	r3, [r7, #12]
34186a70:	1ad3      	subs	r3, r2, r3
34186a72:	2b01      	cmp	r3, #1
34186a74:	d901      	bls.n	34186a7a <RCC_PLL_Config+0x62>
      {
        return HAL_TIMEOUT;
34186a76:	2303      	movs	r3, #3
34186a78:	e0f0      	b.n	34186c5c <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34186a7a:	4b7d      	ldr	r3, [pc, #500]	@ (34186c70 <RCC_PLL_Config+0x258>)
34186a7c:	685a      	ldr	r2, [r3, #4]
34186a7e:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186a82:	687b      	ldr	r3, [r7, #4]
34186a84:	fa01 f303 	lsl.w	r3, r1, r3
34186a88:	401a      	ands	r2, r3
34186a8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186a8e:	687b      	ldr	r3, [r7, #4]
34186a90:	fa01 f303 	lsl.w	r3, r1, r3
34186a94:	429a      	cmp	r2, r3
34186a96:	d0e7      	beq.n	34186a68 <RCC_PLL_Config+0x50>
      }
    }

    /* Ensure PLLxMODSSDIS='1' */
    SET_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODSSDIS);
34186a98:	693b      	ldr	r3, [r7, #16]
34186a9a:	681b      	ldr	r3, [r3, #0]
34186a9c:	f043 0204 	orr.w	r2, r3, #4
34186aa0:	693b      	ldr	r3, [r7, #16]
34186aa2:	601a      	str	r2, [r3, #0]

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
34186aa4:	69bb      	ldr	r3, [r7, #24]
34186aa6:	681b      	ldr	r3, [r3, #0]
34186aa8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
34186aac:	69bb      	ldr	r3, [r7, #24]
34186aae:	601a      	str	r2, [r3, #0]

    /* Configure the PLLx clock source, multiplication and division factors. */
    MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN), \
34186ab0:	69bb      	ldr	r3, [r7, #24]
34186ab2:	681a      	ldr	r2, [r3, #0]
34186ab4:	4b6f      	ldr	r3, [pc, #444]	@ (34186c74 <RCC_PLL_Config+0x25c>)
34186ab6:	4013      	ands	r3, r2
34186ab8:	683a      	ldr	r2, [r7, #0]
34186aba:	6851      	ldr	r1, [r2, #4]
34186abc:	683a      	ldr	r2, [r7, #0]
34186abe:	6892      	ldr	r2, [r2, #8]
34186ac0:	0512      	lsls	r2, r2, #20
34186ac2:	4311      	orrs	r1, r2
34186ac4:	683a      	ldr	r2, [r7, #0]
34186ac6:	6912      	ldr	r2, [r2, #16]
34186ac8:	0212      	lsls	r2, r2, #8
34186aca:	430a      	orrs	r2, r1
34186acc:	431a      	orrs	r2, r3
34186ace:	69bb      	ldr	r3, [r7, #24]
34186ad0:	601a      	str	r2, [r3, #0]
               (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
                | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)));
    MODIFY_REG(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2), \
34186ad2:	693b      	ldr	r3, [r7, #16]
34186ad4:	681b      	ldr	r3, [r3, #0]
34186ad6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
34186ada:	683b      	ldr	r3, [r7, #0]
34186adc:	695b      	ldr	r3, [r3, #20]
34186ade:	06d9      	lsls	r1, r3, #27
34186ae0:	683b      	ldr	r3, [r7, #0]
34186ae2:	699b      	ldr	r3, [r3, #24]
34186ae4:	061b      	lsls	r3, r3, #24
34186ae6:	430b      	orrs	r3, r1
34186ae8:	431a      	orrs	r2, r3
34186aea:	693b      	ldr	r3, [r7, #16]
34186aec:	601a      	str	r2, [r3, #0]
               ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)));

    /* Configure PLLx DIVNFRAC */
    MODIFY_REG(*p_rcc_pll_cfgr2_reg, RCC_PLL1CFGR2_PLL1DIVNFRAC, \
34186aee:	697b      	ldr	r3, [r7, #20]
34186af0:	681b      	ldr	r3, [r3, #0]
34186af2:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
34186af6:	683b      	ldr	r3, [r7, #0]
34186af8:	68db      	ldr	r3, [r3, #12]
34186afa:	431a      	orrs	r2, r3
34186afc:	697b      	ldr	r3, [r7, #20]
34186afe:	601a      	str	r2, [r3, #0]
               pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);

    /* Clear PLLxMODDSEN (Also clear in Fractional Mode to ensure the latch of updated FRAC value when set again) */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODDSEN);
34186b00:	693b      	ldr	r3, [r7, #16]
34186b02:	681b      	ldr	r3, [r3, #0]
34186b04:	f023 0208 	bic.w	r2, r3, #8
34186b08:	693b      	ldr	r3, [r7, #16]
34186b0a:	601a      	str	r2, [r3, #0]

    /* Fractional Mode specificities Management */
    if (pPLLInit->PLLFractional != 0U)
34186b0c:	683b      	ldr	r3, [r7, #0]
34186b0e:	68db      	ldr	r3, [r3, #12]
34186b10:	2b00      	cmp	r3, #0
34186b12:	d005      	beq.n	34186b20 <RCC_PLL_Config+0x108>
    {
      /* Set PLLxMODDSEN and DACEN */
      SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODDSEN | RCC_PLL1CFGR3_PLL1DACEN));
34186b14:	693b      	ldr	r3, [r7, #16]
34186b16:	681b      	ldr	r3, [r3, #0]
34186b18:	f043 020a 	orr.w	r2, r3, #10
34186b1c:	693b      	ldr	r3, [r7, #16]
34186b1e:	601a      	str	r2, [r3, #0]
    }

    /* Ensure PLLxMODSSRST='1' and Enable PLLx post divider output */
    SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODSSRST | RCC_PLL1CFGR3_PLL1PDIVEN));
34186b20:	693b      	ldr	r3, [r7, #16]
34186b22:	681b      	ldr	r3, [r3, #0]
34186b24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34186b28:	f043 0301 	orr.w	r3, r3, #1
34186b2c:	693a      	ldr	r2, [r7, #16]
34186b2e:	6013      	str	r3, [r2, #0]

    /* Enable the PLLx */
    WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
34186b30:	4a4f      	ldr	r2, [pc, #316]	@ (34186c70 <RCC_PLL_Config+0x258>)
34186b32:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186b36:	687b      	ldr	r3, [r7, #4]
34186b38:	fa01 f303 	lsl.w	r3, r1, r3
34186b3c:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34186b40:	f7fb ff2c 	bl	3418299c <HAL_GetTick>
34186b44:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34186b46:	e008      	b.n	34186b5a <RCC_PLL_Config+0x142>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34186b48:	f7fb ff28 	bl	3418299c <HAL_GetTick>
34186b4c:	4602      	mov	r2, r0
34186b4e:	68fb      	ldr	r3, [r7, #12]
34186b50:	1ad3      	subs	r3, r2, r3
34186b52:	2b01      	cmp	r3, #1
34186b54:	d901      	bls.n	34186b5a <RCC_PLL_Config+0x142>
      {
        return HAL_TIMEOUT;
34186b56:	2303      	movs	r3, #3
34186b58:	e080      	b.n	34186c5c <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34186b5a:	4b45      	ldr	r3, [pc, #276]	@ (34186c70 <RCC_PLL_Config+0x258>)
34186b5c:	685a      	ldr	r2, [r3, #4]
34186b5e:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186b62:	687b      	ldr	r3, [r7, #4]
34186b64:	fa01 f303 	lsl.w	r3, r1, r3
34186b68:	4013      	ands	r3, r2
34186b6a:	2b00      	cmp	r3, #0
34186b6c:	d0ec      	beq.n	34186b48 <RCC_PLL_Config+0x130>
34186b6e:	e074      	b.n	34186c5a <RCC_PLL_Config+0x242>
      }
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_BYPASS)
34186b70:	683b      	ldr	r3, [r7, #0]
34186b72:	681b      	ldr	r3, [r3, #0]
34186b74:	2b03      	cmp	r3, #3
34186b76:	d13b      	bne.n	34186bf0 <RCC_PLL_Config+0x1d8>
  {
    assert_param(IS_RCC_PLLSOURCE(pPLLInit->PLLSource));

    /* Check selected source is ready */
    if (RCC_PLL_Source_IsReady(pPLLInit->PLLSource) == 1U)
34186b78:	683b      	ldr	r3, [r7, #0]
34186b7a:	685b      	ldr	r3, [r3, #4]
34186b7c:	4618      	mov	r0, r3
34186b7e:	f000 f921 	bl	34186dc4 <RCC_PLL_Source_IsReady>
34186b82:	4603      	mov	r3, r0
34186b84:	2b01      	cmp	r3, #1
34186b86:	d130      	bne.n	34186bea <RCC_PLL_Config+0x1d2>
    {
      /* Ensure PLLx is disabled */
      WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34186b88:	4a39      	ldr	r2, [pc, #228]	@ (34186c70 <RCC_PLL_Config+0x258>)
34186b8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186b8e:	687b      	ldr	r3, [r7, #4]
34186b90:	fa01 f303 	lsl.w	r3, r1, r3
34186b94:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34186b98:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34186b9a:	f7fb feff 	bl	3418299c <HAL_GetTick>
34186b9e:	60f8      	str	r0, [r7, #12]

      /* Wait till PLLx is disabled */
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34186ba0:	e008      	b.n	34186bb4 <RCC_PLL_Config+0x19c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34186ba2:	f7fb fefb 	bl	3418299c <HAL_GetTick>
34186ba6:	4602      	mov	r2, r0
34186ba8:	68fb      	ldr	r3, [r7, #12]
34186baa:	1ad3      	subs	r3, r2, r3
34186bac:	2b01      	cmp	r3, #1
34186bae:	d901      	bls.n	34186bb4 <RCC_PLL_Config+0x19c>
        {
          return HAL_TIMEOUT;
34186bb0:	2303      	movs	r3, #3
34186bb2:	e053      	b.n	34186c5c <RCC_PLL_Config+0x244>
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34186bb4:	4b2e      	ldr	r3, [pc, #184]	@ (34186c70 <RCC_PLL_Config+0x258>)
34186bb6:	685a      	ldr	r2, [r3, #4]
34186bb8:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186bbc:	687b      	ldr	r3, [r7, #4]
34186bbe:	fa01 f303 	lsl.w	r3, r1, r3
34186bc2:	401a      	ands	r2, r3
34186bc4:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186bc8:	687b      	ldr	r3, [r7, #4]
34186bca:	fa01 f303 	lsl.w	r3, r1, r3
34186bce:	429a      	cmp	r2, r3
34186bd0:	d0e7      	beq.n	34186ba2 <RCC_PLL_Config+0x18a>
        }
      }

      /* Set bypass mode with selected source */
      MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1BYP | RCC_PLL1CFGR1_PLL1SEL), \
34186bd2:	69bb      	ldr	r3, [r7, #24]
34186bd4:	681b      	ldr	r3, [r3, #0]
34186bd6:	f023 42f0 	bic.w	r2, r3, #2013265920	@ 0x78000000
34186bda:	683b      	ldr	r3, [r7, #0]
34186bdc:	685b      	ldr	r3, [r3, #4]
34186bde:	4313      	orrs	r3, r2
34186be0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
34186be4:	69bb      	ldr	r3, [r7, #24]
34186be6:	601a      	str	r2, [r3, #0]
34186be8:	e037      	b.n	34186c5a <RCC_PLL_Config+0x242>
                 (RCC_PLL1CFGR1_PLL1BYP | pPLLInit->PLLSource));
    }
    else
    {
      ret = HAL_ERROR;
34186bea:	2301      	movs	r3, #1
34186bec:	77fb      	strb	r3, [r7, #31]
34186bee:	e034      	b.n	34186c5a <RCC_PLL_Config+0x242>
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_OFF)
34186bf0:	683b      	ldr	r3, [r7, #0]
34186bf2:	681b      	ldr	r3, [r3, #0]
34186bf4:	2b01      	cmp	r3, #1
34186bf6:	d130      	bne.n	34186c5a <RCC_PLL_Config+0x242>
  {
    /* Disable PLLx post divider output */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1PDIVEN);
34186bf8:	693b      	ldr	r3, [r7, #16]
34186bfa:	681b      	ldr	r3, [r3, #0]
34186bfc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
34186c00:	693b      	ldr	r3, [r7, #16]
34186c02:	601a      	str	r2, [r3, #0]

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34186c04:	4a1a      	ldr	r2, [pc, #104]	@ (34186c70 <RCC_PLL_Config+0x258>)
34186c06:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186c0a:	687b      	ldr	r3, [r7, #4]
34186c0c:	fa01 f303 	lsl.w	r3, r1, r3
34186c10:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34186c14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34186c16:	f7fb fec1 	bl	3418299c <HAL_GetTick>
34186c1a:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34186c1c:	e008      	b.n	34186c30 <RCC_PLL_Config+0x218>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34186c1e:	f7fb febd 	bl	3418299c <HAL_GetTick>
34186c22:	4602      	mov	r2, r0
34186c24:	68fb      	ldr	r3, [r7, #12]
34186c26:	1ad3      	subs	r3, r2, r3
34186c28:	2b01      	cmp	r3, #1
34186c2a:	d901      	bls.n	34186c30 <RCC_PLL_Config+0x218>
      {
        return HAL_TIMEOUT;
34186c2c:	2303      	movs	r3, #3
34186c2e:	e015      	b.n	34186c5c <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34186c30:	4b0f      	ldr	r3, [pc, #60]	@ (34186c70 <RCC_PLL_Config+0x258>)
34186c32:	685a      	ldr	r2, [r3, #4]
34186c34:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186c38:	687b      	ldr	r3, [r7, #4]
34186c3a:	fa01 f303 	lsl.w	r3, r1, r3
34186c3e:	401a      	ands	r2, r3
34186c40:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186c44:	687b      	ldr	r3, [r7, #4]
34186c46:	fa01 f303 	lsl.w	r3, r1, r3
34186c4a:	429a      	cmp	r2, r3
34186c4c:	d0e7      	beq.n	34186c1e <RCC_PLL_Config+0x206>
      }
    }

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
34186c4e:	69bb      	ldr	r3, [r7, #24]
34186c50:	681b      	ldr	r3, [r3, #0]
34186c52:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
34186c56:	69bb      	ldr	r3, [r7, #24]
34186c58:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  return ret;
34186c5a:	7ffb      	ldrb	r3, [r7, #31]
}
34186c5c:	4618      	mov	r0, r3
34186c5e:	3720      	adds	r7, #32
34186c60:	46bd      	mov	sp, r7
34186c62:	bd80      	pop	{r7, pc}
34186c64:	56028080 	.word	0x56028080
34186c68:	56028084 	.word	0x56028084
34186c6c:	56028088 	.word	0x56028088
34186c70:	56028000 	.word	0x56028000
34186c74:	8c0000ff 	.word	0x8c0000ff

34186c78 <RCC_PLL_Enable>:
  * @param  PLLnumber PLL number to enable
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Enable(uint32_t PLLnumber)
{
34186c78:	b580      	push	{r7, lr}
34186c7a:	b084      	sub	sp, #16
34186c7c:	af00      	add	r7, sp, #0
34186c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
34186c80:	2300      	movs	r3, #0
34186c82:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Enable the PLLx */
  WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
34186c84:	4a11      	ldr	r2, [pc, #68]	@ (34186ccc <RCC_PLL_Enable+0x54>)
34186c86:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186c8a:	687b      	ldr	r3, [r7, #4]
34186c8c:	fa01 f303 	lsl.w	r3, r1, r3
34186c90:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
34186c94:	f7fb fe82 	bl	3418299c <HAL_GetTick>
34186c98:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLx is ready */
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34186c9a:	e008      	b.n	34186cae <RCC_PLL_Enable+0x36>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34186c9c:	f7fb fe7e 	bl	3418299c <HAL_GetTick>
34186ca0:	4602      	mov	r2, r0
34186ca2:	68bb      	ldr	r3, [r7, #8]
34186ca4:	1ad3      	subs	r3, r2, r3
34186ca6:	2b01      	cmp	r3, #1
34186ca8:	d901      	bls.n	34186cae <RCC_PLL_Enable+0x36>
    {
      return HAL_TIMEOUT;
34186caa:	2303      	movs	r3, #3
34186cac:	e00a      	b.n	34186cc4 <RCC_PLL_Enable+0x4c>
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34186cae:	4b07      	ldr	r3, [pc, #28]	@ (34186ccc <RCC_PLL_Enable+0x54>)
34186cb0:	685a      	ldr	r2, [r3, #4]
34186cb2:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186cb6:	687b      	ldr	r3, [r7, #4]
34186cb8:	fa01 f303 	lsl.w	r3, r1, r3
34186cbc:	4013      	ands	r3, r2
34186cbe:	2b00      	cmp	r3, #0
34186cc0:	d0ec      	beq.n	34186c9c <RCC_PLL_Enable+0x24>
    }
  }

  return ret;
34186cc2:	7bfb      	ldrb	r3, [r7, #15]
}
34186cc4:	4618      	mov	r0, r3
34186cc6:	3710      	adds	r7, #16
34186cc8:	46bd      	mov	sp, r7
34186cca:	bd80      	pop	{r7, pc}
34186ccc:	56028000 	.word	0x56028000

34186cd0 <RCC_PLL_IsNewConfig>:
  * @param  pPLLInit Pointer to an RCC_PLLInitTypeDef structure that
  *                  contains the configuration parameters.  *
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_IsNewConfig(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
34186cd0:	b480      	push	{r7}
34186cd2:	b089      	sub	sp, #36	@ 0x24
34186cd4:	af00      	add	r7, sp, #0
34186cd6:	6078      	str	r0, [r7, #4]
34186cd8:	6039      	str	r1, [r7, #0]
  __IO const uint32_t *p_rcc_pll_cfgr1_reg, *p_rcc_pll_cfgr2_reg, *p_rcc_pll_cfgr3_reg;
  uint32_t ret = 0U;
34186cda:	2300      	movs	r3, #0
34186cdc:	61fb      	str	r3, [r7, #28]

  /* No assert since done in calling function */

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
34186cde:	687b      	ldr	r3, [r7, #4]
34186ce0:	011a      	lsls	r2, r3, #4
34186ce2:	4b34      	ldr	r3, [pc, #208]	@ (34186db4 <RCC_PLL_IsNewConfig+0xe4>)
34186ce4:	4413      	add	r3, r2
34186ce6:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34186ce8:	687b      	ldr	r3, [r7, #4]
34186cea:	011a      	lsls	r2, r3, #4
34186cec:	4b32      	ldr	r3, [pc, #200]	@ (34186db8 <RCC_PLL_IsNewConfig+0xe8>)
34186cee:	4413      	add	r3, r2
34186cf0:	613b      	str	r3, [r7, #16]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
34186cf2:	687b      	ldr	r3, [r7, #4]
34186cf4:	011a      	lsls	r2, r3, #4
34186cf6:	4b31      	ldr	r3, [pc, #196]	@ (34186dbc <RCC_PLL_IsNewConfig+0xec>)
34186cf8:	4413      	add	r3, r2
34186cfa:	60fb      	str	r3, [r7, #12]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */

  /* Check for PLLCFGR1, PLLCFGR2 and PLLCFGR3 parameters updates */
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34186cfc:	697b      	ldr	r3, [r7, #20]
34186cfe:	681b      	ldr	r3, [r3, #0]
34186d00:	f023 430c 	bic.w	r3, r3, #2348810240	@ 0x8c000000
34186d04:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
      (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
34186d08:	683a      	ldr	r2, [r7, #0]
34186d0a:	6851      	ldr	r1, [r2, #4]
34186d0c:	683a      	ldr	r2, [r7, #0]
34186d0e:	6892      	ldr	r2, [r2, #8]
34186d10:	0512      	lsls	r2, r2, #20
34186d12:	4311      	orrs	r1, r2
       | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)))
34186d14:	683a      	ldr	r2, [r7, #0]
34186d16:	6912      	ldr	r2, [r2, #16]
34186d18:	0212      	lsls	r2, r2, #8
34186d1a:	430a      	orrs	r2, r1
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34186d1c:	4293      	cmp	r3, r2
34186d1e:	d002      	beq.n	34186d26 <RCC_PLL_IsNewConfig+0x56>
  {
    ret = 1U; /* New PLL configuration */
34186d20:	2301      	movs	r3, #1
34186d22:	61fb      	str	r3, [r7, #28]
34186d24:	e03e      	b.n	34186da4 <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
34186d26:	693b      	ldr	r3, [r7, #16]
34186d28:	681b      	ldr	r3, [r3, #0]
34186d2a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
           (pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos))
34186d2e:	683b      	ldr	r3, [r7, #0]
34186d30:	68db      	ldr	r3, [r3, #12]
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
34186d32:	429a      	cmp	r2, r3
34186d34:	d002      	beq.n	34186d3c <RCC_PLL_IsNewConfig+0x6c>
  {
    ret = 1U; /* New PLL configuration */
34186d36:	2301      	movs	r3, #1
34186d38:	61fb      	str	r3, [r7, #28]
34186d3a:	e033      	b.n	34186da4 <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
34186d3c:	68fb      	ldr	r3, [r7, #12]
34186d3e:	681b      	ldr	r3, [r3, #0]
34186d40:	f003 527c 	and.w	r2, r3, #1056964608	@ 0x3f000000
           ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)))
34186d44:	683b      	ldr	r3, [r7, #0]
34186d46:	695b      	ldr	r3, [r3, #20]
34186d48:	06d9      	lsls	r1, r3, #27
34186d4a:	683b      	ldr	r3, [r7, #0]
34186d4c:	699b      	ldr	r3, [r3, #24]
34186d4e:	061b      	lsls	r3, r3, #24
34186d50:	430b      	orrs	r3, r1
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
34186d52:	429a      	cmp	r2, r3
34186d54:	d002      	beq.n	34186d5c <RCC_PLL_IsNewConfig+0x8c>
  {
    ret = 1U; /* New PLL configuration */
34186d56:	2301      	movs	r3, #1
34186d58:	61fb      	str	r3, [r7, #28]
34186d5a:	e023      	b.n	34186da4 <RCC_PLL_IsNewConfig+0xd4>
  {
    /* Mode change detection*/
    uint32_t pllState;

    /* Get current Mode*/
    if (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34186d5c:	4b18      	ldr	r3, [pc, #96]	@ (34186dc0 <RCC_PLL_IsNewConfig+0xf0>)
34186d5e:	685a      	ldr	r2, [r3, #4]
34186d60:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186d64:	687b      	ldr	r3, [r7, #4]
34186d66:	fa01 f303 	lsl.w	r3, r1, r3
34186d6a:	401a      	ands	r2, r3
34186d6c:	f44f 7180 	mov.w	r1, #256	@ 0x100
34186d70:	687b      	ldr	r3, [r7, #4]
34186d72:	fa01 f303 	lsl.w	r3, r1, r3
34186d76:	429a      	cmp	r2, r3
34186d78:	d102      	bne.n	34186d80 <RCC_PLL_IsNewConfig+0xb0>
    {
      pllState = RCC_PLL_ON;
34186d7a:	2302      	movs	r3, #2
34186d7c:	61bb      	str	r3, [r7, #24]
34186d7e:	e00a      	b.n	34186d96 <RCC_PLL_IsNewConfig+0xc6>
    }
    else
    {
      if ((*p_rcc_pll_cfgr1_reg & RCC_PLL1CFGR1_PLL1BYP) != 0UL)
34186d80:	697b      	ldr	r3, [r7, #20]
34186d82:	681b      	ldr	r3, [r3, #0]
34186d84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34186d88:	2b00      	cmp	r3, #0
34186d8a:	d002      	beq.n	34186d92 <RCC_PLL_IsNewConfig+0xc2>
      {
        pllState = RCC_PLL_BYPASS;
34186d8c:	2303      	movs	r3, #3
34186d8e:	61bb      	str	r3, [r7, #24]
34186d90:	e001      	b.n	34186d96 <RCC_PLL_IsNewConfig+0xc6>
      }
      else
      {
        pllState = RCC_PLL_OFF;
34186d92:	2301      	movs	r3, #1
34186d94:	61bb      	str	r3, [r7, #24]
      }
    }

    /* Compare with new mode */
    if (pllState != pPLLInit->PLLState)
34186d96:	683b      	ldr	r3, [r7, #0]
34186d98:	681b      	ldr	r3, [r3, #0]
34186d9a:	69ba      	ldr	r2, [r7, #24]
34186d9c:	429a      	cmp	r2, r3
34186d9e:	d001      	beq.n	34186da4 <RCC_PLL_IsNewConfig+0xd4>
    {
      ret = 1U; /* New PLL configuration */
34186da0:	2301      	movs	r3, #1
34186da2:	61fb      	str	r3, [r7, #28]
    }
  }

  return ret;
34186da4:	69fb      	ldr	r3, [r7, #28]
}
34186da6:	4618      	mov	r0, r3
34186da8:	3724      	adds	r7, #36	@ 0x24
34186daa:	46bd      	mov	sp, r7
34186dac:	f85d 7b04 	ldr.w	r7, [sp], #4
34186db0:	4770      	bx	lr
34186db2:	bf00      	nop
34186db4:	56028080 	.word	0x56028080
34186db8:	56028084 	.word	0x56028084
34186dbc:	56028088 	.word	0x56028088
34186dc0:	56028000 	.word	0x56028000

34186dc4 <RCC_PLL_Source_IsReady>:
  * @brief  Check whether the PLL source is ready
  * @param  PLLSource PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_Source_IsReady(uint32_t PLLSource)
{
34186dc4:	b580      	push	{r7, lr}
34186dc6:	b084      	sub	sp, #16
34186dc8:	af00      	add	r7, sp, #0
34186dca:	6078      	str	r0, [r7, #4]
  uint32_t ret = 1U;
34186dcc:	2301      	movs	r3, #1
34186dce:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  switch (PLLSource)
34186dd0:	687b      	ldr	r3, [r7, #4]
34186dd2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34186dd6:	d01b      	beq.n	34186e10 <RCC_PLL_Source_IsReady+0x4c>
34186dd8:	687b      	ldr	r3, [r7, #4]
34186dda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34186dde:	d81f      	bhi.n	34186e20 <RCC_PLL_Source_IsReady+0x5c>
34186de0:	687b      	ldr	r3, [r7, #4]
34186de2:	2b00      	cmp	r3, #0
34186de4:	d004      	beq.n	34186df0 <RCC_PLL_Source_IsReady+0x2c>
34186de6:	687b      	ldr	r3, [r7, #4]
34186de8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34186dec:	d008      	beq.n	34186e00 <RCC_PLL_Source_IsReady+0x3c>
        ret = 0U;
      }
      break;
    case RCC_PLLSOURCE_PIN:
    default:
      break;
34186dee:	e017      	b.n	34186e20 <RCC_PLL_Source_IsReady+0x5c>
      if (LL_RCC_HSI_IsReady() == 0U)
34186df0:	f7fe fc6a 	bl	341856c8 <LL_RCC_HSI_IsReady>
34186df4:	4603      	mov	r3, r0
34186df6:	2b00      	cmp	r3, #0
34186df8:	d114      	bne.n	34186e24 <RCC_PLL_Source_IsReady+0x60>
        ret = 0U;
34186dfa:	2300      	movs	r3, #0
34186dfc:	60fb      	str	r3, [r7, #12]
      break;
34186dfe:	e011      	b.n	34186e24 <RCC_PLL_Source_IsReady+0x60>
      if (LL_RCC_MSI_IsReady() == 0U)
34186e00:	f7fe fcca 	bl	34185798 <LL_RCC_MSI_IsReady>
34186e04:	4603      	mov	r3, r0
34186e06:	2b00      	cmp	r3, #0
34186e08:	d10e      	bne.n	34186e28 <RCC_PLL_Source_IsReady+0x64>
        ret = 0U;
34186e0a:	2300      	movs	r3, #0
34186e0c:	60fb      	str	r3, [r7, #12]
      break;
34186e0e:	e00b      	b.n	34186e28 <RCC_PLL_Source_IsReady+0x64>
      if (LL_RCC_HSE_IsReady() == 0U)
34186e10:	f7fe fc2a 	bl	34185668 <LL_RCC_HSE_IsReady>
34186e14:	4603      	mov	r3, r0
34186e16:	2b00      	cmp	r3, #0
34186e18:	d108      	bne.n	34186e2c <RCC_PLL_Source_IsReady+0x68>
        ret = 0U;
34186e1a:	2300      	movs	r3, #0
34186e1c:	60fb      	str	r3, [r7, #12]
      break;
34186e1e:	e005      	b.n	34186e2c <RCC_PLL_Source_IsReady+0x68>
      break;
34186e20:	bf00      	nop
34186e22:	e004      	b.n	34186e2e <RCC_PLL_Source_IsReady+0x6a>
      break;
34186e24:	bf00      	nop
34186e26:	e002      	b.n	34186e2e <RCC_PLL_Source_IsReady+0x6a>
      break;
34186e28:	bf00      	nop
34186e2a:	e000      	b.n	34186e2e <RCC_PLL_Source_IsReady+0x6a>
      break;
34186e2c:	bf00      	nop
  }

  return ret;
34186e2e:	68fb      	ldr	r3, [r7, #12]
}
34186e30:	4618      	mov	r0, r3
34186e32:	3710      	adds	r7, #16
34186e34:	46bd      	mov	sp, r7
34186e36:	bd80      	pop	{r7, pc}

34186e38 <RCC_IC_CheckPLLSources>:
  * @param  PLLSource1 First PLL source
  * @param  PLLSource2 Second PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_IC_CheckPLLSources(uint32_t PLLSource1, uint32_t PLLSource2)
{
34186e38:	b580      	push	{r7, lr}
34186e3a:	b084      	sub	sp, #16
34186e3c:	af00      	add	r7, sp, #0
34186e3e:	6078      	str	r0, [r7, #4]
34186e40:	6039      	str	r1, [r7, #0]
  uint32_t ret = 1U;
34186e42:	2301      	movs	r3, #1
34186e44:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  /* Check PLLSource1 clock source */
  switch (PLLSource1)
34186e46:	687b      	ldr	r3, [r7, #4]
34186e48:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34186e4c:	d03a      	beq.n	34186ec4 <RCC_IC_CheckPLLSources+0x8c>
34186e4e:	687b      	ldr	r3, [r7, #4]
34186e50:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34186e54:	d843      	bhi.n	34186ede <RCC_IC_CheckPLLSources+0xa6>
34186e56:	687b      	ldr	r3, [r7, #4]
34186e58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34186e5c:	d025      	beq.n	34186eaa <RCC_IC_CheckPLLSources+0x72>
34186e5e:	687b      	ldr	r3, [r7, #4]
34186e60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34186e64:	d83b      	bhi.n	34186ede <RCC_IC_CheckPLLSources+0xa6>
34186e66:	687b      	ldr	r3, [r7, #4]
34186e68:	2b00      	cmp	r3, #0
34186e6a:	d004      	beq.n	34186e76 <RCC_IC_CheckPLLSources+0x3e>
34186e6c:	687b      	ldr	r3, [r7, #4]
34186e6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34186e72:	d00d      	beq.n	34186e90 <RCC_IC_CheckPLLSources+0x58>
34186e74:	e033      	b.n	34186ede <RCC_IC_CheckPLLSources+0xa6>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
34186e76:	f7fe fd33 	bl	341858e0 <LL_RCC_PLL1_IsReady>
34186e7a:	4603      	mov	r3, r0
34186e7c:	2b00      	cmp	r3, #0
34186e7e:	d131      	bne.n	34186ee4 <RCC_IC_CheckPLLSources+0xac>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
34186e80:	f7fe fd42 	bl	34185908 <LL_RCC_PLL1_IsEnabledBypass>
34186e84:	4603      	mov	r3, r0
34186e86:	2b00      	cmp	r3, #0
34186e88:	d12c      	bne.n	34186ee4 <RCC_IC_CheckPLLSources+0xac>
        {
          ret = 0U;
34186e8a:	2300      	movs	r3, #0
34186e8c:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34186e8e:	e029      	b.n	34186ee4 <RCC_IC_CheckPLLSources+0xac>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
34186e90:	f7fe fd5c 	bl	3418594c <LL_RCC_PLL2_IsReady>
34186e94:	4603      	mov	r3, r0
34186e96:	2b00      	cmp	r3, #0
34186e98:	d126      	bne.n	34186ee8 <RCC_IC_CheckPLLSources+0xb0>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
34186e9a:	f7fe fd6b 	bl	34185974 <LL_RCC_PLL2_IsEnabledBypass>
34186e9e:	4603      	mov	r3, r0
34186ea0:	2b00      	cmp	r3, #0
34186ea2:	d121      	bne.n	34186ee8 <RCC_IC_CheckPLLSources+0xb0>
        {
          ret = 0U;
34186ea4:	2300      	movs	r3, #0
34186ea6:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34186ea8:	e01e      	b.n	34186ee8 <RCC_IC_CheckPLLSources+0xb0>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
34186eaa:	f7fe fd85 	bl	341859b8 <LL_RCC_PLL3_IsReady>
34186eae:	4603      	mov	r3, r0
34186eb0:	2b00      	cmp	r3, #0
34186eb2:	d11b      	bne.n	34186eec <RCC_IC_CheckPLLSources+0xb4>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
34186eb4:	f7fe fd94 	bl	341859e0 <LL_RCC_PLL3_IsEnabledBypass>
34186eb8:	4603      	mov	r3, r0
34186eba:	2b00      	cmp	r3, #0
34186ebc:	d116      	bne.n	34186eec <RCC_IC_CheckPLLSources+0xb4>
        {
          ret = 0U;
34186ebe:	2300      	movs	r3, #0
34186ec0:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34186ec2:	e013      	b.n	34186eec <RCC_IC_CheckPLLSources+0xb4>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
34186ec4:	f7fe fdae 	bl	34185a24 <LL_RCC_PLL4_IsReady>
34186ec8:	4603      	mov	r3, r0
34186eca:	2b00      	cmp	r3, #0
34186ecc:	d110      	bne.n	34186ef0 <RCC_IC_CheckPLLSources+0xb8>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
34186ece:	f7fe fdbd 	bl	34185a4c <LL_RCC_PLL4_IsEnabledBypass>
34186ed2:	4603      	mov	r3, r0
34186ed4:	2b00      	cmp	r3, #0
34186ed6:	d10b      	bne.n	34186ef0 <RCC_IC_CheckPLLSources+0xb8>
        {
          ret = 0U;
34186ed8:	2300      	movs	r3, #0
34186eda:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34186edc:	e008      	b.n	34186ef0 <RCC_IC_CheckPLLSources+0xb8>
    default:
      /* Unexpected */
      ret = 0U;
34186ede:	2300      	movs	r3, #0
34186ee0:	60fb      	str	r3, [r7, #12]
      break;
34186ee2:	e006      	b.n	34186ef2 <RCC_IC_CheckPLLSources+0xba>
      break;
34186ee4:	bf00      	nop
34186ee6:	e004      	b.n	34186ef2 <RCC_IC_CheckPLLSources+0xba>
      break;
34186ee8:	bf00      	nop
34186eea:	e002      	b.n	34186ef2 <RCC_IC_CheckPLLSources+0xba>
      break;
34186eec:	bf00      	nop
34186eee:	e000      	b.n	34186ef2 <RCC_IC_CheckPLLSources+0xba>
      break;
34186ef0:	bf00      	nop
  }

  /* Check PLLSource2 clock source */
  switch (PLLSource2)
34186ef2:	683b      	ldr	r3, [r7, #0]
34186ef4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34186ef8:	d03a      	beq.n	34186f70 <RCC_IC_CheckPLLSources+0x138>
34186efa:	683b      	ldr	r3, [r7, #0]
34186efc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34186f00:	d843      	bhi.n	34186f8a <RCC_IC_CheckPLLSources+0x152>
34186f02:	683b      	ldr	r3, [r7, #0]
34186f04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34186f08:	d025      	beq.n	34186f56 <RCC_IC_CheckPLLSources+0x11e>
34186f0a:	683b      	ldr	r3, [r7, #0]
34186f0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34186f10:	d83b      	bhi.n	34186f8a <RCC_IC_CheckPLLSources+0x152>
34186f12:	683b      	ldr	r3, [r7, #0]
34186f14:	2b00      	cmp	r3, #0
34186f16:	d004      	beq.n	34186f22 <RCC_IC_CheckPLLSources+0xea>
34186f18:	683b      	ldr	r3, [r7, #0]
34186f1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34186f1e:	d00d      	beq.n	34186f3c <RCC_IC_CheckPLLSources+0x104>
34186f20:	e033      	b.n	34186f8a <RCC_IC_CheckPLLSources+0x152>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
34186f22:	f7fe fcdd 	bl	341858e0 <LL_RCC_PLL1_IsReady>
34186f26:	4603      	mov	r3, r0
34186f28:	2b00      	cmp	r3, #0
34186f2a:	d131      	bne.n	34186f90 <RCC_IC_CheckPLLSources+0x158>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
34186f2c:	f7fe fcec 	bl	34185908 <LL_RCC_PLL1_IsEnabledBypass>
34186f30:	4603      	mov	r3, r0
34186f32:	2b00      	cmp	r3, #0
34186f34:	d12c      	bne.n	34186f90 <RCC_IC_CheckPLLSources+0x158>
        {
          ret = 0U;
34186f36:	2300      	movs	r3, #0
34186f38:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34186f3a:	e029      	b.n	34186f90 <RCC_IC_CheckPLLSources+0x158>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
34186f3c:	f7fe fd06 	bl	3418594c <LL_RCC_PLL2_IsReady>
34186f40:	4603      	mov	r3, r0
34186f42:	2b00      	cmp	r3, #0
34186f44:	d126      	bne.n	34186f94 <RCC_IC_CheckPLLSources+0x15c>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
34186f46:	f7fe fd15 	bl	34185974 <LL_RCC_PLL2_IsEnabledBypass>
34186f4a:	4603      	mov	r3, r0
34186f4c:	2b00      	cmp	r3, #0
34186f4e:	d121      	bne.n	34186f94 <RCC_IC_CheckPLLSources+0x15c>
        {
          ret = 0U;
34186f50:	2300      	movs	r3, #0
34186f52:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34186f54:	e01e      	b.n	34186f94 <RCC_IC_CheckPLLSources+0x15c>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
34186f56:	f7fe fd2f 	bl	341859b8 <LL_RCC_PLL3_IsReady>
34186f5a:	4603      	mov	r3, r0
34186f5c:	2b00      	cmp	r3, #0
34186f5e:	d11b      	bne.n	34186f98 <RCC_IC_CheckPLLSources+0x160>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
34186f60:	f7fe fd3e 	bl	341859e0 <LL_RCC_PLL3_IsEnabledBypass>
34186f64:	4603      	mov	r3, r0
34186f66:	2b00      	cmp	r3, #0
34186f68:	d116      	bne.n	34186f98 <RCC_IC_CheckPLLSources+0x160>
        {
          ret = 0U;
34186f6a:	2300      	movs	r3, #0
34186f6c:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34186f6e:	e013      	b.n	34186f98 <RCC_IC_CheckPLLSources+0x160>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
34186f70:	f7fe fd58 	bl	34185a24 <LL_RCC_PLL4_IsReady>
34186f74:	4603      	mov	r3, r0
34186f76:	2b00      	cmp	r3, #0
34186f78:	d110      	bne.n	34186f9c <RCC_IC_CheckPLLSources+0x164>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
34186f7a:	f7fe fd67 	bl	34185a4c <LL_RCC_PLL4_IsEnabledBypass>
34186f7e:	4603      	mov	r3, r0
34186f80:	2b00      	cmp	r3, #0
34186f82:	d10b      	bne.n	34186f9c <RCC_IC_CheckPLLSources+0x164>
        {
          ret = 0U;
34186f84:	2300      	movs	r3, #0
34186f86:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34186f88:	e008      	b.n	34186f9c <RCC_IC_CheckPLLSources+0x164>
    default:
      /* Unexpected */
      ret = 0U;
34186f8a:	2300      	movs	r3, #0
34186f8c:	60fb      	str	r3, [r7, #12]
      break;
34186f8e:	e006      	b.n	34186f9e <RCC_IC_CheckPLLSources+0x166>
      break;
34186f90:	bf00      	nop
34186f92:	e004      	b.n	34186f9e <RCC_IC_CheckPLLSources+0x166>
      break;
34186f94:	bf00      	nop
34186f96:	e002      	b.n	34186f9e <RCC_IC_CheckPLLSources+0x166>
      break;
34186f98:	bf00      	nop
34186f9a:	e000      	b.n	34186f9e <RCC_IC_CheckPLLSources+0x166>
      break;
34186f9c:	bf00      	nop
  }

  return ret;
34186f9e:	68fb      	ldr	r3, [r7, #12]
}
34186fa0:	4618      	mov	r0, r3
34186fa2:	3710      	adds	r7, #16
34186fa4:	46bd      	mov	sp, r7
34186fa6:	bd80      	pop	{r7, pc}

34186fa8 <LL_RCC_HSE_SelectHSEAsDiv2Clock>:
{
34186fa8:	b480      	push	{r7}
34186faa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
34186fac:	4b05      	ldr	r3, [pc, #20]	@ (34186fc4 <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
34186fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34186fb0:	4a04      	ldr	r2, [pc, #16]	@ (34186fc4 <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
34186fb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
34186fb6:	6553      	str	r3, [r2, #84]	@ 0x54
}
34186fb8:	bf00      	nop
34186fba:	46bd      	mov	sp, r7
34186fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
34186fc0:	4770      	bx	lr
34186fc2:	bf00      	nop
34186fc4:	56028000 	.word	0x56028000

34186fc8 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>:
{
34186fc8:	b480      	push	{r7}
34186fca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
34186fcc:	4b05      	ldr	r3, [pc, #20]	@ (34186fe4 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
34186fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34186fd0:	4a04      	ldr	r2, [pc, #16]	@ (34186fe4 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
34186fd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
34186fd6:	6553      	str	r3, [r2, #84]	@ 0x54
}
34186fd8:	bf00      	nop
34186fda:	46bd      	mov	sp, r7
34186fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
34186fe0:	4770      	bx	lr
34186fe2:	bf00      	nop
34186fe4:	56028000 	.word	0x56028000

34186fe8 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>:
{
34186fe8:	b480      	push	{r7}
34186fea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL) == RCC_HSECFGR_HSEDIV2SEL) ? 1UL : 0UL);
34186fec:	4b06      	ldr	r3, [pc, #24]	@ (34187008 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x20>)
34186fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34186ff0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34186ff4:	2b40      	cmp	r3, #64	@ 0x40
34186ff6:	d101      	bne.n	34186ffc <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x14>
34186ff8:	2301      	movs	r3, #1
34186ffa:	e000      	b.n	34186ffe <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x16>
34186ffc:	2300      	movs	r3, #0
}
34186ffe:	4618      	mov	r0, r3
34187000:	46bd      	mov	sp, r7
34187002:	f85d 7b04 	ldr.w	r7, [sp], #4
34187006:	4770      	bx	lr
34187008:	56028000 	.word	0x56028000

3418700c <LL_RCC_HSE_IsReady>:
{
3418700c:	b480      	push	{r7}
3418700e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
34187010:	4b06      	ldr	r3, [pc, #24]	@ (3418702c <LL_RCC_HSE_IsReady+0x20>)
34187012:	685b      	ldr	r3, [r3, #4]
34187014:	f003 0310 	and.w	r3, r3, #16
34187018:	2b00      	cmp	r3, #0
3418701a:	d001      	beq.n	34187020 <LL_RCC_HSE_IsReady+0x14>
3418701c:	2301      	movs	r3, #1
3418701e:	e000      	b.n	34187022 <LL_RCC_HSE_IsReady+0x16>
34187020:	2300      	movs	r3, #0
}
34187022:	4618      	mov	r0, r3
34187024:	46bd      	mov	sp, r7
34187026:	f85d 7b04 	ldr.w	r7, [sp], #4
3418702a:	4770      	bx	lr
3418702c:	56028000 	.word	0x56028000

34187030 <LL_RCC_HSI_IsReady>:
{
34187030:	b480      	push	{r7}
34187032:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
34187034:	4b06      	ldr	r3, [pc, #24]	@ (34187050 <LL_RCC_HSI_IsReady+0x20>)
34187036:	685b      	ldr	r3, [r3, #4]
34187038:	f003 0308 	and.w	r3, r3, #8
3418703c:	2b00      	cmp	r3, #0
3418703e:	d001      	beq.n	34187044 <LL_RCC_HSI_IsReady+0x14>
34187040:	2301      	movs	r3, #1
34187042:	e000      	b.n	34187046 <LL_RCC_HSI_IsReady+0x16>
34187044:	2300      	movs	r3, #0
}
34187046:	4618      	mov	r0, r3
34187048:	46bd      	mov	sp, r7
3418704a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418704e:	4770      	bx	lr
34187050:	56028000 	.word	0x56028000

34187054 <LL_RCC_HSI_GetDivider>:
{
34187054:	b480      	push	{r7}
34187056:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34187058:	4b04      	ldr	r3, [pc, #16]	@ (3418706c <LL_RCC_HSI_GetDivider+0x18>)
3418705a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418705c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
34187060:	4618      	mov	r0, r3
34187062:	46bd      	mov	sp, r7
34187064:	f85d 7b04 	ldr.w	r7, [sp], #4
34187068:	4770      	bx	lr
3418706a:	bf00      	nop
3418706c:	56028000 	.word	0x56028000

34187070 <LL_RCC_MSI_IsReady>:
{
34187070:	b480      	push	{r7}
34187072:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
34187074:	4b06      	ldr	r3, [pc, #24]	@ (34187090 <LL_RCC_MSI_IsReady+0x20>)
34187076:	685b      	ldr	r3, [r3, #4]
34187078:	f003 0304 	and.w	r3, r3, #4
3418707c:	2b00      	cmp	r3, #0
3418707e:	d001      	beq.n	34187084 <LL_RCC_MSI_IsReady+0x14>
34187080:	2301      	movs	r3, #1
34187082:	e000      	b.n	34187086 <LL_RCC_MSI_IsReady+0x16>
34187084:	2300      	movs	r3, #0
}
34187086:	4618      	mov	r0, r3
34187088:	46bd      	mov	sp, r7
3418708a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418708e:	4770      	bx	lr
34187090:	56028000 	.word	0x56028000

34187094 <LL_RCC_MSI_GetFrequency>:
{
34187094:	b480      	push	{r7}
34187096:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
34187098:	4b04      	ldr	r3, [pc, #16]	@ (341870ac <LL_RCC_MSI_GetFrequency+0x18>)
3418709a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418709c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
}
341870a0:	4618      	mov	r0, r3
341870a2:	46bd      	mov	sp, r7
341870a4:	f85d 7b04 	ldr.w	r7, [sp], #4
341870a8:	4770      	bx	lr
341870aa:	bf00      	nop
341870ac:	56028000 	.word	0x56028000

341870b0 <LL_RCC_LSE_IsReady>:
{
341870b0:	b480      	push	{r7}
341870b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
341870b4:	4b06      	ldr	r3, [pc, #24]	@ (341870d0 <LL_RCC_LSE_IsReady+0x20>)
341870b6:	685b      	ldr	r3, [r3, #4]
341870b8:	f003 0302 	and.w	r3, r3, #2
341870bc:	2b00      	cmp	r3, #0
341870be:	d001      	beq.n	341870c4 <LL_RCC_LSE_IsReady+0x14>
341870c0:	2301      	movs	r3, #1
341870c2:	e000      	b.n	341870c6 <LL_RCC_LSE_IsReady+0x16>
341870c4:	2300      	movs	r3, #0
}
341870c6:	4618      	mov	r0, r3
341870c8:	46bd      	mov	sp, r7
341870ca:	f85d 7b04 	ldr.w	r7, [sp], #4
341870ce:	4770      	bx	lr
341870d0:	56028000 	.word	0x56028000

341870d4 <LL_RCC_LSI_IsReady>:
{
341870d4:	b480      	push	{r7}
341870d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
341870d8:	4b04      	ldr	r3, [pc, #16]	@ (341870ec <LL_RCC_LSI_IsReady+0x18>)
341870da:	685b      	ldr	r3, [r3, #4]
341870dc:	f003 0301 	and.w	r3, r3, #1
}
341870e0:	4618      	mov	r0, r3
341870e2:	46bd      	mov	sp, r7
341870e4:	f85d 7b04 	ldr.w	r7, [sp], #4
341870e8:	4770      	bx	lr
341870ea:	bf00      	nop
341870ec:	56028000 	.word	0x56028000

341870f0 <LL_RCC_GetAHBPrescaler>:
{
341870f0:	b480      	push	{r7}
341870f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_HPRE));
341870f4:	4b04      	ldr	r3, [pc, #16]	@ (34187108 <LL_RCC_GetAHBPrescaler+0x18>)
341870f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341870f8:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
}
341870fc:	4618      	mov	r0, r3
341870fe:	46bd      	mov	sp, r7
34187100:	f85d 7b04 	ldr.w	r7, [sp], #4
34187104:	4770      	bx	lr
34187106:	bf00      	nop
34187108:	56028000 	.word	0x56028000

3418710c <LL_RCC_GetAPB1Prescaler>:
{
3418710c:	b480      	push	{r7}
3418710e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
34187110:	4b04      	ldr	r3, [pc, #16]	@ (34187124 <LL_RCC_GetAPB1Prescaler+0x18>)
34187112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34187114:	f003 0307 	and.w	r3, r3, #7
}
34187118:	4618      	mov	r0, r3
3418711a:	46bd      	mov	sp, r7
3418711c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187120:	4770      	bx	lr
34187122:	bf00      	nop
34187124:	56028000 	.word	0x56028000

34187128 <LL_RCC_GetAPB2Prescaler>:
{
34187128:	b480      	push	{r7}
3418712a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE2));
3418712c:	4b04      	ldr	r3, [pc, #16]	@ (34187140 <LL_RCC_GetAPB2Prescaler+0x18>)
3418712e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34187130:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
34187134:	4618      	mov	r0, r3
34187136:	46bd      	mov	sp, r7
34187138:	f85d 7b04 	ldr.w	r7, [sp], #4
3418713c:	4770      	bx	lr
3418713e:	bf00      	nop
34187140:	56028000 	.word	0x56028000

34187144 <LL_RCC_GetAPB4Prescaler>:
{
34187144:	b480      	push	{r7}
34187146:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE4));
34187148:	4b04      	ldr	r3, [pc, #16]	@ (3418715c <LL_RCC_GetAPB4Prescaler+0x18>)
3418714a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418714c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
}
34187150:	4618      	mov	r0, r3
34187152:	46bd      	mov	sp, r7
34187154:	f85d 7b04 	ldr.w	r7, [sp], #4
34187158:	4770      	bx	lr
3418715a:	bf00      	nop
3418715c:	56028000 	.word	0x56028000

34187160 <LL_RCC_GetAPB5Prescaler>:
{
34187160:	b480      	push	{r7}
34187162:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE5));
34187164:	4b04      	ldr	r3, [pc, #16]	@ (34187178 <LL_RCC_GetAPB5Prescaler+0x18>)
34187166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34187168:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
3418716c:	4618      	mov	r0, r3
3418716e:	46bd      	mov	sp, r7
34187170:	f85d 7b04 	ldr.w	r7, [sp], #4
34187174:	4770      	bx	lr
34187176:	bf00      	nop
34187178:	56028000 	.word	0x56028000

3418717c <LL_RCC_SetClockSource>:
{
3418717c:	b480      	push	{r7}
3418717e:	b085      	sub	sp, #20
34187180:	af00      	add	r7, sp, #0
34187182:	6078      	str	r0, [r7, #4]
  volatile uint32_t *pReg = (uint32_t *)((uint32_t)&RCC->CCIPR1 + LL_CLKSOURCE_REG(ClkSource));
34187184:	687b      	ldr	r3, [r7, #4]
34187186:	b2da      	uxtb	r2, r3
34187188:	4b10      	ldr	r3, [pc, #64]	@ (341871cc <LL_RCC_SetClockSource+0x50>)
3418718a:	4413      	add	r3, r2
3418718c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));
3418718e:	68fb      	ldr	r3, [r7, #12]
34187190:	681a      	ldr	r2, [r3, #0]
34187192:	687b      	ldr	r3, [r7, #4]
34187194:	0e19      	lsrs	r1, r3, #24
34187196:	687b      	ldr	r3, [r7, #4]
34187198:	0a1b      	lsrs	r3, r3, #8
3418719a:	f003 031f 	and.w	r3, r3, #31
3418719e:	fa01 f303 	lsl.w	r3, r1, r3
341871a2:	43db      	mvns	r3, r3
341871a4:	401a      	ands	r2, r3
341871a6:	687b      	ldr	r3, [r7, #4]
341871a8:	0c1b      	lsrs	r3, r3, #16
341871aa:	b2d9      	uxtb	r1, r3
341871ac:	687b      	ldr	r3, [r7, #4]
341871ae:	0a1b      	lsrs	r3, r3, #8
341871b0:	f003 031f 	and.w	r3, r3, #31
341871b4:	fa01 f303 	lsl.w	r3, r1, r3
341871b8:	431a      	orrs	r2, r3
341871ba:	68fb      	ldr	r3, [r7, #12]
341871bc:	601a      	str	r2, [r3, #0]
}
341871be:	bf00      	nop
341871c0:	3714      	adds	r7, #20
341871c2:	46bd      	mov	sp, r7
341871c4:	f85d 7b04 	ldr.w	r7, [sp], #4
341871c8:	4770      	bx	lr
341871ca:	bf00      	nop
341871cc:	56028144 	.word	0x56028144

341871d0 <LL_RCC_GetADCPrescaler>:
{
341871d0:	b480      	push	{r7}
341871d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADCPRE) >> RCC_CCIPR1_ADCPRE_Pos);
341871d4:	4b04      	ldr	r3, [pc, #16]	@ (341871e8 <LL_RCC_GetADCPrescaler+0x18>)
341871d6:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
341871da:	0a1b      	lsrs	r3, r3, #8
341871dc:	b2db      	uxtb	r3, r3
}
341871de:	4618      	mov	r0, r3
341871e0:	46bd      	mov	sp, r7
341871e2:	f85d 7b04 	ldr.w	r7, [sp], #4
341871e6:	4770      	bx	lr
341871e8:	56028000 	.word	0x56028000

341871ec <LL_RCC_SetADFClockSource>:
{
341871ec:	b480      	push	{r7}
341871ee:	b083      	sub	sp, #12
341871f0:	af00      	add	r7, sp, #0
341871f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL, ClkSource);
341871f4:	4b07      	ldr	r3, [pc, #28]	@ (34187214 <LL_RCC_SetADFClockSource+0x28>)
341871f6:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
341871fa:	f023 0207 	bic.w	r2, r3, #7
341871fe:	4905      	ldr	r1, [pc, #20]	@ (34187214 <LL_RCC_SetADFClockSource+0x28>)
34187200:	687b      	ldr	r3, [r7, #4]
34187202:	4313      	orrs	r3, r2
34187204:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
34187208:	bf00      	nop
3418720a:	370c      	adds	r7, #12
3418720c:	46bd      	mov	sp, r7
3418720e:	f85d 7b04 	ldr.w	r7, [sp], #4
34187212:	4770      	bx	lr
34187214:	56028000 	.word	0x56028000

34187218 <LL_RCC_SetCLKPClockSource>:
{
34187218:	b480      	push	{r7}
3418721a:	b083      	sub	sp, #12
3418721c:	af00      	add	r7, sp, #0
3418721e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PERSEL, ClkSource);
34187220:	4b07      	ldr	r3, [pc, #28]	@ (34187240 <LL_RCC_SetCLKPClockSource+0x28>)
34187222:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34187226:	f023 0207 	bic.w	r2, r3, #7
3418722a:	4905      	ldr	r1, [pc, #20]	@ (34187240 <LL_RCC_SetCLKPClockSource+0x28>)
3418722c:	687b      	ldr	r3, [r7, #4]
3418722e:	4313      	orrs	r3, r2
34187230:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34187234:	bf00      	nop
34187236:	370c      	adds	r7, #12
34187238:	46bd      	mov	sp, r7
3418723a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418723e:	4770      	bx	lr
34187240:	56028000 	.word	0x56028000

34187244 <LL_RCC_SetDCMIPPClockSource>:
{
34187244:	b480      	push	{r7}
34187246:	b083      	sub	sp, #12
34187248:	af00      	add	r7, sp, #0
3418724a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL, ClkSource);
3418724c:	4b07      	ldr	r3, [pc, #28]	@ (3418726c <LL_RCC_SetDCMIPPClockSource+0x28>)
3418724e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34187252:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
34187256:	4905      	ldr	r1, [pc, #20]	@ (3418726c <LL_RCC_SetDCMIPPClockSource+0x28>)
34187258:	687b      	ldr	r3, [r7, #4]
3418725a:	4313      	orrs	r3, r2
3418725c:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
34187260:	bf00      	nop
34187262:	370c      	adds	r7, #12
34187264:	46bd      	mov	sp, r7
34187266:	f85d 7b04 	ldr.w	r7, [sp], #4
3418726a:	4770      	bx	lr
3418726c:	56028000 	.word	0x56028000

34187270 <LL_RCC_SetETHClockSource>:
{
34187270:	b480      	push	{r7}
34187272:	b083      	sub	sp, #12
34187274:	af00      	add	r7, sp, #0
34187276:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL, ClkSource);
34187278:	4b07      	ldr	r3, [pc, #28]	@ (34187298 <LL_RCC_SetETHClockSource+0x28>)
3418727a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418727e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
34187282:	4905      	ldr	r1, [pc, #20]	@ (34187298 <LL_RCC_SetETHClockSource+0x28>)
34187284:	687b      	ldr	r3, [r7, #4]
34187286:	4313      	orrs	r3, r2
34187288:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
3418728c:	bf00      	nop
3418728e:	370c      	adds	r7, #12
34187290:	46bd      	mov	sp, r7
34187292:	f85d 7b04 	ldr.w	r7, [sp], #4
34187296:	4770      	bx	lr
34187298:	56028000 	.word	0x56028000

3418729c <LL_RCC_SetETHPHYInterface>:
{
3418729c:	b480      	push	{r7}
3418729e:	b083      	sub	sp, #12
341872a0:	af00      	add	r7, sp, #0
341872a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1SEL, Interface);
341872a4:	4b07      	ldr	r3, [pc, #28]	@ (341872c4 <LL_RCC_SetETHPHYInterface+0x28>)
341872a6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341872aa:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
341872ae:	4905      	ldr	r1, [pc, #20]	@ (341872c4 <LL_RCC_SetETHPHYInterface+0x28>)
341872b0:	687b      	ldr	r3, [r7, #4]
341872b2:	4313      	orrs	r3, r2
341872b4:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
341872b8:	bf00      	nop
341872ba:	370c      	adds	r7, #12
341872bc:	46bd      	mov	sp, r7
341872be:	f85d 7b04 	ldr.w	r7, [sp], #4
341872c2:	4770      	bx	lr
341872c4:	56028000 	.word	0x56028000

341872c8 <LL_RCC_GetETH1PTPDivider>:
{
341872c8:	b480      	push	{r7}
341872ca:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPDIV));
341872cc:	4b04      	ldr	r3, [pc, #16]	@ (341872e0 <LL_RCC_GetETH1PTPDivider+0x18>)
341872ce:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341872d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
341872d6:	4618      	mov	r0, r3
341872d8:	46bd      	mov	sp, r7
341872da:	f85d 7b04 	ldr.w	r7, [sp], #4
341872de:	4770      	bx	lr
341872e0:	56028000 	.word	0x56028000

341872e4 <LL_RCC_SetETHREFRXClockSource>:
{
341872e4:	b480      	push	{r7}
341872e6:	b083      	sub	sp, #12
341872e8:	af00      	add	r7, sp, #0
341872ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1REFCLKSEL, ClkSource);
341872ec:	4b07      	ldr	r3, [pc, #28]	@ (3418730c <LL_RCC_SetETHREFRXClockSource+0x28>)
341872ee:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341872f2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
341872f6:	4905      	ldr	r1, [pc, #20]	@ (3418730c <LL_RCC_SetETHREFRXClockSource+0x28>)
341872f8:	687b      	ldr	r3, [r7, #4]
341872fa:	4313      	orrs	r3, r2
341872fc:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34187300:	bf00      	nop
34187302:	370c      	adds	r7, #12
34187304:	46bd      	mov	sp, r7
34187306:	f85d 7b04 	ldr.w	r7, [sp], #4
3418730a:	4770      	bx	lr
3418730c:	56028000 	.word	0x56028000

34187310 <LL_RCC_SetETHREFTXClockSource>:
{
34187310:	b480      	push	{r7}
34187312:	b083      	sub	sp, #12
34187314:	af00      	add	r7, sp, #0
34187316:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1GTXCLKSEL, ClkSource);
34187318:	4b07      	ldr	r3, [pc, #28]	@ (34187338 <LL_RCC_SetETHREFTXClockSource+0x28>)
3418731a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418731e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34187322:	4905      	ldr	r1, [pc, #20]	@ (34187338 <LL_RCC_SetETHREFTXClockSource+0x28>)
34187324:	687b      	ldr	r3, [r7, #4]
34187326:	4313      	orrs	r3, r2
34187328:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
3418732c:	bf00      	nop
3418732e:	370c      	adds	r7, #12
34187330:	46bd      	mov	sp, r7
34187332:	f85d 7b04 	ldr.w	r7, [sp], #4
34187336:	4770      	bx	lr
34187338:	56028000 	.word	0x56028000

3418733c <LL_RCC_SetFDCANClockSource>:
{
3418733c:	b480      	push	{r7}
3418733e:	b083      	sub	sp, #12
34187340:	af00      	add	r7, sp, #0
34187342:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL, ClkSource);
34187344:	4b07      	ldr	r3, [pc, #28]	@ (34187364 <LL_RCC_SetFDCANClockSource+0x28>)
34187346:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3418734a:	f023 0203 	bic.w	r2, r3, #3
3418734e:	4905      	ldr	r1, [pc, #20]	@ (34187364 <LL_RCC_SetFDCANClockSource+0x28>)
34187350:	687b      	ldr	r3, [r7, #4]
34187352:	4313      	orrs	r3, r2
34187354:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
34187358:	bf00      	nop
3418735a:	370c      	adds	r7, #12
3418735c:	46bd      	mov	sp, r7
3418735e:	f85d 7b04 	ldr.w	r7, [sp], #4
34187362:	4770      	bx	lr
34187364:	56028000 	.word	0x56028000

34187368 <LL_RCC_SetFMCClockSource>:
{
34187368:	b480      	push	{r7}
3418736a:	b083      	sub	sp, #12
3418736c:	af00      	add	r7, sp, #0
3418736e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FMCSEL, ClkSource);
34187370:	4b07      	ldr	r3, [pc, #28]	@ (34187390 <LL_RCC_SetFMCClockSource+0x28>)
34187372:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34187376:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
3418737a:	4905      	ldr	r1, [pc, #20]	@ (34187390 <LL_RCC_SetFMCClockSource+0x28>)
3418737c:	687b      	ldr	r3, [r7, #4]
3418737e:	4313      	orrs	r3, r2
34187380:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
34187384:	bf00      	nop
34187386:	370c      	adds	r7, #12
34187388:	46bd      	mov	sp, r7
3418738a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418738e:	4770      	bx	lr
34187390:	56028000 	.word	0x56028000

34187394 <LL_RCC_SetI2CClockSource>:
{
34187394:	b580      	push	{r7, lr}
34187396:	b082      	sub	sp, #8
34187398:	af00      	add	r7, sp, #0
3418739a:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
3418739c:	6878      	ldr	r0, [r7, #4]
3418739e:	f7ff feed 	bl	3418717c <LL_RCC_SetClockSource>
}
341873a2:	bf00      	nop
341873a4:	3708      	adds	r7, #8
341873a6:	46bd      	mov	sp, r7
341873a8:	bd80      	pop	{r7, pc}

341873aa <LL_RCC_SetI3CClockSource>:
{
341873aa:	b580      	push	{r7, lr}
341873ac:	b082      	sub	sp, #8
341873ae:	af00      	add	r7, sp, #0
341873b0:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
341873b2:	6878      	ldr	r0, [r7, #4]
341873b4:	f7ff fee2 	bl	3418717c <LL_RCC_SetClockSource>
}
341873b8:	bf00      	nop
341873ba:	3708      	adds	r7, #8
341873bc:	46bd      	mov	sp, r7
341873be:	bd80      	pop	{r7, pc}

341873c0 <LL_RCC_SetLPTIMClockSource>:
{
341873c0:	b580      	push	{r7, lr}
341873c2:	b082      	sub	sp, #8
341873c4:	af00      	add	r7, sp, #0
341873c6:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
341873c8:	6878      	ldr	r0, [r7, #4]
341873ca:	f7ff fed7 	bl	3418717c <LL_RCC_SetClockSource>
}
341873ce:	bf00      	nop
341873d0:	3708      	adds	r7, #8
341873d2:	46bd      	mov	sp, r7
341873d4:	bd80      	pop	{r7, pc}
	...

341873d8 <LL_RCC_SetLPUARTClockSource>:
{
341873d8:	b480      	push	{r7}
341873da:	b083      	sub	sp, #12
341873dc:	af00      	add	r7, sp, #0
341873de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL, ClkSource);
341873e0:	4b07      	ldr	r3, [pc, #28]	@ (34187400 <LL_RCC_SetLPUARTClockSource+0x28>)
341873e2:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
341873e6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
341873ea:	4905      	ldr	r1, [pc, #20]	@ (34187400 <LL_RCC_SetLPUARTClockSource+0x28>)
341873ec:	687b      	ldr	r3, [r7, #4]
341873ee:	4313      	orrs	r3, r2
341873f0:	f8c1 3178 	str.w	r3, [r1, #376]	@ 0x178
}
341873f4:	bf00      	nop
341873f6:	370c      	adds	r7, #12
341873f8:	46bd      	mov	sp, r7
341873fa:	f85d 7b04 	ldr.w	r7, [sp], #4
341873fe:	4770      	bx	lr
34187400:	56028000 	.word	0x56028000

34187404 <LL_RCC_SetLTDCClockSource>:
{
34187404:	b480      	push	{r7}
34187406:	b083      	sub	sp, #12
34187408:	af00      	add	r7, sp, #0
3418740a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL, ClkSource);
3418740c:	4b07      	ldr	r3, [pc, #28]	@ (3418742c <LL_RCC_SetLTDCClockSource+0x28>)
3418740e:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
34187412:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34187416:	4905      	ldr	r1, [pc, #20]	@ (3418742c <LL_RCC_SetLTDCClockSource+0x28>)
34187418:	687b      	ldr	r3, [r7, #4]
3418741a:	4313      	orrs	r3, r2
3418741c:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
}
34187420:	bf00      	nop
34187422:	370c      	adds	r7, #12
34187424:	46bd      	mov	sp, r7
34187426:	f85d 7b04 	ldr.w	r7, [sp], #4
3418742a:	4770      	bx	lr
3418742c:	56028000 	.word	0x56028000

34187430 <LL_RCC_SetMDFClockSource>:
{
34187430:	b480      	push	{r7}
34187432:	b083      	sub	sp, #12
34187434:	af00      	add	r7, sp, #0
34187436:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL, ClkSource);
34187438:	4b07      	ldr	r3, [pc, #28]	@ (34187458 <LL_RCC_SetMDFClockSource+0x28>)
3418743a:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
3418743e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34187442:	4905      	ldr	r1, [pc, #20]	@ (34187458 <LL_RCC_SetMDFClockSource+0x28>)
34187444:	687b      	ldr	r3, [r7, #4]
34187446:	4313      	orrs	r3, r2
34187448:	f8c1 3154 	str.w	r3, [r1, #340]	@ 0x154
}
3418744c:	bf00      	nop
3418744e:	370c      	adds	r7, #12
34187450:	46bd      	mov	sp, r7
34187452:	f85d 7b04 	ldr.w	r7, [sp], #4
34187456:	4770      	bx	lr
34187458:	56028000 	.word	0x56028000

3418745c <LL_RCC_SetOTGPHYClockSource>:
{
3418745c:	b580      	push	{r7, lr}
3418745e:	b082      	sub	sp, #8
34187460:	af00      	add	r7, sp, #0
34187462:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34187464:	6878      	ldr	r0, [r7, #4]
34187466:	f7ff fe89 	bl	3418717c <LL_RCC_SetClockSource>
}
3418746a:	bf00      	nop
3418746c:	3708      	adds	r7, #8
3418746e:	46bd      	mov	sp, r7
34187470:	bd80      	pop	{r7, pc}

34187472 <LL_RCC_SetOTGPHYCKREFClockSource>:
{
34187472:	b580      	push	{r7, lr}
34187474:	b082      	sub	sp, #8
34187476:	af00      	add	r7, sp, #0
34187478:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
3418747a:	6878      	ldr	r0, [r7, #4]
3418747c:	f7ff fe7e 	bl	3418717c <LL_RCC_SetClockSource>
}
34187480:	bf00      	nop
34187482:	3708      	adds	r7, #8
34187484:	46bd      	mov	sp, r7
34187486:	bd80      	pop	{r7, pc}

34187488 <LL_RCC_SetPSSIClockSource>:
{
34187488:	b480      	push	{r7}
3418748a:	b083      	sub	sp, #12
3418748c:	af00      	add	r7, sp, #0
3418748e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PSSISEL, ClkSource);
34187490:	4b07      	ldr	r3, [pc, #28]	@ (341874b0 <LL_RCC_SetPSSIClockSource+0x28>)
34187492:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34187496:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
3418749a:	4905      	ldr	r1, [pc, #20]	@ (341874b0 <LL_RCC_SetPSSIClockSource+0x28>)
3418749c:	687b      	ldr	r3, [r7, #4]
3418749e:	4313      	orrs	r3, r2
341874a0:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
341874a4:	bf00      	nop
341874a6:	370c      	adds	r7, #12
341874a8:	46bd      	mov	sp, r7
341874aa:	f85d 7b04 	ldr.w	r7, [sp], #4
341874ae:	4770      	bx	lr
341874b0:	56028000 	.word	0x56028000

341874b4 <LL_RCC_SetSAIClockSource>:
{
341874b4:	b580      	push	{r7, lr}
341874b6:	b082      	sub	sp, #8
341874b8:	af00      	add	r7, sp, #0
341874ba:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
341874bc:	6878      	ldr	r0, [r7, #4]
341874be:	f7ff fe5d 	bl	3418717c <LL_RCC_SetClockSource>
}
341874c2:	bf00      	nop
341874c4:	3708      	adds	r7, #8
341874c6:	46bd      	mov	sp, r7
341874c8:	bd80      	pop	{r7, pc}

341874ca <LL_RCC_SetSDMMCClockSource>:
{
341874ca:	b580      	push	{r7, lr}
341874cc:	b082      	sub	sp, #8
341874ce:	af00      	add	r7, sp, #0
341874d0:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
341874d2:	6878      	ldr	r0, [r7, #4]
341874d4:	f7ff fe52 	bl	3418717c <LL_RCC_SetClockSource>
}
341874d8:	bf00      	nop
341874da:	3708      	adds	r7, #8
341874dc:	46bd      	mov	sp, r7
341874de:	bd80      	pop	{r7, pc}

341874e0 <LL_RCC_SetSPDIFRXClockSource>:
{
341874e0:	b480      	push	{r7}
341874e2:	b083      	sub	sp, #12
341874e4:	af00      	add	r7, sp, #0
341874e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL, ClkSource);
341874e8:	4b07      	ldr	r3, [pc, #28]	@ (34187508 <LL_RCC_SetSPDIFRXClockSource+0x28>)
341874ea:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
341874ee:	f023 0207 	bic.w	r2, r3, #7
341874f2:	4905      	ldr	r1, [pc, #20]	@ (34187508 <LL_RCC_SetSPDIFRXClockSource+0x28>)
341874f4:	687b      	ldr	r3, [r7, #4]
341874f6:	4313      	orrs	r3, r2
341874f8:	f8c1 3164 	str.w	r3, [r1, #356]	@ 0x164
}
341874fc:	bf00      	nop
341874fe:	370c      	adds	r7, #12
34187500:	46bd      	mov	sp, r7
34187502:	f85d 7b04 	ldr.w	r7, [sp], #4
34187506:	4770      	bx	lr
34187508:	56028000 	.word	0x56028000

3418750c <LL_RCC_SetSPIClockSource>:
{
3418750c:	b580      	push	{r7, lr}
3418750e:	b082      	sub	sp, #8
34187510:	af00      	add	r7, sp, #0
34187512:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34187514:	6878      	ldr	r0, [r7, #4]
34187516:	f7ff fe31 	bl	3418717c <LL_RCC_SetClockSource>
}
3418751a:	bf00      	nop
3418751c:	3708      	adds	r7, #8
3418751e:	46bd      	mov	sp, r7
34187520:	bd80      	pop	{r7, pc}

34187522 <LL_RCC_SetUSARTClockSource>:
{
34187522:	b580      	push	{r7, lr}
34187524:	b082      	sub	sp, #8
34187526:	af00      	add	r7, sp, #0
34187528:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
3418752a:	6878      	ldr	r0, [r7, #4]
3418752c:	f7ff fe26 	bl	3418717c <LL_RCC_SetClockSource>
}
34187530:	bf00      	nop
34187532:	3708      	adds	r7, #8
34187534:	46bd      	mov	sp, r7
34187536:	bd80      	pop	{r7, pc}

34187538 <LL_RCC_SetXSPIClockSource>:
{
34187538:	b580      	push	{r7, lr}
3418753a:	b082      	sub	sp, #8
3418753c:	af00      	add	r7, sp, #0
3418753e:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34187540:	6878      	ldr	r0, [r7, #4]
34187542:	f7ff fe1b 	bl	3418717c <LL_RCC_SetClockSource>
}
34187546:	bf00      	nop
34187548:	3708      	adds	r7, #8
3418754a:	46bd      	mov	sp, r7
3418754c:	bd80      	pop	{r7, pc}
	...

34187550 <LL_RCC_GetClockSource>:
{
34187550:	b480      	push	{r7}
34187552:	b085      	sub	sp, #20
34187554:	af00      	add	r7, sp, #0
34187556:	6078      	str	r0, [r7, #4]
  const volatile uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CCIPR1) + LL_CLKSOURCE_REG(Periph)));
34187558:	687b      	ldr	r3, [r7, #4]
3418755a:	b2da      	uxtb	r2, r3
3418755c:	4b0e      	ldr	r3, [pc, #56]	@ (34187598 <LL_RCC_GetClockSource+0x48>)
3418755e:	4413      	add	r3, r2
34187560:	60fb      	str	r3, [r7, #12]
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
34187562:	68fb      	ldr	r3, [r7, #12]
34187564:	681a      	ldr	r2, [r3, #0]
34187566:	687b      	ldr	r3, [r7, #4]
34187568:	0e19      	lsrs	r1, r3, #24
3418756a:	687b      	ldr	r3, [r7, #4]
3418756c:	0a1b      	lsrs	r3, r3, #8
3418756e:	f003 031f 	and.w	r3, r3, #31
34187572:	fa01 f303 	lsl.w	r3, r1, r3
34187576:	401a      	ands	r2, r3
34187578:	687b      	ldr	r3, [r7, #4]
3418757a:	0a1b      	lsrs	r3, r3, #8
3418757c:	f003 031f 	and.w	r3, r3, #31
34187580:	fa22 f303 	lsr.w	r3, r2, r3
34187584:	041a      	lsls	r2, r3, #16
34187586:	687b      	ldr	r3, [r7, #4]
34187588:	4313      	orrs	r3, r2
}
3418758a:	4618      	mov	r0, r3
3418758c:	3714      	adds	r7, #20
3418758e:	46bd      	mov	sp, r7
34187590:	f85d 7b04 	ldr.w	r7, [sp], #4
34187594:	4770      	bx	lr
34187596:	bf00      	nop
34187598:	56028144 	.word	0x56028144

3418759c <LL_RCC_GetADCClockSource>:
{
3418759c:	b480      	push	{r7}
3418759e:	b083      	sub	sp, #12
341875a0:	af00      	add	r7, sp, #0
341875a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADC12SEL));
341875a4:	4b05      	ldr	r3, [pc, #20]	@ (341875bc <LL_RCC_GetADCClockSource+0x20>)
341875a6:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
341875aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
341875ae:	4618      	mov	r0, r3
341875b0:	370c      	adds	r7, #12
341875b2:	46bd      	mov	sp, r7
341875b4:	f85d 7b04 	ldr.w	r7, [sp], #4
341875b8:	4770      	bx	lr
341875ba:	bf00      	nop
341875bc:	56028000 	.word	0x56028000

341875c0 <LL_RCC_GetADFClockSource>:
{
341875c0:	b480      	push	{r7}
341875c2:	b083      	sub	sp, #12
341875c4:	af00      	add	r7, sp, #0
341875c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL));
341875c8:	4b05      	ldr	r3, [pc, #20]	@ (341875e0 <LL_RCC_GetADFClockSource+0x20>)
341875ca:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
341875ce:	f003 0307 	and.w	r3, r3, #7
}
341875d2:	4618      	mov	r0, r3
341875d4:	370c      	adds	r7, #12
341875d6:	46bd      	mov	sp, r7
341875d8:	f85d 7b04 	ldr.w	r7, [sp], #4
341875dc:	4770      	bx	lr
341875de:	bf00      	nop
341875e0:	56028000 	.word	0x56028000

341875e4 <LL_RCC_GetCLKPClockSource>:
{
341875e4:	b480      	push	{r7}
341875e6:	b083      	sub	sp, #12
341875e8:	af00      	add	r7, sp, #0
341875ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PERSEL));
341875ec:	4b05      	ldr	r3, [pc, #20]	@ (34187604 <LL_RCC_GetCLKPClockSource+0x20>)
341875ee:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
341875f2:	f003 0307 	and.w	r3, r3, #7
}
341875f6:	4618      	mov	r0, r3
341875f8:	370c      	adds	r7, #12
341875fa:	46bd      	mov	sp, r7
341875fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34187600:	4770      	bx	lr
34187602:	bf00      	nop
34187604:	56028000 	.word	0x56028000

34187608 <LL_RCC_GetDCMIPPClockSource>:
{
34187608:	b480      	push	{r7}
3418760a:	b083      	sub	sp, #12
3418760c:	af00      	add	r7, sp, #0
3418760e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL));
34187610:	4b05      	ldr	r3, [pc, #20]	@ (34187628 <LL_RCC_GetDCMIPPClockSource+0x20>)
34187612:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34187616:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
3418761a:	4618      	mov	r0, r3
3418761c:	370c      	adds	r7, #12
3418761e:	46bd      	mov	sp, r7
34187620:	f85d 7b04 	ldr.w	r7, [sp], #4
34187624:	4770      	bx	lr
34187626:	bf00      	nop
34187628:	56028000 	.word	0x56028000

3418762c <LL_RCC_GetETHClockSource>:
{
3418762c:	b480      	push	{r7}
3418762e:	b083      	sub	sp, #12
34187630:	af00      	add	r7, sp, #0
34187632:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL));
34187634:	4b05      	ldr	r3, [pc, #20]	@ (3418764c <LL_RCC_GetETHClockSource+0x20>)
34187636:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418763a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
}
3418763e:	4618      	mov	r0, r3
34187640:	370c      	adds	r7, #12
34187642:	46bd      	mov	sp, r7
34187644:	f85d 7b04 	ldr.w	r7, [sp], #4
34187648:	4770      	bx	lr
3418764a:	bf00      	nop
3418764c:	56028000 	.word	0x56028000

34187650 <LL_RCC_GetETHPTPClockSource>:
{
34187650:	b480      	push	{r7}
34187652:	b083      	sub	sp, #12
34187654:	af00      	add	r7, sp, #0
34187656:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPSEL));
34187658:	4b05      	ldr	r3, [pc, #20]	@ (34187670 <LL_RCC_GetETHPTPClockSource+0x20>)
3418765a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418765e:	f003 0303 	and.w	r3, r3, #3
}
34187662:	4618      	mov	r0, r3
34187664:	370c      	adds	r7, #12
34187666:	46bd      	mov	sp, r7
34187668:	f85d 7b04 	ldr.w	r7, [sp], #4
3418766c:	4770      	bx	lr
3418766e:	bf00      	nop
34187670:	56028000 	.word	0x56028000

34187674 <LL_RCC_GetFDCANClockSource>:
{
34187674:	b480      	push	{r7}
34187676:	b083      	sub	sp, #12
34187678:	af00      	add	r7, sp, #0
3418767a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL));
3418767c:	4b05      	ldr	r3, [pc, #20]	@ (34187694 <LL_RCC_GetFDCANClockSource+0x20>)
3418767e:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34187682:	f003 0303 	and.w	r3, r3, #3
}
34187686:	4618      	mov	r0, r3
34187688:	370c      	adds	r7, #12
3418768a:	46bd      	mov	sp, r7
3418768c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187690:	4770      	bx	lr
34187692:	bf00      	nop
34187694:	56028000 	.word	0x56028000

34187698 <LL_RCC_GetFMCClockSource>:
{
34187698:	b480      	push	{r7}
3418769a:	b083      	sub	sp, #12
3418769c:	af00      	add	r7, sp, #0
3418769e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FMCSEL));
341876a0:	4b05      	ldr	r3, [pc, #20]	@ (341876b8 <LL_RCC_GetFMCClockSource+0x20>)
341876a2:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
341876a6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
341876aa:	4618      	mov	r0, r3
341876ac:	370c      	adds	r7, #12
341876ae:	46bd      	mov	sp, r7
341876b0:	f85d 7b04 	ldr.w	r7, [sp], #4
341876b4:	4770      	bx	lr
341876b6:	bf00      	nop
341876b8:	56028000 	.word	0x56028000

341876bc <LL_RCC_GetI2CClockSource>:
{
341876bc:	b580      	push	{r7, lr}
341876be:	b082      	sub	sp, #8
341876c0:	af00      	add	r7, sp, #0
341876c2:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
341876c4:	6878      	ldr	r0, [r7, #4]
341876c6:	f7ff ff43 	bl	34187550 <LL_RCC_GetClockSource>
341876ca:	4603      	mov	r3, r0
}
341876cc:	4618      	mov	r0, r3
341876ce:	3708      	adds	r7, #8
341876d0:	46bd      	mov	sp, r7
341876d2:	bd80      	pop	{r7, pc}

341876d4 <LL_RCC_GetI3CClockSource>:
{
341876d4:	b580      	push	{r7, lr}
341876d6:	b082      	sub	sp, #8
341876d8:	af00      	add	r7, sp, #0
341876da:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
341876dc:	6878      	ldr	r0, [r7, #4]
341876de:	f7ff ff37 	bl	34187550 <LL_RCC_GetClockSource>
341876e2:	4603      	mov	r3, r0
}
341876e4:	4618      	mov	r0, r3
341876e6:	3708      	adds	r7, #8
341876e8:	46bd      	mov	sp, r7
341876ea:	bd80      	pop	{r7, pc}

341876ec <LL_RCC_GetLPTIMClockSource>:
{
341876ec:	b580      	push	{r7, lr}
341876ee:	b082      	sub	sp, #8
341876f0:	af00      	add	r7, sp, #0
341876f2:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
341876f4:	6878      	ldr	r0, [r7, #4]
341876f6:	f7ff ff2b 	bl	34187550 <LL_RCC_GetClockSource>
341876fa:	4603      	mov	r3, r0
}
341876fc:	4618      	mov	r0, r3
341876fe:	3708      	adds	r7, #8
34187700:	46bd      	mov	sp, r7
34187702:	bd80      	pop	{r7, pc}

34187704 <LL_RCC_GetLPUARTClockSource>:
{
34187704:	b480      	push	{r7}
34187706:	b083      	sub	sp, #12
34187708:	af00      	add	r7, sp, #0
3418770a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL));
3418770c:	4b05      	ldr	r3, [pc, #20]	@ (34187724 <LL_RCC_GetLPUARTClockSource+0x20>)
3418770e:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34187712:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
34187716:	4618      	mov	r0, r3
34187718:	370c      	adds	r7, #12
3418771a:	46bd      	mov	sp, r7
3418771c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187720:	4770      	bx	lr
34187722:	bf00      	nop
34187724:	56028000 	.word	0x56028000

34187728 <LL_RCC_GetLTDCClockSource>:
{
34187728:	b480      	push	{r7}
3418772a:	b083      	sub	sp, #12
3418772c:	af00      	add	r7, sp, #0
3418772e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL));
34187730:	4b05      	ldr	r3, [pc, #20]	@ (34187748 <LL_RCC_GetLTDCClockSource+0x20>)
34187732:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
34187736:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
}
3418773a:	4618      	mov	r0, r3
3418773c:	370c      	adds	r7, #12
3418773e:	46bd      	mov	sp, r7
34187740:	f85d 7b04 	ldr.w	r7, [sp], #4
34187744:	4770      	bx	lr
34187746:	bf00      	nop
34187748:	56028000 	.word	0x56028000

3418774c <LL_RCC_GetMDFClockSource>:
{
3418774c:	b480      	push	{r7}
3418774e:	b083      	sub	sp, #12
34187750:	af00      	add	r7, sp, #0
34187752:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL));
34187754:	4b05      	ldr	r3, [pc, #20]	@ (3418776c <LL_RCC_GetMDFClockSource+0x20>)
34187756:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
3418775a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
3418775e:	4618      	mov	r0, r3
34187760:	370c      	adds	r7, #12
34187762:	46bd      	mov	sp, r7
34187764:	f85d 7b04 	ldr.w	r7, [sp], #4
34187768:	4770      	bx	lr
3418776a:	bf00      	nop
3418776c:	56028000 	.word	0x56028000

34187770 <LL_RCC_GetPSSIClockSource>:
{
34187770:	b480      	push	{r7}
34187772:	b083      	sub	sp, #12
34187774:	af00      	add	r7, sp, #0
34187776:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PSSISEL));
34187778:	4b05      	ldr	r3, [pc, #20]	@ (34187790 <LL_RCC_GetPSSIClockSource+0x20>)
3418777a:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3418777e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
34187782:	4618      	mov	r0, r3
34187784:	370c      	adds	r7, #12
34187786:	46bd      	mov	sp, r7
34187788:	f85d 7b04 	ldr.w	r7, [sp], #4
3418778c:	4770      	bx	lr
3418778e:	bf00      	nop
34187790:	56028000 	.word	0x56028000

34187794 <LL_RCC_GetSAIClockSource>:
{
34187794:	b580      	push	{r7, lr}
34187796:	b082      	sub	sp, #8
34187798:	af00      	add	r7, sp, #0
3418779a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
3418779c:	6878      	ldr	r0, [r7, #4]
3418779e:	f7ff fed7 	bl	34187550 <LL_RCC_GetClockSource>
341877a2:	4603      	mov	r3, r0
}
341877a4:	4618      	mov	r0, r3
341877a6:	3708      	adds	r7, #8
341877a8:	46bd      	mov	sp, r7
341877aa:	bd80      	pop	{r7, pc}

341877ac <LL_RCC_GetSDMMCClockSource>:
{
341877ac:	b580      	push	{r7, lr}
341877ae:	b082      	sub	sp, #8
341877b0:	af00      	add	r7, sp, #0
341877b2:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
341877b4:	6878      	ldr	r0, [r7, #4]
341877b6:	f7ff fecb 	bl	34187550 <LL_RCC_GetClockSource>
341877ba:	4603      	mov	r3, r0
}
341877bc:	4618      	mov	r0, r3
341877be:	3708      	adds	r7, #8
341877c0:	46bd      	mov	sp, r7
341877c2:	bd80      	pop	{r7, pc}

341877c4 <LL_RCC_GetSPDIFRXClockSource>:
{
341877c4:	b480      	push	{r7}
341877c6:	b083      	sub	sp, #12
341877c8:	af00      	add	r7, sp, #0
341877ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL));
341877cc:	4b05      	ldr	r3, [pc, #20]	@ (341877e4 <LL_RCC_GetSPDIFRXClockSource+0x20>)
341877ce:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
341877d2:	f003 0307 	and.w	r3, r3, #7
}
341877d6:	4618      	mov	r0, r3
341877d8:	370c      	adds	r7, #12
341877da:	46bd      	mov	sp, r7
341877dc:	f85d 7b04 	ldr.w	r7, [sp], #4
341877e0:	4770      	bx	lr
341877e2:	bf00      	nop
341877e4:	56028000 	.word	0x56028000

341877e8 <LL_RCC_GetSPIClockSource>:
{
341877e8:	b580      	push	{r7, lr}
341877ea:	b082      	sub	sp, #8
341877ec:	af00      	add	r7, sp, #0
341877ee:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
341877f0:	6878      	ldr	r0, [r7, #4]
341877f2:	f7ff fead 	bl	34187550 <LL_RCC_GetClockSource>
341877f6:	4603      	mov	r3, r0
}
341877f8:	4618      	mov	r0, r3
341877fa:	3708      	adds	r7, #8
341877fc:	46bd      	mov	sp, r7
341877fe:	bd80      	pop	{r7, pc}

34187800 <LL_RCC_GetUSARTClockSource>:
{
34187800:	b580      	push	{r7, lr}
34187802:	b082      	sub	sp, #8
34187804:	af00      	add	r7, sp, #0
34187806:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34187808:	6878      	ldr	r0, [r7, #4]
3418780a:	f7ff fea1 	bl	34187550 <LL_RCC_GetClockSource>
3418780e:	4603      	mov	r3, r0
}
34187810:	4618      	mov	r0, r3
34187812:	3708      	adds	r7, #8
34187814:	46bd      	mov	sp, r7
34187816:	bd80      	pop	{r7, pc}

34187818 <LL_RCC_GetUARTClockSource>:
{
34187818:	b580      	push	{r7, lr}
3418781a:	b082      	sub	sp, #8
3418781c:	af00      	add	r7, sp, #0
3418781e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34187820:	6878      	ldr	r0, [r7, #4]
34187822:	f7ff fe95 	bl	34187550 <LL_RCC_GetClockSource>
34187826:	4603      	mov	r3, r0
}
34187828:	4618      	mov	r0, r3
3418782a:	3708      	adds	r7, #8
3418782c:	46bd      	mov	sp, r7
3418782e:	bd80      	pop	{r7, pc}

34187830 <LL_RCC_GetUSBClockSource>:
{
34187830:	b580      	push	{r7, lr}
34187832:	b082      	sub	sp, #8
34187834:	af00      	add	r7, sp, #0
34187836:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34187838:	6878      	ldr	r0, [r7, #4]
3418783a:	f7ff fe89 	bl	34187550 <LL_RCC_GetClockSource>
3418783e:	4603      	mov	r3, r0
}
34187840:	4618      	mov	r0, r3
34187842:	3708      	adds	r7, #8
34187844:	46bd      	mov	sp, r7
34187846:	bd80      	pop	{r7, pc}

34187848 <LL_RCC_GetXSPIClockSource>:
{
34187848:	b580      	push	{r7, lr}
3418784a:	b082      	sub	sp, #8
3418784c:	af00      	add	r7, sp, #0
3418784e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34187850:	6878      	ldr	r0, [r7, #4]
34187852:	f7ff fe7d 	bl	34187550 <LL_RCC_GetClockSource>
34187856:	4603      	mov	r3, r0
}
34187858:	4618      	mov	r0, r3
3418785a:	3708      	adds	r7, #8
3418785c:	46bd      	mov	sp, r7
3418785e:	bd80      	pop	{r7, pc}

34187860 <LL_RCC_SetRTCClockSource>:
{
34187860:	b480      	push	{r7}
34187862:	b083      	sub	sp, #12
34187864:	af00      	add	r7, sp, #0
34187866:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCSEL, Source);
34187868:	4b07      	ldr	r3, [pc, #28]	@ (34187888 <LL_RCC_SetRTCClockSource+0x28>)
3418786a:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3418786e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
34187872:	4905      	ldr	r1, [pc, #20]	@ (34187888 <LL_RCC_SetRTCClockSource+0x28>)
34187874:	687b      	ldr	r3, [r7, #4]
34187876:	4313      	orrs	r3, r2
34187878:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
3418787c:	bf00      	nop
3418787e:	370c      	adds	r7, #12
34187880:	46bd      	mov	sp, r7
34187882:	f85d 7b04 	ldr.w	r7, [sp], #4
34187886:	4770      	bx	lr
34187888:	56028000 	.word	0x56028000

3418788c <LL_RCC_GetRTCClockSource>:
{
3418788c:	b480      	push	{r7}
3418788e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCSEL));
34187890:	4b04      	ldr	r3, [pc, #16]	@ (341878a4 <LL_RCC_GetRTCClockSource+0x18>)
34187892:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34187896:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
3418789a:	4618      	mov	r0, r3
3418789c:	46bd      	mov	sp, r7
3418789e:	f85d 7b04 	ldr.w	r7, [sp], #4
341878a2:	4770      	bx	lr
341878a4:	56028000 	.word	0x56028000

341878a8 <LL_RCC_SetRTC_HSEPrescaler>:
{
341878a8:	b480      	push	{r7}
341878aa:	b083      	sub	sp, #12
341878ac:	af00      	add	r7, sp, #0
341878ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCPRE, Prescaler);
341878b0:	4b07      	ldr	r3, [pc, #28]	@ (341878d0 <LL_RCC_SetRTC_HSEPrescaler+0x28>)
341878b2:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
341878b6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
341878ba:	4905      	ldr	r1, [pc, #20]	@ (341878d0 <LL_RCC_SetRTC_HSEPrescaler+0x28>)
341878bc:	687b      	ldr	r3, [r7, #4]
341878be:	4313      	orrs	r3, r2
341878c0:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
341878c4:	bf00      	nop
341878c6:	370c      	adds	r7, #12
341878c8:	46bd      	mov	sp, r7
341878ca:	f85d 7b04 	ldr.w	r7, [sp], #4
341878ce:	4770      	bx	lr
341878d0:	56028000 	.word	0x56028000

341878d4 <LL_RCC_SetTIMPrescaler>:
{
341878d4:	b480      	push	{r7}
341878d6:	b083      	sub	sp, #12
341878d8:	af00      	add	r7, sp, #0
341878da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_TIMPRE, Prescaler << RCC_CFGR2_TIMPRE_Pos);
341878dc:	4b07      	ldr	r3, [pc, #28]	@ (341878fc <LL_RCC_SetTIMPrescaler+0x28>)
341878de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341878e0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
341878e4:	687b      	ldr	r3, [r7, #4]
341878e6:	061b      	lsls	r3, r3, #24
341878e8:	4904      	ldr	r1, [pc, #16]	@ (341878fc <LL_RCC_SetTIMPrescaler+0x28>)
341878ea:	4313      	orrs	r3, r2
341878ec:	624b      	str	r3, [r1, #36]	@ 0x24
}
341878ee:	bf00      	nop
341878f0:	370c      	adds	r7, #12
341878f2:	46bd      	mov	sp, r7
341878f4:	f85d 7b04 	ldr.w	r7, [sp], #4
341878f8:	4770      	bx	lr
341878fa:	bf00      	nop
341878fc:	56028000 	.word	0x56028000

34187900 <LL_RCC_GetTIMPrescaler>:
{
34187900:	b480      	push	{r7}
34187902:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_TIMPRE) >> RCC_CFGR2_TIMPRE_Pos);
34187904:	4b04      	ldr	r3, [pc, #16]	@ (34187918 <LL_RCC_GetTIMPrescaler+0x18>)
34187906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34187908:	0e1b      	lsrs	r3, r3, #24
3418790a:	f003 0303 	and.w	r3, r3, #3
}
3418790e:	4618      	mov	r0, r3
34187910:	46bd      	mov	sp, r7
34187912:	f85d 7b04 	ldr.w	r7, [sp], #4
34187916:	4770      	bx	lr
34187918:	56028000 	.word	0x56028000

3418791c <LL_RCC_PLL1_GetSource>:
{
3418791c:	b480      	push	{r7}
3418791e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
34187920:	4b04      	ldr	r3, [pc, #16]	@ (34187934 <LL_RCC_PLL1_GetSource+0x18>)
34187922:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34187926:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
3418792a:	4618      	mov	r0, r3
3418792c:	46bd      	mov	sp, r7
3418792e:	f85d 7b04 	ldr.w	r7, [sp], #4
34187932:	4770      	bx	lr
34187934:	56028000 	.word	0x56028000

34187938 <LL_RCC_PLL1_IsReady>:
{
34187938:	b480      	push	{r7}
3418793a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
3418793c:	4b07      	ldr	r3, [pc, #28]	@ (3418795c <LL_RCC_PLL1_IsReady+0x24>)
3418793e:	685b      	ldr	r3, [r3, #4]
34187940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34187944:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34187948:	d101      	bne.n	3418794e <LL_RCC_PLL1_IsReady+0x16>
3418794a:	2301      	movs	r3, #1
3418794c:	e000      	b.n	34187950 <LL_RCC_PLL1_IsReady+0x18>
3418794e:	2300      	movs	r3, #0
}
34187950:	4618      	mov	r0, r3
34187952:	46bd      	mov	sp, r7
34187954:	f85d 7b04 	ldr.w	r7, [sp], #4
34187958:	4770      	bx	lr
3418795a:	bf00      	nop
3418795c:	56028000 	.word	0x56028000

34187960 <LL_RCC_PLL1_IsEnabledBypass>:
{
34187960:	b480      	push	{r7}
34187962:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
34187964:	4b07      	ldr	r3, [pc, #28]	@ (34187984 <LL_RCC_PLL1_IsEnabledBypass+0x24>)
34187966:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418796a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418796e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34187972:	d101      	bne.n	34187978 <LL_RCC_PLL1_IsEnabledBypass+0x18>
34187974:	2301      	movs	r3, #1
34187976:	e000      	b.n	3418797a <LL_RCC_PLL1_IsEnabledBypass+0x1a>
34187978:	2300      	movs	r3, #0
}
3418797a:	4618      	mov	r0, r3
3418797c:	46bd      	mov	sp, r7
3418797e:	f85d 7b04 	ldr.w	r7, [sp], #4
34187982:	4770      	bx	lr
34187984:	56028000 	.word	0x56028000

34187988 <LL_RCC_PLL1_GetN>:
{
34187988:	b480      	push	{r7}
3418798a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVN) >> RCC_PLL1CFGR1_PLL1DIVN_Pos));
3418798c:	4b05      	ldr	r3, [pc, #20]	@ (341879a4 <LL_RCC_PLL1_GetN+0x1c>)
3418798e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34187992:	0a1b      	lsrs	r3, r3, #8
34187994:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34187998:	4618      	mov	r0, r3
3418799a:	46bd      	mov	sp, r7
3418799c:	f85d 7b04 	ldr.w	r7, [sp], #4
341879a0:	4770      	bx	lr
341879a2:	bf00      	nop
341879a4:	56028000 	.word	0x56028000

341879a8 <LL_RCC_PLL1_GetM>:
{
341879a8:	b480      	push	{r7}
341879aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVM) >> RCC_PLL1CFGR1_PLL1DIVM_Pos);
341879ac:	4b05      	ldr	r3, [pc, #20]	@ (341879c4 <LL_RCC_PLL1_GetM+0x1c>)
341879ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
341879b2:	0d1b      	lsrs	r3, r3, #20
341879b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
341879b8:	4618      	mov	r0, r3
341879ba:	46bd      	mov	sp, r7
341879bc:	f85d 7b04 	ldr.w	r7, [sp], #4
341879c0:	4770      	bx	lr
341879c2:	bf00      	nop
341879c4:	56028000 	.word	0x56028000

341879c8 <LL_RCC_PLL1_GetP1>:
{
341879c8:	b480      	push	{r7}
341879ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV1) >> RCC_PLL1CFGR3_PLL1PDIV1_Pos);
341879cc:	4b05      	ldr	r3, [pc, #20]	@ (341879e4 <LL_RCC_PLL1_GetP1+0x1c>)
341879ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
341879d2:	0edb      	lsrs	r3, r3, #27
341879d4:	f003 0307 	and.w	r3, r3, #7
}
341879d8:	4618      	mov	r0, r3
341879da:	46bd      	mov	sp, r7
341879dc:	f85d 7b04 	ldr.w	r7, [sp], #4
341879e0:	4770      	bx	lr
341879e2:	bf00      	nop
341879e4:	56028000 	.word	0x56028000

341879e8 <LL_RCC_PLL1_GetP2>:
{
341879e8:	b480      	push	{r7}
341879ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV2) >> RCC_PLL1CFGR3_PLL1PDIV2_Pos);
341879ec:	4b05      	ldr	r3, [pc, #20]	@ (34187a04 <LL_RCC_PLL1_GetP2+0x1c>)
341879ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
341879f2:	0e1b      	lsrs	r3, r3, #24
341879f4:	f003 0307 	and.w	r3, r3, #7
}
341879f8:	4618      	mov	r0, r3
341879fa:	46bd      	mov	sp, r7
341879fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34187a00:	4770      	bx	lr
34187a02:	bf00      	nop
34187a04:	56028000 	.word	0x56028000

34187a08 <LL_RCC_PLL1P_IsEnabled>:
{
34187a08:	b480      	push	{r7}
34187a0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIVEN) == RCC_PLL1CFGR3_PLL1PDIVEN) ? 1UL : 0UL);
34187a0c:	4b07      	ldr	r3, [pc, #28]	@ (34187a2c <LL_RCC_PLL1P_IsEnabled+0x24>)
34187a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34187a12:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34187a16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34187a1a:	d101      	bne.n	34187a20 <LL_RCC_PLL1P_IsEnabled+0x18>
34187a1c:	2301      	movs	r3, #1
34187a1e:	e000      	b.n	34187a22 <LL_RCC_PLL1P_IsEnabled+0x1a>
34187a20:	2300      	movs	r3, #0
}
34187a22:	4618      	mov	r0, r3
34187a24:	46bd      	mov	sp, r7
34187a26:	f85d 7b04 	ldr.w	r7, [sp], #4
34187a2a:	4770      	bx	lr
34187a2c:	56028000 	.word	0x56028000

34187a30 <LL_RCC_PLL1_GetFRACN>:
{
34187a30:	b480      	push	{r7}
34187a32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >> RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);
34187a34:	4b04      	ldr	r3, [pc, #16]	@ (34187a48 <LL_RCC_PLL1_GetFRACN+0x18>)
34187a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34187a3a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34187a3e:	4618      	mov	r0, r3
34187a40:	46bd      	mov	sp, r7
34187a42:	f85d 7b04 	ldr.w	r7, [sp], #4
34187a46:	4770      	bx	lr
34187a48:	56028000 	.word	0x56028000

34187a4c <LL_RCC_PLL2_GetSource>:
{
34187a4c:	b480      	push	{r7}
34187a4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
34187a50:	4b04      	ldr	r3, [pc, #16]	@ (34187a64 <LL_RCC_PLL2_GetSource+0x18>)
34187a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34187a56:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34187a5a:	4618      	mov	r0, r3
34187a5c:	46bd      	mov	sp, r7
34187a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
34187a62:	4770      	bx	lr
34187a64:	56028000 	.word	0x56028000

34187a68 <LL_RCC_PLL2_IsReady>:
{
34187a68:	b480      	push	{r7}
34187a6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
34187a6c:	4b07      	ldr	r3, [pc, #28]	@ (34187a8c <LL_RCC_PLL2_IsReady+0x24>)
34187a6e:	685b      	ldr	r3, [r3, #4]
34187a70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34187a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34187a78:	d101      	bne.n	34187a7e <LL_RCC_PLL2_IsReady+0x16>
34187a7a:	2301      	movs	r3, #1
34187a7c:	e000      	b.n	34187a80 <LL_RCC_PLL2_IsReady+0x18>
34187a7e:	2300      	movs	r3, #0
}
34187a80:	4618      	mov	r0, r3
34187a82:	46bd      	mov	sp, r7
34187a84:	f85d 7b04 	ldr.w	r7, [sp], #4
34187a88:	4770      	bx	lr
34187a8a:	bf00      	nop
34187a8c:	56028000 	.word	0x56028000

34187a90 <LL_RCC_PLL2_IsEnabledBypass>:
{
34187a90:	b480      	push	{r7}
34187a92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
34187a94:	4b07      	ldr	r3, [pc, #28]	@ (34187ab4 <LL_RCC_PLL2_IsEnabledBypass+0x24>)
34187a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34187a9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34187a9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34187aa2:	d101      	bne.n	34187aa8 <LL_RCC_PLL2_IsEnabledBypass+0x18>
34187aa4:	2301      	movs	r3, #1
34187aa6:	e000      	b.n	34187aaa <LL_RCC_PLL2_IsEnabledBypass+0x1a>
34187aa8:	2300      	movs	r3, #0
}
34187aaa:	4618      	mov	r0, r3
34187aac:	46bd      	mov	sp, r7
34187aae:	f85d 7b04 	ldr.w	r7, [sp], #4
34187ab2:	4770      	bx	lr
34187ab4:	56028000 	.word	0x56028000

34187ab8 <LL_RCC_PLL2_GetN>:
{
34187ab8:	b480      	push	{r7}
34187aba:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVN) >> RCC_PLL2CFGR1_PLL2DIVN_Pos));
34187abc:	4b05      	ldr	r3, [pc, #20]	@ (34187ad4 <LL_RCC_PLL2_GetN+0x1c>)
34187abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34187ac2:	0a1b      	lsrs	r3, r3, #8
34187ac4:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34187ac8:	4618      	mov	r0, r3
34187aca:	46bd      	mov	sp, r7
34187acc:	f85d 7b04 	ldr.w	r7, [sp], #4
34187ad0:	4770      	bx	lr
34187ad2:	bf00      	nop
34187ad4:	56028000 	.word	0x56028000

34187ad8 <LL_RCC_PLL2_GetM>:
{
34187ad8:	b480      	push	{r7}
34187ada:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVM) >> RCC_PLL2CFGR1_PLL2DIVM_Pos);
34187adc:	4b05      	ldr	r3, [pc, #20]	@ (34187af4 <LL_RCC_PLL2_GetM+0x1c>)
34187ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34187ae2:	0d1b      	lsrs	r3, r3, #20
34187ae4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34187ae8:	4618      	mov	r0, r3
34187aea:	46bd      	mov	sp, r7
34187aec:	f85d 7b04 	ldr.w	r7, [sp], #4
34187af0:	4770      	bx	lr
34187af2:	bf00      	nop
34187af4:	56028000 	.word	0x56028000

34187af8 <LL_RCC_PLL2_GetP1>:
{
34187af8:	b480      	push	{r7}
34187afa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV1) >> RCC_PLL2CFGR3_PLL2PDIV1_Pos);
34187afc:	4b05      	ldr	r3, [pc, #20]	@ (34187b14 <LL_RCC_PLL2_GetP1+0x1c>)
34187afe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34187b02:	0edb      	lsrs	r3, r3, #27
34187b04:	f003 0307 	and.w	r3, r3, #7
}
34187b08:	4618      	mov	r0, r3
34187b0a:	46bd      	mov	sp, r7
34187b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187b10:	4770      	bx	lr
34187b12:	bf00      	nop
34187b14:	56028000 	.word	0x56028000

34187b18 <LL_RCC_PLL2_GetP2>:
{
34187b18:	b480      	push	{r7}
34187b1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV2) >> RCC_PLL2CFGR3_PLL2PDIV2_Pos);
34187b1c:	4b05      	ldr	r3, [pc, #20]	@ (34187b34 <LL_RCC_PLL2_GetP2+0x1c>)
34187b1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34187b22:	0e1b      	lsrs	r3, r3, #24
34187b24:	f003 0307 	and.w	r3, r3, #7
}
34187b28:	4618      	mov	r0, r3
34187b2a:	46bd      	mov	sp, r7
34187b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187b30:	4770      	bx	lr
34187b32:	bf00      	nop
34187b34:	56028000 	.word	0x56028000

34187b38 <LL_RCC_PLL2P_IsEnabled>:
{
34187b38:	b480      	push	{r7}
34187b3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIVEN) == RCC_PLL2CFGR3_PLL2PDIVEN) ? 1UL : 0UL);
34187b3c:	4b07      	ldr	r3, [pc, #28]	@ (34187b5c <LL_RCC_PLL2P_IsEnabled+0x24>)
34187b3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34187b42:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34187b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34187b4a:	d101      	bne.n	34187b50 <LL_RCC_PLL2P_IsEnabled+0x18>
34187b4c:	2301      	movs	r3, #1
34187b4e:	e000      	b.n	34187b52 <LL_RCC_PLL2P_IsEnabled+0x1a>
34187b50:	2300      	movs	r3, #0
}
34187b52:	4618      	mov	r0, r3
34187b54:	46bd      	mov	sp, r7
34187b56:	f85d 7b04 	ldr.w	r7, [sp], #4
34187b5a:	4770      	bx	lr
34187b5c:	56028000 	.word	0x56028000

34187b60 <LL_RCC_PLL2_GetFRACN>:
{
34187b60:	b480      	push	{r7}
34187b62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >> RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos);
34187b64:	4b04      	ldr	r3, [pc, #16]	@ (34187b78 <LL_RCC_PLL2_GetFRACN+0x18>)
34187b66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34187b6a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34187b6e:	4618      	mov	r0, r3
34187b70:	46bd      	mov	sp, r7
34187b72:	f85d 7b04 	ldr.w	r7, [sp], #4
34187b76:	4770      	bx	lr
34187b78:	56028000 	.word	0x56028000

34187b7c <LL_RCC_PLL3_GetSource>:
{
34187b7c:	b480      	push	{r7}
34187b7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
34187b80:	4b04      	ldr	r3, [pc, #16]	@ (34187b94 <LL_RCC_PLL3_GetSource+0x18>)
34187b82:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34187b86:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34187b8a:	4618      	mov	r0, r3
34187b8c:	46bd      	mov	sp, r7
34187b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
34187b92:	4770      	bx	lr
34187b94:	56028000 	.word	0x56028000

34187b98 <LL_RCC_PLL3_IsReady>:
{
34187b98:	b480      	push	{r7}
34187b9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
34187b9c:	4b07      	ldr	r3, [pc, #28]	@ (34187bbc <LL_RCC_PLL3_IsReady+0x24>)
34187b9e:	685b      	ldr	r3, [r3, #4]
34187ba0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34187ba4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34187ba8:	d101      	bne.n	34187bae <LL_RCC_PLL3_IsReady+0x16>
34187baa:	2301      	movs	r3, #1
34187bac:	e000      	b.n	34187bb0 <LL_RCC_PLL3_IsReady+0x18>
34187bae:	2300      	movs	r3, #0
}
34187bb0:	4618      	mov	r0, r3
34187bb2:	46bd      	mov	sp, r7
34187bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
34187bb8:	4770      	bx	lr
34187bba:	bf00      	nop
34187bbc:	56028000 	.word	0x56028000

34187bc0 <LL_RCC_PLL3_IsEnabledBypass>:
{
34187bc0:	b480      	push	{r7}
34187bc2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
34187bc4:	4b07      	ldr	r3, [pc, #28]	@ (34187be4 <LL_RCC_PLL3_IsEnabledBypass+0x24>)
34187bc6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34187bca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34187bce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34187bd2:	d101      	bne.n	34187bd8 <LL_RCC_PLL3_IsEnabledBypass+0x18>
34187bd4:	2301      	movs	r3, #1
34187bd6:	e000      	b.n	34187bda <LL_RCC_PLL3_IsEnabledBypass+0x1a>
34187bd8:	2300      	movs	r3, #0
}
34187bda:	4618      	mov	r0, r3
34187bdc:	46bd      	mov	sp, r7
34187bde:	f85d 7b04 	ldr.w	r7, [sp], #4
34187be2:	4770      	bx	lr
34187be4:	56028000 	.word	0x56028000

34187be8 <LL_RCC_PLL3_GetN>:
{
34187be8:	b480      	push	{r7}
34187bea:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVN) >> RCC_PLL3CFGR1_PLL3DIVN_Pos));
34187bec:	4b05      	ldr	r3, [pc, #20]	@ (34187c04 <LL_RCC_PLL3_GetN+0x1c>)
34187bee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34187bf2:	0a1b      	lsrs	r3, r3, #8
34187bf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34187bf8:	4618      	mov	r0, r3
34187bfa:	46bd      	mov	sp, r7
34187bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
34187c00:	4770      	bx	lr
34187c02:	bf00      	nop
34187c04:	56028000 	.word	0x56028000

34187c08 <LL_RCC_PLL3_GetM>:
{
34187c08:	b480      	push	{r7}
34187c0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVM) >> RCC_PLL3CFGR1_PLL3DIVM_Pos);
34187c0c:	4b05      	ldr	r3, [pc, #20]	@ (34187c24 <LL_RCC_PLL3_GetM+0x1c>)
34187c0e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34187c12:	0d1b      	lsrs	r3, r3, #20
34187c14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34187c18:	4618      	mov	r0, r3
34187c1a:	46bd      	mov	sp, r7
34187c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187c20:	4770      	bx	lr
34187c22:	bf00      	nop
34187c24:	56028000 	.word	0x56028000

34187c28 <LL_RCC_PLL3_GetP1>:
{
34187c28:	b480      	push	{r7}
34187c2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV1) >> RCC_PLL3CFGR3_PLL3PDIV1_Pos);
34187c2c:	4b05      	ldr	r3, [pc, #20]	@ (34187c44 <LL_RCC_PLL3_GetP1+0x1c>)
34187c2e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34187c32:	0edb      	lsrs	r3, r3, #27
34187c34:	f003 0307 	and.w	r3, r3, #7
}
34187c38:	4618      	mov	r0, r3
34187c3a:	46bd      	mov	sp, r7
34187c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187c40:	4770      	bx	lr
34187c42:	bf00      	nop
34187c44:	56028000 	.word	0x56028000

34187c48 <LL_RCC_PLL3_GetP2>:
{
34187c48:	b480      	push	{r7}
34187c4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV2) >> RCC_PLL3CFGR3_PLL3PDIV2_Pos);
34187c4c:	4b05      	ldr	r3, [pc, #20]	@ (34187c64 <LL_RCC_PLL3_GetP2+0x1c>)
34187c4e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34187c52:	0e1b      	lsrs	r3, r3, #24
34187c54:	f003 0307 	and.w	r3, r3, #7
}
34187c58:	4618      	mov	r0, r3
34187c5a:	46bd      	mov	sp, r7
34187c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187c60:	4770      	bx	lr
34187c62:	bf00      	nop
34187c64:	56028000 	.word	0x56028000

34187c68 <LL_RCC_PLL3P_IsEnabled>:
{
34187c68:	b480      	push	{r7}
34187c6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIVEN) == RCC_PLL3CFGR3_PLL3PDIVEN) ? 1UL : 0UL);
34187c6c:	4b07      	ldr	r3, [pc, #28]	@ (34187c8c <LL_RCC_PLL3P_IsEnabled+0x24>)
34187c6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34187c72:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34187c76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34187c7a:	d101      	bne.n	34187c80 <LL_RCC_PLL3P_IsEnabled+0x18>
34187c7c:	2301      	movs	r3, #1
34187c7e:	e000      	b.n	34187c82 <LL_RCC_PLL3P_IsEnabled+0x1a>
34187c80:	2300      	movs	r3, #0
}
34187c82:	4618      	mov	r0, r3
34187c84:	46bd      	mov	sp, r7
34187c86:	f85d 7b04 	ldr.w	r7, [sp], #4
34187c8a:	4770      	bx	lr
34187c8c:	56028000 	.word	0x56028000

34187c90 <LL_RCC_PLL3_GetFRACN>:
{
34187c90:	b480      	push	{r7}
34187c92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >> RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos);
34187c94:	4b04      	ldr	r3, [pc, #16]	@ (34187ca8 <LL_RCC_PLL3_GetFRACN+0x18>)
34187c96:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34187c9a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34187c9e:	4618      	mov	r0, r3
34187ca0:	46bd      	mov	sp, r7
34187ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
34187ca6:	4770      	bx	lr
34187ca8:	56028000 	.word	0x56028000

34187cac <LL_RCC_PLL4_GetSource>:
{
34187cac:	b480      	push	{r7}
34187cae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
34187cb0:	4b04      	ldr	r3, [pc, #16]	@ (34187cc4 <LL_RCC_PLL4_GetSource+0x18>)
34187cb2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34187cb6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34187cba:	4618      	mov	r0, r3
34187cbc:	46bd      	mov	sp, r7
34187cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
34187cc2:	4770      	bx	lr
34187cc4:	56028000 	.word	0x56028000

34187cc8 <LL_RCC_PLL4_IsReady>:
{
34187cc8:	b480      	push	{r7}
34187cca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
34187ccc:	4b07      	ldr	r3, [pc, #28]	@ (34187cec <LL_RCC_PLL4_IsReady+0x24>)
34187cce:	685b      	ldr	r3, [r3, #4]
34187cd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34187cd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34187cd8:	d101      	bne.n	34187cde <LL_RCC_PLL4_IsReady+0x16>
34187cda:	2301      	movs	r3, #1
34187cdc:	e000      	b.n	34187ce0 <LL_RCC_PLL4_IsReady+0x18>
34187cde:	2300      	movs	r3, #0
}
34187ce0:	4618      	mov	r0, r3
34187ce2:	46bd      	mov	sp, r7
34187ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
34187ce8:	4770      	bx	lr
34187cea:	bf00      	nop
34187cec:	56028000 	.word	0x56028000

34187cf0 <LL_RCC_PLL4_IsEnabledBypass>:
{
34187cf0:	b480      	push	{r7}
34187cf2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
34187cf4:	4b07      	ldr	r3, [pc, #28]	@ (34187d14 <LL_RCC_PLL4_IsEnabledBypass+0x24>)
34187cf6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34187cfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34187cfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34187d02:	d101      	bne.n	34187d08 <LL_RCC_PLL4_IsEnabledBypass+0x18>
34187d04:	2301      	movs	r3, #1
34187d06:	e000      	b.n	34187d0a <LL_RCC_PLL4_IsEnabledBypass+0x1a>
34187d08:	2300      	movs	r3, #0
}
34187d0a:	4618      	mov	r0, r3
34187d0c:	46bd      	mov	sp, r7
34187d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
34187d12:	4770      	bx	lr
34187d14:	56028000 	.word	0x56028000

34187d18 <LL_RCC_PLL4_GetN>:
{
34187d18:	b480      	push	{r7}
34187d1a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVN) >> RCC_PLL4CFGR1_PLL4DIVN_Pos));
34187d1c:	4b05      	ldr	r3, [pc, #20]	@ (34187d34 <LL_RCC_PLL4_GetN+0x1c>)
34187d1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34187d22:	0a1b      	lsrs	r3, r3, #8
34187d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34187d28:	4618      	mov	r0, r3
34187d2a:	46bd      	mov	sp, r7
34187d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187d30:	4770      	bx	lr
34187d32:	bf00      	nop
34187d34:	56028000 	.word	0x56028000

34187d38 <LL_RCC_PLL4_GetM>:
{
34187d38:	b480      	push	{r7}
34187d3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVM) >> RCC_PLL4CFGR1_PLL4DIVM_Pos);
34187d3c:	4b05      	ldr	r3, [pc, #20]	@ (34187d54 <LL_RCC_PLL4_GetM+0x1c>)
34187d3e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34187d42:	0d1b      	lsrs	r3, r3, #20
34187d44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34187d48:	4618      	mov	r0, r3
34187d4a:	46bd      	mov	sp, r7
34187d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187d50:	4770      	bx	lr
34187d52:	bf00      	nop
34187d54:	56028000 	.word	0x56028000

34187d58 <LL_RCC_PLL4_GetP1>:
{
34187d58:	b480      	push	{r7}
34187d5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV1) >> RCC_PLL4CFGR3_PLL4PDIV1_Pos);
34187d5c:	4b05      	ldr	r3, [pc, #20]	@ (34187d74 <LL_RCC_PLL4_GetP1+0x1c>)
34187d5e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34187d62:	0edb      	lsrs	r3, r3, #27
34187d64:	f003 0307 	and.w	r3, r3, #7
}
34187d68:	4618      	mov	r0, r3
34187d6a:	46bd      	mov	sp, r7
34187d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187d70:	4770      	bx	lr
34187d72:	bf00      	nop
34187d74:	56028000 	.word	0x56028000

34187d78 <LL_RCC_PLL4_GetP2>:
{
34187d78:	b480      	push	{r7}
34187d7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV2) >> RCC_PLL4CFGR3_PLL4PDIV2_Pos);
34187d7c:	4b05      	ldr	r3, [pc, #20]	@ (34187d94 <LL_RCC_PLL4_GetP2+0x1c>)
34187d7e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34187d82:	0e1b      	lsrs	r3, r3, #24
34187d84:	f003 0307 	and.w	r3, r3, #7
}
34187d88:	4618      	mov	r0, r3
34187d8a:	46bd      	mov	sp, r7
34187d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187d90:	4770      	bx	lr
34187d92:	bf00      	nop
34187d94:	56028000 	.word	0x56028000

34187d98 <LL_RCC_PLL4P_IsEnabled>:
{
34187d98:	b480      	push	{r7}
34187d9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIVEN) == RCC_PLL4CFGR3_PLL4PDIVEN) ? 1UL : 0UL);
34187d9c:	4b07      	ldr	r3, [pc, #28]	@ (34187dbc <LL_RCC_PLL4P_IsEnabled+0x24>)
34187d9e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34187da2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34187da6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34187daa:	d101      	bne.n	34187db0 <LL_RCC_PLL4P_IsEnabled+0x18>
34187dac:	2301      	movs	r3, #1
34187dae:	e000      	b.n	34187db2 <LL_RCC_PLL4P_IsEnabled+0x1a>
34187db0:	2300      	movs	r3, #0
}
34187db2:	4618      	mov	r0, r3
34187db4:	46bd      	mov	sp, r7
34187db6:	f85d 7b04 	ldr.w	r7, [sp], #4
34187dba:	4770      	bx	lr
34187dbc:	56028000 	.word	0x56028000

34187dc0 <LL_RCC_PLL4_GetFRACN>:
{
34187dc0:	b480      	push	{r7}
34187dc2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >> RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos);
34187dc4:	4b04      	ldr	r3, [pc, #16]	@ (34187dd8 <LL_RCC_PLL4_GetFRACN+0x18>)
34187dc6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34187dca:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34187dce:	4618      	mov	r0, r3
34187dd0:	46bd      	mov	sp, r7
34187dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
34187dd6:	4770      	bx	lr
34187dd8:	56028000 	.word	0x56028000

34187ddc <LL_RCC_IC3_Enable>:
{
34187ddc:	b480      	push	{r7}
34187dde:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC3ENS);
34187de0:	4b04      	ldr	r3, [pc, #16]	@ (34187df4 <LL_RCC_IC3_Enable+0x18>)
34187de2:	2204      	movs	r2, #4
34187de4:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34187de8:	bf00      	nop
34187dea:	46bd      	mov	sp, r7
34187dec:	f85d 7b04 	ldr.w	r7, [sp], #4
34187df0:	4770      	bx	lr
34187df2:	bf00      	nop
34187df4:	56028000 	.word	0x56028000

34187df8 <LL_RCC_IC3_IsEnabled>:
{
34187df8:	b480      	push	{r7}
34187dfa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC3EN) == RCC_DIVENR_IC3EN) ? 1UL : 0UL);
34187dfc:	4b07      	ldr	r3, [pc, #28]	@ (34187e1c <LL_RCC_IC3_IsEnabled+0x24>)
34187dfe:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34187e02:	f003 0304 	and.w	r3, r3, #4
34187e06:	2b04      	cmp	r3, #4
34187e08:	d101      	bne.n	34187e0e <LL_RCC_IC3_IsEnabled+0x16>
34187e0a:	2301      	movs	r3, #1
34187e0c:	e000      	b.n	34187e10 <LL_RCC_IC3_IsEnabled+0x18>
34187e0e:	2300      	movs	r3, #0
}
34187e10:	4618      	mov	r0, r3
34187e12:	46bd      	mov	sp, r7
34187e14:	f85d 7b04 	ldr.w	r7, [sp], #4
34187e18:	4770      	bx	lr
34187e1a:	bf00      	nop
34187e1c:	56028000 	.word	0x56028000

34187e20 <LL_RCC_IC3_GetSource>:
{
34187e20:	b480      	push	{r7}
34187e22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL));
34187e24:	4b04      	ldr	r3, [pc, #16]	@ (34187e38 <LL_RCC_IC3_GetSource+0x18>)
34187e26:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34187e2a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34187e2e:	4618      	mov	r0, r3
34187e30:	46bd      	mov	sp, r7
34187e32:	f85d 7b04 	ldr.w	r7, [sp], #4
34187e36:	4770      	bx	lr
34187e38:	56028000 	.word	0x56028000

34187e3c <LL_RCC_IC3_GetDivider>:
{
34187e3c:	b480      	push	{r7}
34187e3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3INT) >> RCC_IC3CFGR_IC3INT_Pos) + 1UL);
34187e40:	4b05      	ldr	r3, [pc, #20]	@ (34187e58 <LL_RCC_IC3_GetDivider+0x1c>)
34187e42:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34187e46:	0c1b      	lsrs	r3, r3, #16
34187e48:	b2db      	uxtb	r3, r3
34187e4a:	3301      	adds	r3, #1
}
34187e4c:	4618      	mov	r0, r3
34187e4e:	46bd      	mov	sp, r7
34187e50:	f85d 7b04 	ldr.w	r7, [sp], #4
34187e54:	4770      	bx	lr
34187e56:	bf00      	nop
34187e58:	56028000 	.word	0x56028000

34187e5c <LL_RCC_IC4_Enable>:
{
34187e5c:	b480      	push	{r7}
34187e5e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
34187e60:	4b04      	ldr	r3, [pc, #16]	@ (34187e74 <LL_RCC_IC4_Enable+0x18>)
34187e62:	2208      	movs	r2, #8
34187e64:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34187e68:	bf00      	nop
34187e6a:	46bd      	mov	sp, r7
34187e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187e70:	4770      	bx	lr
34187e72:	bf00      	nop
34187e74:	56028000 	.word	0x56028000

34187e78 <LL_RCC_IC4_IsEnabled>:
{
34187e78:	b480      	push	{r7}
34187e7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC4EN) == RCC_DIVENR_IC4EN) ? 1UL : 0UL);
34187e7c:	4b07      	ldr	r3, [pc, #28]	@ (34187e9c <LL_RCC_IC4_IsEnabled+0x24>)
34187e7e:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34187e82:	f003 0308 	and.w	r3, r3, #8
34187e86:	2b08      	cmp	r3, #8
34187e88:	d101      	bne.n	34187e8e <LL_RCC_IC4_IsEnabled+0x16>
34187e8a:	2301      	movs	r3, #1
34187e8c:	e000      	b.n	34187e90 <LL_RCC_IC4_IsEnabled+0x18>
34187e8e:	2300      	movs	r3, #0
}
34187e90:	4618      	mov	r0, r3
34187e92:	46bd      	mov	sp, r7
34187e94:	f85d 7b04 	ldr.w	r7, [sp], #4
34187e98:	4770      	bx	lr
34187e9a:	bf00      	nop
34187e9c:	56028000 	.word	0x56028000

34187ea0 <LL_RCC_IC4_GetSource>:
{
34187ea0:	b480      	push	{r7}
34187ea2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
34187ea4:	4b04      	ldr	r3, [pc, #16]	@ (34187eb8 <LL_RCC_IC4_GetSource+0x18>)
34187ea6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34187eaa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34187eae:	4618      	mov	r0, r3
34187eb0:	46bd      	mov	sp, r7
34187eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
34187eb6:	4770      	bx	lr
34187eb8:	56028000 	.word	0x56028000

34187ebc <LL_RCC_IC4_GetDivider>:
{
34187ebc:	b480      	push	{r7}
34187ebe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
34187ec0:	4b05      	ldr	r3, [pc, #20]	@ (34187ed8 <LL_RCC_IC4_GetDivider+0x1c>)
34187ec2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34187ec6:	0c1b      	lsrs	r3, r3, #16
34187ec8:	b2db      	uxtb	r3, r3
34187eca:	3301      	adds	r3, #1
}
34187ecc:	4618      	mov	r0, r3
34187ece:	46bd      	mov	sp, r7
34187ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
34187ed4:	4770      	bx	lr
34187ed6:	bf00      	nop
34187ed8:	56028000 	.word	0x56028000

34187edc <LL_RCC_IC5_Enable>:
{
34187edc:	b480      	push	{r7}
34187ede:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC5ENS);
34187ee0:	4b04      	ldr	r3, [pc, #16]	@ (34187ef4 <LL_RCC_IC5_Enable+0x18>)
34187ee2:	2210      	movs	r2, #16
34187ee4:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34187ee8:	bf00      	nop
34187eea:	46bd      	mov	sp, r7
34187eec:	f85d 7b04 	ldr.w	r7, [sp], #4
34187ef0:	4770      	bx	lr
34187ef2:	bf00      	nop
34187ef4:	56028000 	.word	0x56028000

34187ef8 <LL_RCC_IC5_IsEnabled>:
{
34187ef8:	b480      	push	{r7}
34187efa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC5EN) == RCC_DIVENR_IC5EN) ? 1UL : 0UL);
34187efc:	4b07      	ldr	r3, [pc, #28]	@ (34187f1c <LL_RCC_IC5_IsEnabled+0x24>)
34187efe:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34187f02:	f003 0310 	and.w	r3, r3, #16
34187f06:	2b10      	cmp	r3, #16
34187f08:	d101      	bne.n	34187f0e <LL_RCC_IC5_IsEnabled+0x16>
34187f0a:	2301      	movs	r3, #1
34187f0c:	e000      	b.n	34187f10 <LL_RCC_IC5_IsEnabled+0x18>
34187f0e:	2300      	movs	r3, #0
}
34187f10:	4618      	mov	r0, r3
34187f12:	46bd      	mov	sp, r7
34187f14:	f85d 7b04 	ldr.w	r7, [sp], #4
34187f18:	4770      	bx	lr
34187f1a:	bf00      	nop
34187f1c:	56028000 	.word	0x56028000

34187f20 <LL_RCC_IC5_GetSource>:
{
34187f20:	b480      	push	{r7}
34187f22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL));
34187f24:	4b04      	ldr	r3, [pc, #16]	@ (34187f38 <LL_RCC_IC5_GetSource+0x18>)
34187f26:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34187f2a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34187f2e:	4618      	mov	r0, r3
34187f30:	46bd      	mov	sp, r7
34187f32:	f85d 7b04 	ldr.w	r7, [sp], #4
34187f36:	4770      	bx	lr
34187f38:	56028000 	.word	0x56028000

34187f3c <LL_RCC_IC5_GetDivider>:
{
34187f3c:	b480      	push	{r7}
34187f3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5INT) >> RCC_IC5CFGR_IC5INT_Pos) + 1UL);
34187f40:	4b05      	ldr	r3, [pc, #20]	@ (34187f58 <LL_RCC_IC5_GetDivider+0x1c>)
34187f42:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34187f46:	0c1b      	lsrs	r3, r3, #16
34187f48:	b2db      	uxtb	r3, r3
34187f4a:	3301      	adds	r3, #1
}
34187f4c:	4618      	mov	r0, r3
34187f4e:	46bd      	mov	sp, r7
34187f50:	f85d 7b04 	ldr.w	r7, [sp], #4
34187f54:	4770      	bx	lr
34187f56:	bf00      	nop
34187f58:	56028000 	.word	0x56028000

34187f5c <LL_RCC_IC7_Enable>:
{
34187f5c:	b480      	push	{r7}
34187f5e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
34187f60:	4b04      	ldr	r3, [pc, #16]	@ (34187f74 <LL_RCC_IC7_Enable+0x18>)
34187f62:	2240      	movs	r2, #64	@ 0x40
34187f64:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34187f68:	bf00      	nop
34187f6a:	46bd      	mov	sp, r7
34187f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
34187f70:	4770      	bx	lr
34187f72:	bf00      	nop
34187f74:	56028000 	.word	0x56028000

34187f78 <LL_RCC_IC7_IsEnabled>:
{
34187f78:	b480      	push	{r7}
34187f7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC7EN) == RCC_DIVENR_IC7EN) ? 1UL : 0UL);
34187f7c:	4b07      	ldr	r3, [pc, #28]	@ (34187f9c <LL_RCC_IC7_IsEnabled+0x24>)
34187f7e:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34187f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34187f86:	2b40      	cmp	r3, #64	@ 0x40
34187f88:	d101      	bne.n	34187f8e <LL_RCC_IC7_IsEnabled+0x16>
34187f8a:	2301      	movs	r3, #1
34187f8c:	e000      	b.n	34187f90 <LL_RCC_IC7_IsEnabled+0x18>
34187f8e:	2300      	movs	r3, #0
}
34187f90:	4618      	mov	r0, r3
34187f92:	46bd      	mov	sp, r7
34187f94:	f85d 7b04 	ldr.w	r7, [sp], #4
34187f98:	4770      	bx	lr
34187f9a:	bf00      	nop
34187f9c:	56028000 	.word	0x56028000

34187fa0 <LL_RCC_IC7_GetSource>:
{
34187fa0:	b480      	push	{r7}
34187fa2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL));
34187fa4:	4b04      	ldr	r3, [pc, #16]	@ (34187fb8 <LL_RCC_IC7_GetSource+0x18>)
34187fa6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34187faa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34187fae:	4618      	mov	r0, r3
34187fb0:	46bd      	mov	sp, r7
34187fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
34187fb6:	4770      	bx	lr
34187fb8:	56028000 	.word	0x56028000

34187fbc <LL_RCC_IC7_GetDivider>:
{
34187fbc:	b480      	push	{r7}
34187fbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7INT) >> RCC_IC7CFGR_IC7INT_Pos) + 1UL);
34187fc0:	4b05      	ldr	r3, [pc, #20]	@ (34187fd8 <LL_RCC_IC7_GetDivider+0x1c>)
34187fc2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34187fc6:	0c1b      	lsrs	r3, r3, #16
34187fc8:	b2db      	uxtb	r3, r3
34187fca:	3301      	adds	r3, #1
}
34187fcc:	4618      	mov	r0, r3
34187fce:	46bd      	mov	sp, r7
34187fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
34187fd4:	4770      	bx	lr
34187fd6:	bf00      	nop
34187fd8:	56028000 	.word	0x56028000

34187fdc <LL_RCC_IC8_Enable>:
{
34187fdc:	b480      	push	{r7}
34187fde:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34187fe0:	4b04      	ldr	r3, [pc, #16]	@ (34187ff4 <LL_RCC_IC8_Enable+0x18>)
34187fe2:	2280      	movs	r2, #128	@ 0x80
34187fe4:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34187fe8:	bf00      	nop
34187fea:	46bd      	mov	sp, r7
34187fec:	f85d 7b04 	ldr.w	r7, [sp], #4
34187ff0:	4770      	bx	lr
34187ff2:	bf00      	nop
34187ff4:	56028000 	.word	0x56028000

34187ff8 <LL_RCC_IC8_IsEnabled>:
{
34187ff8:	b480      	push	{r7}
34187ffa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC8EN) == RCC_DIVENR_IC8EN) ? 1UL : 0UL);
34187ffc:	4b07      	ldr	r3, [pc, #28]	@ (3418801c <LL_RCC_IC8_IsEnabled+0x24>)
34187ffe:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34188002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34188006:	2b80      	cmp	r3, #128	@ 0x80
34188008:	d101      	bne.n	3418800e <LL_RCC_IC8_IsEnabled+0x16>
3418800a:	2301      	movs	r3, #1
3418800c:	e000      	b.n	34188010 <LL_RCC_IC8_IsEnabled+0x18>
3418800e:	2300      	movs	r3, #0
}
34188010:	4618      	mov	r0, r3
34188012:	46bd      	mov	sp, r7
34188014:	f85d 7b04 	ldr.w	r7, [sp], #4
34188018:	4770      	bx	lr
3418801a:	bf00      	nop
3418801c:	56028000 	.word	0x56028000

34188020 <LL_RCC_IC8_GetSource>:
{
34188020:	b480      	push	{r7}
34188022:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
34188024:	4b04      	ldr	r3, [pc, #16]	@ (34188038 <LL_RCC_IC8_GetSource+0x18>)
34188026:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3418802a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418802e:	4618      	mov	r0, r3
34188030:	46bd      	mov	sp, r7
34188032:	f85d 7b04 	ldr.w	r7, [sp], #4
34188036:	4770      	bx	lr
34188038:	56028000 	.word	0x56028000

3418803c <LL_RCC_IC8_GetDivider>:
{
3418803c:	b480      	push	{r7}
3418803e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8INT) >> RCC_IC8CFGR_IC8INT_Pos) + 1UL);
34188040:	4b05      	ldr	r3, [pc, #20]	@ (34188058 <LL_RCC_IC8_GetDivider+0x1c>)
34188042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34188046:	0c1b      	lsrs	r3, r3, #16
34188048:	b2db      	uxtb	r3, r3
3418804a:	3301      	adds	r3, #1
}
3418804c:	4618      	mov	r0, r3
3418804e:	46bd      	mov	sp, r7
34188050:	f85d 7b04 	ldr.w	r7, [sp], #4
34188054:	4770      	bx	lr
34188056:	bf00      	nop
34188058:	56028000 	.word	0x56028000

3418805c <LL_RCC_IC9_Enable>:
{
3418805c:	b480      	push	{r7}
3418805e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34188060:	4b04      	ldr	r3, [pc, #16]	@ (34188074 <LL_RCC_IC9_Enable+0x18>)
34188062:	f44f 7280 	mov.w	r2, #256	@ 0x100
34188066:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
3418806a:	bf00      	nop
3418806c:	46bd      	mov	sp, r7
3418806e:	f85d 7b04 	ldr.w	r7, [sp], #4
34188072:	4770      	bx	lr
34188074:	56028000 	.word	0x56028000

34188078 <LL_RCC_IC9_IsEnabled>:
{
34188078:	b480      	push	{r7}
3418807a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC9EN) == RCC_DIVENR_IC9EN) ? 1UL : 0UL);
3418807c:	4b07      	ldr	r3, [pc, #28]	@ (3418809c <LL_RCC_IC9_IsEnabled+0x24>)
3418807e:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34188082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34188086:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3418808a:	d101      	bne.n	34188090 <LL_RCC_IC9_IsEnabled+0x18>
3418808c:	2301      	movs	r3, #1
3418808e:	e000      	b.n	34188092 <LL_RCC_IC9_IsEnabled+0x1a>
34188090:	2300      	movs	r3, #0
}
34188092:	4618      	mov	r0, r3
34188094:	46bd      	mov	sp, r7
34188096:	f85d 7b04 	ldr.w	r7, [sp], #4
3418809a:	4770      	bx	lr
3418809c:	56028000 	.word	0x56028000

341880a0 <LL_RCC_IC9_GetSource>:
{
341880a0:	b480      	push	{r7}
341880a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL));
341880a4:	4b04      	ldr	r3, [pc, #16]	@ (341880b8 <LL_RCC_IC9_GetSource+0x18>)
341880a6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341880aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341880ae:	4618      	mov	r0, r3
341880b0:	46bd      	mov	sp, r7
341880b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341880b6:	4770      	bx	lr
341880b8:	56028000 	.word	0x56028000

341880bc <LL_RCC_IC9_GetDivider>:
{
341880bc:	b480      	push	{r7}
341880be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9INT) >> RCC_IC9CFGR_IC9INT_Pos) + 1UL);
341880c0:	4b05      	ldr	r3, [pc, #20]	@ (341880d8 <LL_RCC_IC9_GetDivider+0x1c>)
341880c2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341880c6:	0c1b      	lsrs	r3, r3, #16
341880c8:	b2db      	uxtb	r3, r3
341880ca:	3301      	adds	r3, #1
}
341880cc:	4618      	mov	r0, r3
341880ce:	46bd      	mov	sp, r7
341880d0:	f85d 7b04 	ldr.w	r7, [sp], #4
341880d4:	4770      	bx	lr
341880d6:	bf00      	nop
341880d8:	56028000 	.word	0x56028000

341880dc <LL_RCC_IC10_Enable>:
{
341880dc:	b480      	push	{r7}
341880de:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
341880e0:	4b04      	ldr	r3, [pc, #16]	@ (341880f4 <LL_RCC_IC10_Enable+0x18>)
341880e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
341880e6:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
341880ea:	bf00      	nop
341880ec:	46bd      	mov	sp, r7
341880ee:	f85d 7b04 	ldr.w	r7, [sp], #4
341880f2:	4770      	bx	lr
341880f4:	56028000 	.word	0x56028000

341880f8 <LL_RCC_IC10_IsEnabled>:
{
341880f8:	b480      	push	{r7}
341880fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC10EN) == RCC_DIVENR_IC10EN) ? 1UL : 0UL);
341880fc:	4b07      	ldr	r3, [pc, #28]	@ (3418811c <LL_RCC_IC10_IsEnabled+0x24>)
341880fe:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34188102:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34188106:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418810a:	d101      	bne.n	34188110 <LL_RCC_IC10_IsEnabled+0x18>
3418810c:	2301      	movs	r3, #1
3418810e:	e000      	b.n	34188112 <LL_RCC_IC10_IsEnabled+0x1a>
34188110:	2300      	movs	r3, #0
}
34188112:	4618      	mov	r0, r3
34188114:	46bd      	mov	sp, r7
34188116:	f85d 7b04 	ldr.w	r7, [sp], #4
3418811a:	4770      	bx	lr
3418811c:	56028000 	.word	0x56028000

34188120 <LL_RCC_IC10_GetSource>:
{
34188120:	b480      	push	{r7}
34188122:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL));
34188124:	4b04      	ldr	r3, [pc, #16]	@ (34188138 <LL_RCC_IC10_GetSource+0x18>)
34188126:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3418812a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418812e:	4618      	mov	r0, r3
34188130:	46bd      	mov	sp, r7
34188132:	f85d 7b04 	ldr.w	r7, [sp], #4
34188136:	4770      	bx	lr
34188138:	56028000 	.word	0x56028000

3418813c <LL_RCC_IC10_GetDivider>:
{
3418813c:	b480      	push	{r7}
3418813e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
34188140:	4b05      	ldr	r3, [pc, #20]	@ (34188158 <LL_RCC_IC10_GetDivider+0x1c>)
34188142:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34188146:	0c1b      	lsrs	r3, r3, #16
34188148:	b2db      	uxtb	r3, r3
3418814a:	3301      	adds	r3, #1
}
3418814c:	4618      	mov	r0, r3
3418814e:	46bd      	mov	sp, r7
34188150:	f85d 7b04 	ldr.w	r7, [sp], #4
34188154:	4770      	bx	lr
34188156:	bf00      	nop
34188158:	56028000 	.word	0x56028000

3418815c <LL_RCC_IC12_Enable>:
  * @brief  Enable IC12
  * @rmtoll DIVENSR       IC12ENS        LL_RCC_IC12_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC12_Enable(void)
{
3418815c:	b480      	push	{r7}
3418815e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC12ENS);
34188160:	4b04      	ldr	r3, [pc, #16]	@ (34188174 <LL_RCC_IC12_Enable+0x18>)
34188162:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34188166:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
3418816a:	bf00      	nop
3418816c:	46bd      	mov	sp, r7
3418816e:	f85d 7b04 	ldr.w	r7, [sp], #4
34188172:	4770      	bx	lr
34188174:	56028000 	.word	0x56028000

34188178 <LL_RCC_IC12_IsEnabled>:
  * @brief  Check if IC12 is enabled
  * @rmtoll DIVENR       IC12EN         LL_RCC_IC12_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_IsEnabled(void)
{
34188178:	b480      	push	{r7}
3418817a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC12EN) == RCC_DIVENR_IC12EN) ? 1UL : 0UL);
3418817c:	4b07      	ldr	r3, [pc, #28]	@ (3418819c <LL_RCC_IC12_IsEnabled+0x24>)
3418817e:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34188182:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34188186:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
3418818a:	d101      	bne.n	34188190 <LL_RCC_IC12_IsEnabled+0x18>
3418818c:	2301      	movs	r3, #1
3418818e:	e000      	b.n	34188192 <LL_RCC_IC12_IsEnabled+0x1a>
34188190:	2300      	movs	r3, #0
}
34188192:	4618      	mov	r0, r3
34188194:	46bd      	mov	sp, r7
34188196:	f85d 7b04 	ldr.w	r7, [sp], #4
3418819a:	4770      	bx	lr
3418819c:	56028000 	.word	0x56028000

341881a0 <LL_RCC_IC12_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetSource(void)
{
341881a0:	b480      	push	{r7}
341881a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL));
341881a4:	4b04      	ldr	r3, [pc, #16]	@ (341881b8 <LL_RCC_IC12_GetSource+0x18>)
341881a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
341881aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341881ae:	4618      	mov	r0, r3
341881b0:	46bd      	mov	sp, r7
341881b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341881b6:	4770      	bx	lr
341881b8:	56028000 	.word	0x56028000

341881bc <LL_RCC_IC12_GetDivider>:
  * @brief  Get IC12 divider
  * @rmtoll IC12CFGR      IC12INT        LL_RCC_IC12_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetDivider(void)
{
341881bc:	b480      	push	{r7}
341881be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12INT) >> RCC_IC12CFGR_IC12INT_Pos) + 1UL);
341881c0:	4b05      	ldr	r3, [pc, #20]	@ (341881d8 <LL_RCC_IC12_GetDivider+0x1c>)
341881c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
341881c6:	0c1b      	lsrs	r3, r3, #16
341881c8:	b2db      	uxtb	r3, r3
341881ca:	3301      	adds	r3, #1
}
341881cc:	4618      	mov	r0, r3
341881ce:	46bd      	mov	sp, r7
341881d0:	f85d 7b04 	ldr.w	r7, [sp], #4
341881d4:	4770      	bx	lr
341881d6:	bf00      	nop
341881d8:	56028000 	.word	0x56028000

341881dc <LL_RCC_IC13_Enable>:
  * @brief  Enable IC13
  * @rmtoll DIVENSR       IC13ENS        LL_RCC_IC13_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC13_Enable(void)
{
341881dc:	b480      	push	{r7}
341881de:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC13ENS);
341881e0:	4b04      	ldr	r3, [pc, #16]	@ (341881f4 <LL_RCC_IC13_Enable+0x18>)
341881e2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
341881e6:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
341881ea:	bf00      	nop
341881ec:	46bd      	mov	sp, r7
341881ee:	f85d 7b04 	ldr.w	r7, [sp], #4
341881f2:	4770      	bx	lr
341881f4:	56028000 	.word	0x56028000

341881f8 <LL_RCC_IC13_IsEnabled>:
  * @brief  Check if IC13 is enabled
  * @rmtoll DIVENR       IC13EN         LL_RCC_IC13_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_IsEnabled(void)
{
341881f8:	b480      	push	{r7}
341881fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC13EN) == RCC_DIVENR_IC13EN) ? 1UL : 0UL);
341881fc:	4b07      	ldr	r3, [pc, #28]	@ (3418821c <LL_RCC_IC13_IsEnabled+0x24>)
341881fe:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34188202:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34188206:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3418820a:	d101      	bne.n	34188210 <LL_RCC_IC13_IsEnabled+0x18>
3418820c:	2301      	movs	r3, #1
3418820e:	e000      	b.n	34188212 <LL_RCC_IC13_IsEnabled+0x1a>
34188210:	2300      	movs	r3, #0
}
34188212:	4618      	mov	r0, r3
34188214:	46bd      	mov	sp, r7
34188216:	f85d 7b04 	ldr.w	r7, [sp], #4
3418821a:	4770      	bx	lr
3418821c:	56028000 	.word	0x56028000

34188220 <LL_RCC_IC13_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetSource(void)
{
34188220:	b480      	push	{r7}
34188222:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL));
34188224:	4b04      	ldr	r3, [pc, #16]	@ (34188238 <LL_RCC_IC13_GetSource+0x18>)
34188226:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
3418822a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418822e:	4618      	mov	r0, r3
34188230:	46bd      	mov	sp, r7
34188232:	f85d 7b04 	ldr.w	r7, [sp], #4
34188236:	4770      	bx	lr
34188238:	56028000 	.word	0x56028000

3418823c <LL_RCC_IC13_GetDivider>:
  * @brief  Get IC13 divider
  * @rmtoll IC13CFGR      IC13INT        LL_RCC_IC13_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetDivider(void)
{
3418823c:	b480      	push	{r7}
3418823e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13INT) >> RCC_IC13CFGR_IC13INT_Pos) + 1UL);
34188240:	4b05      	ldr	r3, [pc, #20]	@ (34188258 <LL_RCC_IC13_GetDivider+0x1c>)
34188242:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34188246:	0c1b      	lsrs	r3, r3, #16
34188248:	b2db      	uxtb	r3, r3
3418824a:	3301      	adds	r3, #1
}
3418824c:	4618      	mov	r0, r3
3418824e:	46bd      	mov	sp, r7
34188250:	f85d 7b04 	ldr.w	r7, [sp], #4
34188254:	4770      	bx	lr
34188256:	bf00      	nop
34188258:	56028000 	.word	0x56028000

3418825c <LL_RCC_IC14_Enable>:
  * @brief  Enable IC14
  * @rmtoll DIVENSR       IC14ENS        LL_RCC_IC14_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC14_Enable(void)
{
3418825c:	b480      	push	{r7}
3418825e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34188260:	4b04      	ldr	r3, [pc, #16]	@ (34188274 <LL_RCC_IC14_Enable+0x18>)
34188262:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34188266:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
3418826a:	bf00      	nop
3418826c:	46bd      	mov	sp, r7
3418826e:	f85d 7b04 	ldr.w	r7, [sp], #4
34188272:	4770      	bx	lr
34188274:	56028000 	.word	0x56028000

34188278 <LL_RCC_IC14_IsEnabled>:
  * @brief  Check if IC14 is enabled
  * @rmtoll DIVENR       IC14EN         LL_RCC_IC14_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_IsEnabled(void)
{
34188278:	b480      	push	{r7}
3418827a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC14EN) == RCC_DIVENR_IC14EN) ? 1UL : 0UL);
3418827c:	4b07      	ldr	r3, [pc, #28]	@ (3418829c <LL_RCC_IC14_IsEnabled+0x24>)
3418827e:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34188282:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34188286:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
3418828a:	d101      	bne.n	34188290 <LL_RCC_IC14_IsEnabled+0x18>
3418828c:	2301      	movs	r3, #1
3418828e:	e000      	b.n	34188292 <LL_RCC_IC14_IsEnabled+0x1a>
34188290:	2300      	movs	r3, #0
}
34188292:	4618      	mov	r0, r3
34188294:	46bd      	mov	sp, r7
34188296:	f85d 7b04 	ldr.w	r7, [sp], #4
3418829a:	4770      	bx	lr
3418829c:	56028000 	.word	0x56028000

341882a0 <LL_RCC_IC14_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetSource(void)
{
341882a0:	b480      	push	{r7}
341882a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL));
341882a4:	4b04      	ldr	r3, [pc, #16]	@ (341882b8 <LL_RCC_IC14_GetSource+0x18>)
341882a6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341882aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341882ae:	4618      	mov	r0, r3
341882b0:	46bd      	mov	sp, r7
341882b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341882b6:	4770      	bx	lr
341882b8:	56028000 	.word	0x56028000

341882bc <LL_RCC_IC14_GetDivider>:
  * @brief  Get IC14 divider
  * @rmtoll IC14CFGR      IC14INT        LL_RCC_IC14_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetDivider(void)
{
341882bc:	b480      	push	{r7}
341882be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14INT) >> RCC_IC14CFGR_IC14INT_Pos) + 1UL);
341882c0:	4b05      	ldr	r3, [pc, #20]	@ (341882d8 <LL_RCC_IC14_GetDivider+0x1c>)
341882c2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341882c6:	0c1b      	lsrs	r3, r3, #16
341882c8:	b2db      	uxtb	r3, r3
341882ca:	3301      	adds	r3, #1
}
341882cc:	4618      	mov	r0, r3
341882ce:	46bd      	mov	sp, r7
341882d0:	f85d 7b04 	ldr.w	r7, [sp], #4
341882d4:	4770      	bx	lr
341882d6:	bf00      	nop
341882d8:	56028000 	.word	0x56028000

341882dc <LL_RCC_IC15_Enable>:
  * @brief  Enable IC15
  * @rmtoll DIVENSR       IC15ENS        LL_RCC_IC15_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC15_Enable(void)
{
341882dc:	b480      	push	{r7}
341882de:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
341882e0:	4b04      	ldr	r3, [pc, #16]	@ (341882f4 <LL_RCC_IC15_Enable+0x18>)
341882e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
341882e6:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
341882ea:	bf00      	nop
341882ec:	46bd      	mov	sp, r7
341882ee:	f85d 7b04 	ldr.w	r7, [sp], #4
341882f2:	4770      	bx	lr
341882f4:	56028000 	.word	0x56028000

341882f8 <LL_RCC_IC15_IsEnabled>:
  * @brief  Check if IC15 is enabled
  * @rmtoll DIVENR       IC15EN         LL_RCC_IC15_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_IsEnabled(void)
{
341882f8:	b480      	push	{r7}
341882fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC15EN) == RCC_DIVENR_IC15EN) ? 1UL : 0UL);
341882fc:	4b07      	ldr	r3, [pc, #28]	@ (3418831c <LL_RCC_IC15_IsEnabled+0x24>)
341882fe:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34188302:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34188306:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
3418830a:	d101      	bne.n	34188310 <LL_RCC_IC15_IsEnabled+0x18>
3418830c:	2301      	movs	r3, #1
3418830e:	e000      	b.n	34188312 <LL_RCC_IC15_IsEnabled+0x1a>
34188310:	2300      	movs	r3, #0
}
34188312:	4618      	mov	r0, r3
34188314:	46bd      	mov	sp, r7
34188316:	f85d 7b04 	ldr.w	r7, [sp], #4
3418831a:	4770      	bx	lr
3418831c:	56028000 	.word	0x56028000

34188320 <LL_RCC_IC15_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetSource(void)
{
34188320:	b480      	push	{r7}
34188322:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
34188324:	4b04      	ldr	r3, [pc, #16]	@ (34188338 <LL_RCC_IC15_GetSource+0x18>)
34188326:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418832a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418832e:	4618      	mov	r0, r3
34188330:	46bd      	mov	sp, r7
34188332:	f85d 7b04 	ldr.w	r7, [sp], #4
34188336:	4770      	bx	lr
34188338:	56028000 	.word	0x56028000

3418833c <LL_RCC_IC15_GetDivider>:
  * @brief  Get IC15 divider
  * @rmtoll IC15CFGR      IC15INT        LL_RCC_IC15_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetDivider(void)
{
3418833c:	b480      	push	{r7}
3418833e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15INT) >> RCC_IC15CFGR_IC15INT_Pos) + 1UL);
34188340:	4b05      	ldr	r3, [pc, #20]	@ (34188358 <LL_RCC_IC15_GetDivider+0x1c>)
34188342:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34188346:	0c1b      	lsrs	r3, r3, #16
34188348:	b2db      	uxtb	r3, r3
3418834a:	3301      	adds	r3, #1
}
3418834c:	4618      	mov	r0, r3
3418834e:	46bd      	mov	sp, r7
34188350:	f85d 7b04 	ldr.w	r7, [sp], #4
34188354:	4770      	bx	lr
34188356:	bf00      	nop
34188358:	56028000 	.word	0x56028000

3418835c <LL_RCC_IC16_Enable>:
  * @brief  Enable IC16
  * @rmtoll DIVENSR       IC16ENS        LL_RCC_IC16_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC16_Enable(void)
{
3418835c:	b480      	push	{r7}
3418835e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC16ENS);
34188360:	4b04      	ldr	r3, [pc, #16]	@ (34188374 <LL_RCC_IC16_Enable+0x18>)
34188362:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34188366:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
3418836a:	bf00      	nop
3418836c:	46bd      	mov	sp, r7
3418836e:	f85d 7b04 	ldr.w	r7, [sp], #4
34188372:	4770      	bx	lr
34188374:	56028000 	.word	0x56028000

34188378 <LL_RCC_IC16_IsEnabled>:
  * @brief  Check if IC16 is enabled
  * @rmtoll DIVENR       IC16EN         LL_RCC_IC16_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_IsEnabled(void)
{
34188378:	b480      	push	{r7}
3418837a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC16EN) == RCC_DIVENR_IC16EN) ? 1UL : 0UL);
3418837c:	4b07      	ldr	r3, [pc, #28]	@ (3418839c <LL_RCC_IC16_IsEnabled+0x24>)
3418837e:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34188382:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34188386:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
3418838a:	d101      	bne.n	34188390 <LL_RCC_IC16_IsEnabled+0x18>
3418838c:	2301      	movs	r3, #1
3418838e:	e000      	b.n	34188392 <LL_RCC_IC16_IsEnabled+0x1a>
34188390:	2300      	movs	r3, #0
}
34188392:	4618      	mov	r0, r3
34188394:	46bd      	mov	sp, r7
34188396:	f85d 7b04 	ldr.w	r7, [sp], #4
3418839a:	4770      	bx	lr
3418839c:	56028000 	.word	0x56028000

341883a0 <LL_RCC_IC16_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetSource(void)
{
341883a0:	b480      	push	{r7}
341883a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL));
341883a4:	4b04      	ldr	r3, [pc, #16]	@ (341883b8 <LL_RCC_IC16_GetSource+0x18>)
341883a6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
341883aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341883ae:	4618      	mov	r0, r3
341883b0:	46bd      	mov	sp, r7
341883b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341883b6:	4770      	bx	lr
341883b8:	56028000 	.word	0x56028000

341883bc <LL_RCC_IC16_GetDivider>:
  * @brief  Get IC16 divider
  * @rmtoll IC16CFGR      IC16INT        LL_RCC_IC16_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetDivider(void)
{
341883bc:	b480      	push	{r7}
341883be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16INT) >> RCC_IC16CFGR_IC16INT_Pos) + 1UL);
341883c0:	4b05      	ldr	r3, [pc, #20]	@ (341883d8 <LL_RCC_IC16_GetDivider+0x1c>)
341883c2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
341883c6:	0c1b      	lsrs	r3, r3, #16
341883c8:	b2db      	uxtb	r3, r3
341883ca:	3301      	adds	r3, #1
}
341883cc:	4618      	mov	r0, r3
341883ce:	46bd      	mov	sp, r7
341883d0:	f85d 7b04 	ldr.w	r7, [sp], #4
341883d4:	4770      	bx	lr
341883d6:	bf00      	nop
341883d8:	56028000 	.word	0x56028000

341883dc <LL_RCC_IC17_Enable>:
  * @brief  Enable IC17
  * @rmtoll DIVENSR       IC17ENS        LL_RCC_IC17_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC17_Enable(void)
{
341883dc:	b480      	push	{r7}
341883de:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC17ENS);
341883e0:	4b04      	ldr	r3, [pc, #16]	@ (341883f4 <LL_RCC_IC17_Enable+0x18>)
341883e2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
341883e6:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
341883ea:	bf00      	nop
341883ec:	46bd      	mov	sp, r7
341883ee:	f85d 7b04 	ldr.w	r7, [sp], #4
341883f2:	4770      	bx	lr
341883f4:	56028000 	.word	0x56028000

341883f8 <LL_RCC_IC17_IsEnabled>:
  * @brief  Check if IC17 is enabled
  * @rmtoll DIVENR       IC17EN         LL_RCC_IC17_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_IsEnabled(void)
{
341883f8:	b480      	push	{r7}
341883fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC17EN) == RCC_DIVENR_IC17EN) ? 1UL : 0UL);
341883fc:	4b07      	ldr	r3, [pc, #28]	@ (3418841c <LL_RCC_IC17_IsEnabled+0x24>)
341883fe:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34188402:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34188406:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3418840a:	d101      	bne.n	34188410 <LL_RCC_IC17_IsEnabled+0x18>
3418840c:	2301      	movs	r3, #1
3418840e:	e000      	b.n	34188412 <LL_RCC_IC17_IsEnabled+0x1a>
34188410:	2300      	movs	r3, #0
}
34188412:	4618      	mov	r0, r3
34188414:	46bd      	mov	sp, r7
34188416:	f85d 7b04 	ldr.w	r7, [sp], #4
3418841a:	4770      	bx	lr
3418841c:	56028000 	.word	0x56028000

34188420 <LL_RCC_IC17_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetSource(void)
{
34188420:	b480      	push	{r7}
34188422:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL));
34188424:	4b04      	ldr	r3, [pc, #16]	@ (34188438 <LL_RCC_IC17_GetSource+0x18>)
34188426:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
3418842a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418842e:	4618      	mov	r0, r3
34188430:	46bd      	mov	sp, r7
34188432:	f85d 7b04 	ldr.w	r7, [sp], #4
34188436:	4770      	bx	lr
34188438:	56028000 	.word	0x56028000

3418843c <LL_RCC_IC17_GetDivider>:
  * @brief  Get IC17 divider
  * @rmtoll IC17CFGR      IC17INT        LL_RCC_IC17_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetDivider(void)
{
3418843c:	b480      	push	{r7}
3418843e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17INT) >> RCC_IC17CFGR_IC17INT_Pos) + 1UL);
34188440:	4b05      	ldr	r3, [pc, #20]	@ (34188458 <LL_RCC_IC17_GetDivider+0x1c>)
34188442:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34188446:	0c1b      	lsrs	r3, r3, #16
34188448:	b2db      	uxtb	r3, r3
3418844a:	3301      	adds	r3, #1
}
3418844c:	4618      	mov	r0, r3
3418844e:	46bd      	mov	sp, r7
34188450:	f85d 7b04 	ldr.w	r7, [sp], #4
34188454:	4770      	bx	lr
34188456:	bf00      	nop
34188458:	56028000 	.word	0x56028000

3418845c <LL_RCC_IC18_Enable>:
  * @brief  Enable IC18
  * @rmtoll DIVENSR       IC18ENS        LL_RCC_IC18_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC18_Enable(void)
{
3418845c:	b480      	push	{r7}
3418845e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC18ENS);
34188460:	4b04      	ldr	r3, [pc, #16]	@ (34188474 <LL_RCC_IC18_Enable+0x18>)
34188462:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
34188466:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
3418846a:	bf00      	nop
3418846c:	46bd      	mov	sp, r7
3418846e:	f85d 7b04 	ldr.w	r7, [sp], #4
34188472:	4770      	bx	lr
34188474:	56028000 	.word	0x56028000

34188478 <LL_RCC_IC18_IsEnabled>:
  * @brief  Check if IC18 is enabled
  * @rmtoll DIVENR       IC18EN         LL_RCC_IC18_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_IsEnabled(void)
{
34188478:	b480      	push	{r7}
3418847a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC18EN) == RCC_DIVENR_IC18EN) ? 1UL : 0UL);
3418847c:	4b07      	ldr	r3, [pc, #28]	@ (3418849c <LL_RCC_IC18_IsEnabled+0x24>)
3418847e:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34188482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34188486:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3418848a:	d101      	bne.n	34188490 <LL_RCC_IC18_IsEnabled+0x18>
3418848c:	2301      	movs	r3, #1
3418848e:	e000      	b.n	34188492 <LL_RCC_IC18_IsEnabled+0x1a>
34188490:	2300      	movs	r3, #0
}
34188492:	4618      	mov	r0, r3
34188494:	46bd      	mov	sp, r7
34188496:	f85d 7b04 	ldr.w	r7, [sp], #4
3418849a:	4770      	bx	lr
3418849c:	56028000 	.word	0x56028000

341884a0 <LL_RCC_IC18_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetSource(void)
{
341884a0:	b480      	push	{r7}
341884a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL));
341884a4:	4b04      	ldr	r3, [pc, #16]	@ (341884b8 <LL_RCC_IC18_GetSource+0x18>)
341884a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
341884aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341884ae:	4618      	mov	r0, r3
341884b0:	46bd      	mov	sp, r7
341884b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341884b6:	4770      	bx	lr
341884b8:	56028000 	.word	0x56028000

341884bc <LL_RCC_IC18_GetDivider>:
  * @brief  Get IC18 divider
  * @rmtoll IC18CFGR      IC18INT        LL_RCC_IC18_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetDivider(void)
{
341884bc:	b480      	push	{r7}
341884be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18INT) >> RCC_IC18CFGR_IC18INT_Pos) + 1UL);
341884c0:	4b05      	ldr	r3, [pc, #20]	@ (341884d8 <LL_RCC_IC18_GetDivider+0x1c>)
341884c2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
341884c6:	0c1b      	lsrs	r3, r3, #16
341884c8:	b2db      	uxtb	r3, r3
341884ca:	3301      	adds	r3, #1
}
341884cc:	4618      	mov	r0, r3
341884ce:	46bd      	mov	sp, r7
341884d0:	f85d 7b04 	ldr.w	r7, [sp], #4
341884d4:	4770      	bx	lr
341884d6:	bf00      	nop
341884d8:	56028000 	.word	0x56028000

341884dc <LL_RCC_IC19_Enable>:
  * @brief  Enable IC19
  * @rmtoll DIVENSR       IC19ENS        LL_RCC_IC19_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC19_Enable(void)
{
341884dc:	b480      	push	{r7}
341884de:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC19ENS);
341884e0:	4b04      	ldr	r3, [pc, #16]	@ (341884f4 <LL_RCC_IC19_Enable+0x18>)
341884e2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
341884e6:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
341884ea:	bf00      	nop
341884ec:	46bd      	mov	sp, r7
341884ee:	f85d 7b04 	ldr.w	r7, [sp], #4
341884f2:	4770      	bx	lr
341884f4:	56028000 	.word	0x56028000

341884f8 <LL_RCC_IC19_IsEnabled>:
  * @brief  Check if IC19 is enabled
  * @rmtoll DIVENR       IC19EN         LL_RCC_IC19_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_IsEnabled(void)
{
341884f8:	b480      	push	{r7}
341884fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC19EN) == RCC_DIVENR_IC19EN) ? 1UL : 0UL);
341884fc:	4b07      	ldr	r3, [pc, #28]	@ (3418851c <LL_RCC_IC19_IsEnabled+0x24>)
341884fe:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34188502:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34188506:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3418850a:	d101      	bne.n	34188510 <LL_RCC_IC19_IsEnabled+0x18>
3418850c:	2301      	movs	r3, #1
3418850e:	e000      	b.n	34188512 <LL_RCC_IC19_IsEnabled+0x1a>
34188510:	2300      	movs	r3, #0
}
34188512:	4618      	mov	r0, r3
34188514:	46bd      	mov	sp, r7
34188516:	f85d 7b04 	ldr.w	r7, [sp], #4
3418851a:	4770      	bx	lr
3418851c:	56028000 	.word	0x56028000

34188520 <LL_RCC_IC19_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetSource(void)
{
34188520:	b480      	push	{r7}
34188522:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL));
34188524:	4b04      	ldr	r3, [pc, #16]	@ (34188538 <LL_RCC_IC19_GetSource+0x18>)
34188526:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
3418852a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418852e:	4618      	mov	r0, r3
34188530:	46bd      	mov	sp, r7
34188532:	f85d 7b04 	ldr.w	r7, [sp], #4
34188536:	4770      	bx	lr
34188538:	56028000 	.word	0x56028000

3418853c <LL_RCC_IC19_GetDivider>:
  * @brief  Get IC19 divider
  * @rmtoll IC19CFGR      IC19INT        LL_RCC_IC19_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetDivider(void)
{
3418853c:	b480      	push	{r7}
3418853e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19INT) >> RCC_IC19CFGR_IC19INT_Pos) + 1UL);
34188540:	4b05      	ldr	r3, [pc, #20]	@ (34188558 <LL_RCC_IC19_GetDivider+0x1c>)
34188542:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34188546:	0c1b      	lsrs	r3, r3, #16
34188548:	b2db      	uxtb	r3, r3
3418854a:	3301      	adds	r3, #1
}
3418854c:	4618      	mov	r0, r3
3418854e:	46bd      	mov	sp, r7
34188550:	f85d 7b04 	ldr.w	r7, [sp], #4
34188554:	4770      	bx	lr
34188556:	bf00      	nop
34188558:	56028000 	.word	0x56028000

3418855c <LL_RCC_IC20_Enable>:
  * @brief  Enable IC20
  * @rmtoll DIVENSR       IC20ENS        LL_RCC_IC20_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC20_Enable(void)
{
3418855c:	b480      	push	{r7}
3418855e:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC20ENS);
34188560:	4b04      	ldr	r3, [pc, #16]	@ (34188574 <LL_RCC_IC20_Enable+0x18>)
34188562:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
34188566:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
3418856a:	bf00      	nop
3418856c:	46bd      	mov	sp, r7
3418856e:	f85d 7b04 	ldr.w	r7, [sp], #4
34188572:	4770      	bx	lr
34188574:	56028000 	.word	0x56028000

34188578 <LL_RCC_IC20_IsEnabled>:
  * @brief  Check if IC20 is enabled
  * @rmtoll DIVENR       IC20EN         LL_RCC_IC20_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_IsEnabled(void)
{
34188578:	b480      	push	{r7}
3418857a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC20EN) == RCC_DIVENR_IC20EN) ? 1UL : 0UL);
3418857c:	4b07      	ldr	r3, [pc, #28]	@ (3418859c <LL_RCC_IC20_IsEnabled+0x24>)
3418857e:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34188582:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
34188586:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
3418858a:	d101      	bne.n	34188590 <LL_RCC_IC20_IsEnabled+0x18>
3418858c:	2301      	movs	r3, #1
3418858e:	e000      	b.n	34188592 <LL_RCC_IC20_IsEnabled+0x1a>
34188590:	2300      	movs	r3, #0
}
34188592:	4618      	mov	r0, r3
34188594:	46bd      	mov	sp, r7
34188596:	f85d 7b04 	ldr.w	r7, [sp], #4
3418859a:	4770      	bx	lr
3418859c:	56028000 	.word	0x56028000

341885a0 <LL_RCC_IC20_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetSource(void)
{
341885a0:	b480      	push	{r7}
341885a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
341885a4:	4b04      	ldr	r3, [pc, #16]	@ (341885b8 <LL_RCC_IC20_GetSource+0x18>)
341885a6:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
341885aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341885ae:	4618      	mov	r0, r3
341885b0:	46bd      	mov	sp, r7
341885b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341885b6:	4770      	bx	lr
341885b8:	56028000 	.word	0x56028000

341885bc <LL_RCC_IC20_GetDivider>:
  * @brief  Get IC20 divider
  * @rmtoll IC20CFGR      IC20INT        LL_RCC_IC20_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetDivider(void)
{
341885bc:	b480      	push	{r7}
341885be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20INT) >> RCC_IC20CFGR_IC20INT_Pos) + 1UL);
341885c0:	4b05      	ldr	r3, [pc, #20]	@ (341885d8 <LL_RCC_IC20_GetDivider+0x1c>)
341885c2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
341885c6:	0c1b      	lsrs	r3, r3, #16
341885c8:	b2db      	uxtb	r3, r3
341885ca:	3301      	adds	r3, #1
}
341885cc:	4618      	mov	r0, r3
341885ce:	46bd      	mov	sp, r7
341885d0:	f85d 7b04 	ldr.w	r7, [sp], #4
341885d4:	4770      	bx	lr
341885d6:	bf00      	nop
341885d8:	56028000 	.word	0x56028000

341885dc <LL_RCC_CLKP_Enable>:
  * @brief  Enable CLKP
  * @rmtoll MISCENSR      PERENS        LL_RCC_CLKP_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_CLKP_Enable(void)
{
341885dc:	b480      	push	{r7}
341885de:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
341885e0:	4b04      	ldr	r3, [pc, #16]	@ (341885f4 <LL_RCC_CLKP_Enable+0x18>)
341885e2:	2240      	movs	r2, #64	@ 0x40
341885e4:	f8c3 2a48 	str.w	r2, [r3, #2632]	@ 0xa48
}
341885e8:	bf00      	nop
341885ea:	46bd      	mov	sp, r7
341885ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341885f0:	4770      	bx	lr
341885f2:	bf00      	nop
341885f4:	56028000 	.word	0x56028000

341885f8 <LL_RCC_CLKP_IsEnabled>:
  * @brief  Check if CLKP is enabled
  * @rmtoll MISCENR       PEREN         LL_RCC_CLKP_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CLKP_IsEnabled(void)
{
341885f8:	b480      	push	{r7}
341885fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->MISCENR, RCC_MISCENR_PEREN) == RCC_MISCENR_PEREN) ? 1UL : 0UL);
341885fc:	4b07      	ldr	r3, [pc, #28]	@ (3418861c <LL_RCC_CLKP_IsEnabled+0x24>)
341885fe:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
34188602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34188606:	2b40      	cmp	r3, #64	@ 0x40
34188608:	d101      	bne.n	3418860e <LL_RCC_CLKP_IsEnabled+0x16>
3418860a:	2301      	movs	r3, #1
3418860c:	e000      	b.n	34188610 <LL_RCC_CLKP_IsEnabled+0x18>
3418860e:	2300      	movs	r3, #0
}
34188610:	4618      	mov	r0, r3
34188612:	46bd      	mov	sp, r7
34188614:	f85d 7b04 	ldr.w	r7, [sp], #4
34188618:	4770      	bx	lr
3418861a:	bf00      	nop
3418861c:	56028000 	.word	0x56028000

34188620 <HAL_RCCEx_PeriphCLKConfig>:
  *         modification indeed impacts all peripherals using this ICx as clock source.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
34188620:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
34188624:	b0f2      	sub	sp, #456	@ 0x1c8
34188626:	af00      	add	r7, sp, #0
34188628:	f8c7 01b4 	str.w	r0, [r7, #436]	@ 0x1b4
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
3418862c:	2300      	movs	r3, #0
3418862e:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
34188632:	2300      	movs	r3, #0
34188634:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
34188638:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418863c:	e9d3 2300 	ldrd	r2, r3, [r3]
34188640:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
34188644:	2500      	movs	r5, #0
34188646:	ea54 0305 	orrs.w	r3, r4, r5
3418864a:	d06c      	beq.n	34188726 <HAL_RCCEx_PeriphCLKConfig+0x106>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = LL_RCC_GetRTCClockSource();
3418864c:	f7ff f91e 	bl	3418788c <LL_RCC_GetRTCClockSource>
34188650:	f8c7 01c0 	str.w	r0, [r7, #448]	@ 0x1c0

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_CCIPR7_RTCSEL)))
34188654:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
34188658:	2b00      	cmp	r3, #0
3418865a:	d018      	beq.n	3418868e <HAL_RCCEx_PeriphCLKConfig+0x6e>
3418865c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188660:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34188664:	f403 7240 	and.w	r2, r3, #768	@ 0x300
34188668:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
3418866c:	4293      	cmp	r3, r2
3418866e:	d00e      	beq.n	3418868e <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
34188670:	4bc3      	ldr	r3, [pc, #780]	@ (34188980 <HAL_RCCEx_PeriphCLKConfig+0x360>)
34188672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34188674:	4ac2      	ldr	r2, [pc, #776]	@ (34188980 <HAL_RCCEx_PeriphCLKConfig+0x360>)
34188676:	f043 0301 	orr.w	r3, r3, #1
3418867a:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->DBPCR, PWR_DBPCR_DBP) == 0U)
3418867c:	4bc0      	ldr	r3, [pc, #768]	@ (34188980 <HAL_RCCEx_PeriphCLKConfig+0x360>)
3418867e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34188680:	f003 0301 	and.w	r3, r3, #1
34188684:	2b00      	cmp	r3, #0
34188686:	d102      	bne.n	3418868e <HAL_RCCEx_PeriphCLKConfig+0x6e>
      {
        ret = HAL_ERROR;
34188688:	2301      	movs	r3, #1
3418868a:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
        WRITE_REG(RCC->BDCR, tmpreg);
#endif /* #if 0  TO DO */
      }
    }

    if (ret == HAL_OK)
3418868e:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34188692:	2b00      	cmp	r3, #0
34188694:	d143      	bne.n	3418871e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
34188696:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418869a:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
3418869e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
341886a2:	d117      	bne.n	341886d4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
341886a4:	f7fa f97a 	bl	3418299c <HAL_GetTick>
341886a8:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() == 0U)
341886ac:	e00d      	b.n	341886ca <HAL_RCCEx_PeriphCLKConfig+0xaa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
341886ae:	f7fa f975 	bl	3418299c <HAL_GetTick>
341886b2:	4602      	mov	r2, r0
341886b4:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
341886b8:	1ad2      	subs	r2, r2, r3
341886ba:	f241 3388 	movw	r3, #5000	@ 0x1388
341886be:	429a      	cmp	r2, r3
341886c0:	d903      	bls.n	341886ca <HAL_RCCEx_PeriphCLKConfig+0xaa>
          {
            ret = HAL_TIMEOUT;
341886c2:	2303      	movs	r3, #3
341886c4:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
            break;
341886c8:	e004      	b.n	341886d4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        while (LL_RCC_LSE_IsReady() == 0U)
341886ca:	f7fe fcf1 	bl	341870b0 <LL_RCC_LSE_IsReady>
341886ce:	4603      	mov	r3, r0
341886d0:	2b00      	cmp	r3, #0
341886d2:	d0ec      	beq.n	341886ae <HAL_RCCEx_PeriphCLKConfig+0x8e>
          }
        }
      }

      if (ret == HAL_OK)
341886d4:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
341886d8:	2b00      	cmp	r3, #0
341886da:	d11b      	bne.n	34188714 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
341886dc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341886e0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
341886e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
341886e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
341886ec:	d108      	bne.n	34188700 <HAL_RCCEx_PeriphCLKConfig+0xe0>
341886ee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341886f2:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
341886f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
341886fa:	4618      	mov	r0, r3
341886fc:	f7ff f8d4 	bl	341878a8 <LL_RCC_SetRTC_HSEPrescaler>
34188700:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188704:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34188708:	f403 7340 	and.w	r3, r3, #768	@ 0x300
3418870c:	4618      	mov	r0, r3
3418870e:	f7ff f8a7 	bl	34187860 <LL_RCC_SetRTCClockSource>
34188712:	e008      	b.n	34188726 <HAL_RCCEx_PeriphCLKConfig+0x106>
      }
      else
      {
        /* set overall return value */
        status = ret;
34188714:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34188718:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
3418871c:	e003      	b.n	34188726 <HAL_RCCEx_PeriphCLKConfig+0x106>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
3418871e:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34188722:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
34188726:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418872a:	e9d3 2300 	ldrd	r2, r3, [r3]
3418872e:	f002 0804 	and.w	r8, r2, #4
34188732:	f04f 0900 	mov.w	r9, #0
34188736:	ea58 0309 	orrs.w	r3, r8, r9
3418873a:	f000 809b 	beq.w	34188874 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC5)
3418873e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188742:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34188746:	2b04      	cmp	r3, #4
34188748:	d116      	bne.n	34188778 <HAL_RCCEx_PeriphCLKConfig+0x158>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
3418874a:	4b8e      	ldr	r3, [pc, #568]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418874c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34188750:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188754:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188758:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418875c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3418875e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34188764:	3b01      	subs	r3, #1
34188766:	041b      	lsls	r3, r3, #16
34188768:	4313      	orrs	r3, r2
3418876a:	4a86      	ldr	r2, [pc, #536]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418876c:	430b      	orrs	r3, r1
3418876e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
34188772:	f7ff fbb3 	bl	34187edc <LL_RCC_IC5_Enable>
34188776:	e076      	b.n	34188866 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC10)
34188778:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418877c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34188780:	2b05      	cmp	r3, #5
34188782:	d116      	bne.n	341887b2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34188784:	4b7f      	ldr	r3, [pc, #508]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34188786:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3418878a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418878e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188792:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188796:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34188798:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418879c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418879e:	3b01      	subs	r3, #1
341887a0:	041b      	lsls	r3, r3, #16
341887a2:	4313      	orrs	r3, r2
341887a4:	4a77      	ldr	r2, [pc, #476]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
341887a6:	430b      	orrs	r3, r1
341887a8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
341887ac:	f7ff fc96 	bl	341880dc <LL_RCC_IC10_Enable>
341887b0:	e059      	b.n	34188866 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC15)
341887b2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341887b6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
341887ba:	2b06      	cmp	r3, #6
341887bc:	d116      	bne.n	341887ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341887be:	4b71      	ldr	r3, [pc, #452]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
341887c0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341887c4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341887c8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341887cc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341887d0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341887d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341887d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341887d8:	3b01      	subs	r3, #1
341887da:	041b      	lsls	r3, r3, #16
341887dc:	4313      	orrs	r3, r2
341887de:	4a69      	ldr	r2, [pc, #420]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
341887e0:	430b      	orrs	r3, r1
341887e2:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341887e6:	f7ff fd79 	bl	341882dc <LL_RCC_IC15_Enable>
341887ea:	e03c      	b.n	34188866 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC19)
341887ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341887f0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
341887f4:	2b03      	cmp	r3, #3
341887f6:	d118      	bne.n	3418882a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
341887f8:	4b62      	ldr	r3, [pc, #392]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
341887fa:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
341887fe:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188802:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188806:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418880a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
3418880e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188812:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
34188816:	3b01      	subs	r3, #1
34188818:	041b      	lsls	r3, r3, #16
3418881a:	4313      	orrs	r3, r2
3418881c:	4a59      	ldr	r2, [pc, #356]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418881e:	430b      	orrs	r3, r1
34188820:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
34188824:	f7ff fe5a 	bl	341884dc <LL_RCC_IC19_Enable>
34188828:	e01d      	b.n	34188866 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC20)
3418882a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418882e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34188832:	2b07      	cmp	r3, #7
34188834:	d117      	bne.n	34188866 <HAL_RCCEx_PeriphCLKConfig+0x246>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
34188836:	4b53      	ldr	r3, [pc, #332]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34188838:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3418883c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188840:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188844:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188848:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
3418884c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188850:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34188854:	3b01      	subs	r3, #1
34188856:	041b      	lsls	r3, r3, #16
34188858:	4313      	orrs	r3, r2
3418885a:	4a4a      	ldr	r2, [pc, #296]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418885c:	430b      	orrs	r3, r1
3418885e:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
34188862:	f7ff fe7b 	bl	3418855c <LL_RCC_IC20_Enable>
    {
      /* No ICx selected as source */
    }

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
34188866:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418886a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3418886e:	4618      	mov	r0, r3
34188870:	f7fe fcd2 	bl	34187218 <LL_RCC_SetCLKPClockSource>
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
34188874:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188878:	e9d3 2300 	ldrd	r2, r3, [r3]
3418887c:	f04f 0a00 	mov.w	sl, #0
34188880:	f403 0b80 	and.w	fp, r3, #4194304	@ 0x400000
34188884:	ea5a 030b 	orrs.w	r3, sl, fp
34188888:	d04b      	beq.n	34188922 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC3)
3418888a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418888e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
34188892:	4b3d      	ldr	r3, [pc, #244]	@ (34188988 <HAL_RCCEx_PeriphCLKConfig+0x368>)
34188894:	429a      	cmp	r2, r3
34188896:	d116      	bne.n	341888c6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34188898:	4b3a      	ldr	r3, [pc, #232]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418889a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3418889e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341888a2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341888a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341888aa:	699a      	ldr	r2, [r3, #24]
341888ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341888b0:	69db      	ldr	r3, [r3, #28]
341888b2:	3b01      	subs	r3, #1
341888b4:	041b      	lsls	r3, r3, #16
341888b6:	4313      	orrs	r3, r2
341888b8:	4a32      	ldr	r2, [pc, #200]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
341888ba:	430b      	orrs	r3, r1
341888bc:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
341888c0:	f7ff fa8c 	bl	34187ddc <LL_RCC_IC3_Enable>
341888c4:	e026      	b.n	34188914 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC4)
341888c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341888ca:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
341888ce:	4b2f      	ldr	r3, [pc, #188]	@ (3418898c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
341888d0:	429a      	cmp	r2, r3
341888d2:	d116      	bne.n	34188902 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
341888d4:	4b2b      	ldr	r3, [pc, #172]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
341888d6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341888da:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341888de:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341888e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341888e6:	6a1a      	ldr	r2, [r3, #32]
341888e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341888ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341888ee:	3b01      	subs	r3, #1
341888f0:	041b      	lsls	r3, r3, #16
341888f2:	4313      	orrs	r3, r2
341888f4:	4a23      	ldr	r2, [pc, #140]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
341888f6:	430b      	orrs	r3, r1
341888f8:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
341888fc:	f7ff faae 	bl	34187e5c <LL_RCC_IC4_Enable>
34188900:	e008      	b.n	34188914 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_CLKP)
34188902:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188906:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3418890a:	4b21      	ldr	r3, [pc, #132]	@ (34188990 <HAL_RCCEx_PeriphCLKConfig+0x370>)
3418890c:	429a      	cmp	r2, r3
3418890e:	d101      	bne.n	34188914 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      LL_RCC_CLKP_Enable();
34188910:	f7ff fe64 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI1 clock source */
    __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
34188914:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188918:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
3418891c:	4618      	mov	r0, r3
3418891e:	f7fe fe0b 	bl	34187538 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
34188922:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188926:	e9d3 2300 	ldrd	r2, r3, [r3]
3418892a:	2100      	movs	r1, #0
3418892c:	f8c7 11a8 	str.w	r1, [r7, #424]	@ 0x1a8
34188930:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
34188934:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
34188938:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	@ 0x1a8
3418893c:	4603      	mov	r3, r0
3418893e:	460a      	mov	r2, r1
34188940:	4313      	orrs	r3, r2
34188942:	d057      	beq.n	341889f4 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC3)
34188944:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188948:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
3418894c:	4b11      	ldr	r3, [pc, #68]	@ (34188994 <HAL_RCCEx_PeriphCLKConfig+0x374>)
3418894e:	429a      	cmp	r2, r3
34188950:	d122      	bne.n	34188998 <HAL_RCCEx_PeriphCLKConfig+0x378>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34188952:	4b0c      	ldr	r3, [pc, #48]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34188954:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34188958:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418895c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188960:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188964:	699a      	ldr	r2, [r3, #24]
34188966:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418896a:	69db      	ldr	r3, [r3, #28]
3418896c:	3b01      	subs	r3, #1
3418896e:	041b      	lsls	r3, r3, #16
34188970:	4313      	orrs	r3, r2
34188972:	4a04      	ldr	r2, [pc, #16]	@ (34188984 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34188974:	430b      	orrs	r3, r1
34188976:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
3418897a:	f7ff fa2f 	bl	34187ddc <LL_RCC_IC3_Enable>
3418897e:	e032      	b.n	341889e6 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
34188980:	56024800 	.word	0x56024800
34188984:	56028000 	.word	0x56028000
34188988:	03020014 	.word	0x03020014
3418898c:	03030014 	.word	0x03030014
34188990:	03010014 	.word	0x03010014
34188994:	03020414 	.word	0x03020414
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC4)
34188998:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418899c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
341889a0:	4bc5      	ldr	r3, [pc, #788]	@ (34188cb8 <HAL_RCCEx_PeriphCLKConfig+0x698>)
341889a2:	429a      	cmp	r2, r3
341889a4:	d116      	bne.n	341889d4 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
341889a6:	4bc5      	ldr	r3, [pc, #788]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341889a8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341889ac:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341889b0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341889b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341889b8:	6a1a      	ldr	r2, [r3, #32]
341889ba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341889be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341889c0:	3b01      	subs	r3, #1
341889c2:	041b      	lsls	r3, r3, #16
341889c4:	4313      	orrs	r3, r2
341889c6:	4abd      	ldr	r2, [pc, #756]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341889c8:	430b      	orrs	r3, r1
341889ca:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
341889ce:	f7ff fa45 	bl	34187e5c <LL_RCC_IC4_Enable>
341889d2:	e008      	b.n	341889e6 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_CLKP)
341889d4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341889d8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
341889dc:	4bb8      	ldr	r3, [pc, #736]	@ (34188cc0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>)
341889de:	429a      	cmp	r2, r3
341889e0:	d101      	bne.n	341889e6 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
    {
      LL_RCC_CLKP_Enable();
341889e2:	f7ff fdfb 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI2 clock source */
    __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
341889e6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341889ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
341889ee:	4618      	mov	r0, r3
341889f0:	f7fe fda2 	bl	34187538 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI3 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI3) == RCC_PERIPHCLK_XSPI3)
341889f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341889f8:	e9d3 2300 	ldrd	r2, r3, [r3]
341889fc:	2100      	movs	r1, #0
341889fe:	f8c7 11a0 	str.w	r1, [r7, #416]	@ 0x1a0
34188a02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34188a06:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
34188a0a:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
34188a0e:	4603      	mov	r3, r0
34188a10:	460a      	mov	r2, r1
34188a12:	4313      	orrs	r3, r2
34188a14:	d04b      	beq.n	34188aae <HAL_RCCEx_PeriphCLKConfig+0x48e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI3CLKSOURCE(PeriphClkInit->Xspi3ClockSelection));

    if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC3)
34188a16:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a1a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
34188a1e:	4ba9      	ldr	r3, [pc, #676]	@ (34188cc4 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
34188a20:	429a      	cmp	r2, r3
34188a22:	d116      	bne.n	34188a52 <HAL_RCCEx_PeriphCLKConfig+0x432>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34188a24:	4ba5      	ldr	r3, [pc, #660]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188a26:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34188a2a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188a2e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188a32:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a36:	699a      	ldr	r2, [r3, #24]
34188a38:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a3c:	69db      	ldr	r3, [r3, #28]
34188a3e:	3b01      	subs	r3, #1
34188a40:	041b      	lsls	r3, r3, #16
34188a42:	4313      	orrs	r3, r2
34188a44:	4a9d      	ldr	r2, [pc, #628]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188a46:	430b      	orrs	r3, r1
34188a48:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
34188a4c:	f7ff f9c6 	bl	34187ddc <LL_RCC_IC3_Enable>
34188a50:	e026      	b.n	34188aa0 <HAL_RCCEx_PeriphCLKConfig+0x480>
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC4)
34188a52:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a56:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
34188a5a:	4b9b      	ldr	r3, [pc, #620]	@ (34188cc8 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
34188a5c:	429a      	cmp	r2, r3
34188a5e:	d116      	bne.n	34188a8e <HAL_RCCEx_PeriphCLKConfig+0x46e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34188a60:	4b96      	ldr	r3, [pc, #600]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188a62:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34188a66:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188a6a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188a6e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a72:	6a1a      	ldr	r2, [r3, #32]
34188a74:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34188a7a:	3b01      	subs	r3, #1
34188a7c:	041b      	lsls	r3, r3, #16
34188a7e:	4313      	orrs	r3, r2
34188a80:	4a8e      	ldr	r2, [pc, #568]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188a82:	430b      	orrs	r3, r1
34188a84:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34188a88:	f7ff f9e8 	bl	34187e5c <LL_RCC_IC4_Enable>
34188a8c:	e008      	b.n	34188aa0 <HAL_RCCEx_PeriphCLKConfig+0x480>
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_CLKP)
34188a8e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188a92:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
34188a96:	4b8d      	ldr	r3, [pc, #564]	@ (34188ccc <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
34188a98:	429a      	cmp	r2, r3
34188a9a:	d101      	bne.n	34188aa0 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      LL_RCC_CLKP_Enable();
34188a9c:	f7ff fd9e 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI3 clock source */
    __HAL_RCC_XSPI3_CONFIG(PeriphClkInit->Xspi3ClockSelection);
34188aa0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188aa4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34188aa8:	4618      	mov	r0, r3
34188aaa:	f7fe fd45 	bl	34187538 <LL_RCC_SetXSPIClockSource>
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
34188aae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
34188ab6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
34188aba:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
34188abe:	2300      	movs	r3, #0
34188ac0:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
34188ac4:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	@ 0x198
34188ac8:	4603      	mov	r3, r0
34188aca:	460a      	mov	r2, r1
34188acc:	4313      	orrs	r3, r2
34188ace:	d048      	beq.n	34188b62 <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC3)
34188ad0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ad4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34188ad8:	2b20      	cmp	r3, #32
34188ada:	d116      	bne.n	34188b0a <HAL_RCCEx_PeriphCLKConfig+0x4ea>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34188adc:	4b77      	ldr	r3, [pc, #476]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188ade:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34188ae2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188ae6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188aea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188aee:	699a      	ldr	r2, [r3, #24]
34188af0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188af4:	69db      	ldr	r3, [r3, #28]
34188af6:	3b01      	subs	r3, #1
34188af8:	041b      	lsls	r3, r3, #16
34188afa:	4313      	orrs	r3, r2
34188afc:	4a6f      	ldr	r2, [pc, #444]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188afe:	430b      	orrs	r3, r1
34188b00:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
34188b04:	f7ff f96a 	bl	34187ddc <LL_RCC_IC3_Enable>
34188b08:	e024      	b.n	34188b54 <HAL_RCCEx_PeriphCLKConfig+0x534>
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC4)
34188b0a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b0e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34188b12:	2b30      	cmp	r3, #48	@ 0x30
34188b14:	d116      	bne.n	34188b44 <HAL_RCCEx_PeriphCLKConfig+0x524>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34188b16:	4b69      	ldr	r3, [pc, #420]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188b18:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34188b1c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188b20:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188b24:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b28:	6a1a      	ldr	r2, [r3, #32]
34188b2a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34188b30:	3b01      	subs	r3, #1
34188b32:	041b      	lsls	r3, r3, #16
34188b34:	4313      	orrs	r3, r2
34188b36:	4a61      	ldr	r2, [pc, #388]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188b38:	430b      	orrs	r3, r1
34188b3a:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34188b3e:	f7ff f98d 	bl	34187e5c <LL_RCC_IC4_Enable>
34188b42:	e007      	b.n	34188b54 <HAL_RCCEx_PeriphCLKConfig+0x534>
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_CLKP)
34188b44:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b48:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34188b4c:	2b10      	cmp	r3, #16
34188b4e:	d101      	bne.n	34188b54 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      LL_RCC_CLKP_Enable();
34188b50:	f7ff fd44 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FMC kernel clock*/
    __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
34188b54:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b58:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34188b5c:	4618      	mov	r0, r3
34188b5e:	f7fe fc03 	bl	34187368 <LL_RCC_SetFMCClockSource>
  }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
34188b62:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b66:	e9d3 2300 	ldrd	r2, r3, [r3]
34188b6a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
34188b6e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
34188b72:	2300      	movs	r3, #0
34188b74:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
34188b78:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	@ 0x190
34188b7c:	4603      	mov	r3, r0
34188b7e:	460a      	mov	r2, r1
34188b80:	4313      	orrs	r3, r2
34188b82:	d04b      	beq.n	34188c1c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC4)
34188b84:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188b88:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
34188b8c:	4b50      	ldr	r3, [pc, #320]	@ (34188cd0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
34188b8e:	429a      	cmp	r2, r3
34188b90:	d116      	bne.n	34188bc0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34188b92:	4b4a      	ldr	r3, [pc, #296]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188b94:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34188b98:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188b9c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188ba0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ba4:	6a1a      	ldr	r2, [r3, #32]
34188ba6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34188bac:	3b01      	subs	r3, #1
34188bae:	041b      	lsls	r3, r3, #16
34188bb0:	4313      	orrs	r3, r2
34188bb2:	4a42      	ldr	r2, [pc, #264]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188bb4:	430b      	orrs	r3, r1
34188bb6:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34188bba:	f7ff f94f 	bl	34187e5c <LL_RCC_IC4_Enable>
34188bbe:	e026      	b.n	34188c0e <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC5)
34188bc0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188bc4:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
34188bc8:	4b42      	ldr	r3, [pc, #264]	@ (34188cd4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
34188bca:	429a      	cmp	r2, r3
34188bcc:	d116      	bne.n	34188bfc <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
34188bce:	4b3b      	ldr	r3, [pc, #236]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188bd0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34188bd4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188bd8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188bdc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188be0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34188be2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34188be8:	3b01      	subs	r3, #1
34188bea:	041b      	lsls	r3, r3, #16
34188bec:	4313      	orrs	r3, r2
34188bee:	4a33      	ldr	r2, [pc, #204]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188bf0:	430b      	orrs	r3, r1
34188bf2:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
34188bf6:	f7ff f971 	bl	34187edc <LL_RCC_IC5_Enable>
34188bfa:	e008      	b.n	34188c0e <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_CLKP)
34188bfc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c00:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
34188c04:	4b34      	ldr	r3, [pc, #208]	@ (34188cd8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
34188c06:	429a      	cmp	r2, r3
34188c08:	d101      	bne.n	34188c0e <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    {
      LL_RCC_CLKP_Enable();
34188c0a:	f7ff fce7 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC1 clock*/
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
34188c0e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c12:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
34188c16:	4618      	mov	r0, r3
34188c18:	f7fe fc57 	bl	341874ca <LL_RCC_SetSDMMCClockSource>
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
34188c1c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c20:	e9d3 2300 	ldrd	r2, r3, [r3]
34188c24:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
34188c28:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
34188c2c:	2300      	movs	r3, #0
34188c2e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
34188c32:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
34188c36:	4603      	mov	r3, r0
34188c38:	460a      	mov	r2, r1
34188c3a:	4313      	orrs	r3, r2
34188c3c:	d062      	beq.n	34188d04 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC4)
34188c3e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c42:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
34188c46:	4b25      	ldr	r3, [pc, #148]	@ (34188cdc <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
34188c48:	429a      	cmp	r2, r3
34188c4a:	d116      	bne.n	34188c7a <HAL_RCCEx_PeriphCLKConfig+0x65a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34188c4c:	4b1b      	ldr	r3, [pc, #108]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188c4e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34188c52:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188c56:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188c5a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c5e:	6a1a      	ldr	r2, [r3, #32]
34188c60:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34188c66:	3b01      	subs	r3, #1
34188c68:	041b      	lsls	r3, r3, #16
34188c6a:	4313      	orrs	r3, r2
34188c6c:	4a13      	ldr	r2, [pc, #76]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188c6e:	430b      	orrs	r3, r1
34188c70:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34188c74:	f7ff f8f2 	bl	34187e5c <LL_RCC_IC4_Enable>
34188c78:	e03d      	b.n	34188cf6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC5)
34188c7a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c7e:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
34188c82:	4b17      	ldr	r3, [pc, #92]	@ (34188ce0 <HAL_RCCEx_PeriphCLKConfig+0x6c0>)
34188c84:	429a      	cmp	r2, r3
34188c86:	d12d      	bne.n	34188ce4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
34188c88:	4b0c      	ldr	r3, [pc, #48]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188c8a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34188c8e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188c92:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188c96:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188c9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34188c9c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34188ca2:	3b01      	subs	r3, #1
34188ca4:	041b      	lsls	r3, r3, #16
34188ca6:	4313      	orrs	r3, r2
34188ca8:	4a04      	ldr	r2, [pc, #16]	@ (34188cbc <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34188caa:	430b      	orrs	r3, r1
34188cac:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
34188cb0:	f7ff f914 	bl	34187edc <LL_RCC_IC5_Enable>
34188cb4:	e01f      	b.n	34188cf6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
34188cb6:	bf00      	nop
34188cb8:	03030414 	.word	0x03030414
34188cbc:	56028000 	.word	0x56028000
34188cc0:	03010414 	.word	0x03010414
34188cc4:	03020814 	.word	0x03020814
34188cc8:	03030814 	.word	0x03030814
34188ccc:	03010814 	.word	0x03010814
34188cd0:	0302001c 	.word	0x0302001c
34188cd4:	0303001c 	.word	0x0303001c
34188cd8:	0301001c 	.word	0x0301001c
34188cdc:	0302041c 	.word	0x0302041c
34188ce0:	0303041c 	.word	0x0303041c
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_CLKP)
34188ce4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ce8:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
34188cec:	4bb3      	ldr	r3, [pc, #716]	@ (34188fbc <HAL_RCCEx_PeriphCLKConfig+0x99c>)
34188cee:	429a      	cmp	r2, r3
34188cf0:	d101      	bne.n	34188cf6 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      LL_RCC_CLKP_Enable();
34188cf2:	f7ff fc73 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC2 clock*/
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
34188cf6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188cfa:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
34188cfe:	4618      	mov	r0, r3
34188d00:	f7fe fbe3 	bl	341874ca <LL_RCC_SetSDMMCClockSource>
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
34188d04:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d08:	e9d3 2300 	ldrd	r2, r3, [r3]
34188d0c:	f002 0301 	and.w	r3, r2, #1
34188d10:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
34188d14:	2300      	movs	r3, #0
34188d16:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
34188d1a:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
34188d1e:	4603      	mov	r3, r0
34188d20:	460a      	mov	r2, r1
34188d22:	4313      	orrs	r3, r2
34188d24:	d057      	beq.n	34188dd6 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    assert_param(IS_RCC_ADCDIVIDER(PeriphClkInit->AdcDivider));

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC7)
34188d26:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d2a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34188d2e:	2b20      	cmp	r3, #32
34188d30:	d116      	bne.n	34188d60 <HAL_RCCEx_PeriphCLKConfig+0x740>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34188d32:	4ba3      	ldr	r3, [pc, #652]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188d34:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34188d38:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188d3c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188d40:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34188d46:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34188d4c:	3b01      	subs	r3, #1
34188d4e:	041b      	lsls	r3, r3, #16
34188d50:	4313      	orrs	r3, r2
34188d52:	4a9b      	ldr	r2, [pc, #620]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188d54:	430b      	orrs	r3, r1
34188d56:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34188d5a:	f7ff f8ff 	bl	34187f5c <LL_RCC_IC7_Enable>
34188d5e:	e024      	b.n	34188daa <HAL_RCCEx_PeriphCLKConfig+0x78a>
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC8)
34188d60:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d64:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34188d68:	2b30      	cmp	r3, #48	@ 0x30
34188d6a:	d116      	bne.n	34188d9a <HAL_RCCEx_PeriphCLKConfig+0x77a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34188d6c:	4b94      	ldr	r3, [pc, #592]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188d6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34188d72:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188d76:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188d7a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34188d80:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34188d86:	3b01      	subs	r3, #1
34188d88:	041b      	lsls	r3, r3, #16
34188d8a:	4313      	orrs	r3, r2
34188d8c:	4a8c      	ldr	r2, [pc, #560]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188d8e:	430b      	orrs	r3, r1
34188d90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34188d94:	f7ff f922 	bl	34187fdc <LL_RCC_IC8_Enable>
34188d98:	e007      	b.n	34188daa <HAL_RCCEx_PeriphCLKConfig+0x78a>
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_CLKP)
34188d9a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188d9e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34188da2:	2b10      	cmp	r3, #16
34188da4:	d101      	bne.n	34188daa <HAL_RCCEx_PeriphCLKConfig+0x78a>
    {
      LL_RCC_CLKP_Enable();
34188da6:	f7ff fc19 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ADC clock source and divider */
    MODIFY_REG(RCC->CCIPR1, (RCC_CCIPR1_ADCPRE | RCC_CCIPR1_ADC12SEL), \
34188daa:	4b85      	ldr	r3, [pc, #532]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188dac:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34188db0:	f423 417f 	bic.w	r1, r3, #65280	@ 0xff00
34188db4:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
34188db8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188dbc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
34188dc0:	3b01      	subs	r3, #1
34188dc2:	021a      	lsls	r2, r3, #8
34188dc4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188dc8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34188dcc:	4313      	orrs	r3, r2
34188dce:	4a7c      	ldr	r2, [pc, #496]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188dd0:	430b      	orrs	r3, r1
34188dd2:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
               (((PeriphClkInit->AdcDivider - 1U) << RCC_CCIPR1_ADCPRE_Pos) | (PeriphClkInit->AdcClockSelection)));
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
34188dd6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188dda:	e9d3 2300 	ldrd	r2, r3, [r3]
34188dde:	f002 0302 	and.w	r3, r2, #2
34188de2:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
34188de6:	2300      	movs	r3, #0
34188de8:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
34188dec:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
34188df0:	4603      	mov	r3, r0
34188df2:	460a      	mov	r2, r1
34188df4:	4313      	orrs	r3, r2
34188df6:	d048      	beq.n	34188e8a <HAL_RCCEx_PeriphCLKConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC7)
34188df8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188dfc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34188e00:	2b02      	cmp	r3, #2
34188e02:	d116      	bne.n	34188e32 <HAL_RCCEx_PeriphCLKConfig+0x812>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34188e04:	4b6e      	ldr	r3, [pc, #440]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188e06:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34188e0a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188e0e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188e12:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34188e18:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34188e1e:	3b01      	subs	r3, #1
34188e20:	041b      	lsls	r3, r3, #16
34188e22:	4313      	orrs	r3, r2
34188e24:	4a66      	ldr	r2, [pc, #408]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188e26:	430b      	orrs	r3, r1
34188e28:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34188e2c:	f7ff f896 	bl	34187f5c <LL_RCC_IC7_Enable>
34188e30:	e024      	b.n	34188e7c <HAL_RCCEx_PeriphCLKConfig+0x85c>
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC8)
34188e32:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e36:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34188e3a:	2b03      	cmp	r3, #3
34188e3c:	d116      	bne.n	34188e6c <HAL_RCCEx_PeriphCLKConfig+0x84c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34188e3e:	4b60      	ldr	r3, [pc, #384]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34188e44:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188e48:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188e4c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34188e52:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34188e58:	3b01      	subs	r3, #1
34188e5a:	041b      	lsls	r3, r3, #16
34188e5c:	4313      	orrs	r3, r2
34188e5e:	4a58      	ldr	r2, [pc, #352]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188e60:	430b      	orrs	r3, r1
34188e62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34188e66:	f7ff f8b9 	bl	34187fdc <LL_RCC_IC8_Enable>
34188e6a:	e007      	b.n	34188e7c <HAL_RCCEx_PeriphCLKConfig+0x85c>
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_CLKP)
34188e6c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e70:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34188e74:	2b01      	cmp	r3, #1
34188e76:	d101      	bne.n	34188e7c <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      LL_RCC_CLKP_Enable();
34188e78:	f7ff fbb0 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of ADF1 clock*/
    __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
34188e7c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e80:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34188e84:	4618      	mov	r0, r3
34188e86:	f7fe f9b1 	bl	341871ec <LL_RCC_SetADFClockSource>
  }

  /*------------------------------------ CSI configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CSI) == RCC_PERIPHCLK_CSI)
34188e8a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
34188e92:	f002 0308 	and.w	r3, r2, #8
34188e96:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
34188e9a:	2300      	movs	r3, #0
34188e9c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
34188ea0:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
34188ea4:	4603      	mov	r3, r0
34188ea6:	460a      	mov	r2, r1
34188ea8:	4313      	orrs	r3, r2
34188eaa:	d017      	beq.n	34188edc <HAL_RCCEx_PeriphCLKConfig+0x8bc>
    /* Check the parameters */
    assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC18].ClockSelection));
    assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC18].ClockDivider));

    /* Set IC18 configuration */
    MODIFY_REG(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL | RCC_IC18CFGR_IC18INT,
34188eac:	4b44      	ldr	r3, [pc, #272]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188eae:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34188eb2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188eb6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188eba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ebe:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
34188ec2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ec6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34188eca:	3b01      	subs	r3, #1
34188ecc:	041b      	lsls	r3, r3, #16
34188ece:	4313      	orrs	r3, r2
34188ed0:	4a3b      	ldr	r2, [pc, #236]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188ed2:	430b      	orrs	r3, r1
34188ed4:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
               PeriphClkInit->ICSelection[RCC_IC18].ClockSelection | \
               ((PeriphClkInit->ICSelection[RCC_IC18].ClockDivider - 1U) << RCC_IC18CFGR_IC18INT_Pos));

    LL_RCC_IC18_Enable();
34188ed8:	f7ff fac0 	bl	3418845c <LL_RCC_IC18_Enable>
  }

  /*---------------------- DCMIPP configuration ------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_DCMIPP) == RCC_PERIPHCLK_DCMIPP)
34188edc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
34188ee4:	f002 0310 	and.w	r3, r2, #16
34188ee8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
34188eec:	2300      	movs	r3, #0
34188eee:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
34188ef2:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	@ 0x168
34188ef6:	4603      	mov	r3, r0
34188ef8:	460a      	mov	r2, r1
34188efa:	4313      	orrs	r3, r2
34188efc:	d02f      	beq.n	34188f5e <HAL_RCCEx_PeriphCLKConfig+0x93e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DCMIPPCLKSOURCE(PeriphClkInit->DcmippClockSelection));

    if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_IC17)
34188efe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f02:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34188f06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34188f0a:	d118      	bne.n	34188f3e <HAL_RCCEx_PeriphCLKConfig+0x91e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC17].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC17].ClockDivider));

      /* Set IC17 configuration */
      MODIFY_REG(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL | RCC_IC17CFGR_IC17INT,
34188f0c:	4b2c      	ldr	r3, [pc, #176]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188f0e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34188f12:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188f16:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188f1a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f1e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
34188f22:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34188f2a:	3b01      	subs	r3, #1
34188f2c:	041b      	lsls	r3, r3, #16
34188f2e:	4313      	orrs	r3, r2
34188f30:	4a23      	ldr	r2, [pc, #140]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188f32:	430b      	orrs	r3, r1
34188f34:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
                 PeriphClkInit->ICSelection[RCC_IC17].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC17].ClockDivider - 1U) << RCC_IC17CFGR_IC17INT_Pos));

      LL_RCC_IC17_Enable();
34188f38:	f7ff fa50 	bl	341883dc <LL_RCC_IC17_Enable>
34188f3c:	e008      	b.n	34188f50 <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_CLKP)
34188f3e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f42:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34188f46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34188f4a:	d101      	bne.n	34188f50 <HAL_RCCEx_PeriphCLKConfig+0x930>
    {
      LL_RCC_CLKP_Enable();
34188f4c:	f7ff fb46 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the CEC clock source */
    __HAL_RCC_DCMIPP_CONFIG(PeriphClkInit->DcmippClockSelection);
34188f50:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f54:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34188f58:	4618      	mov	r0, r3
34188f5a:	f7fe f973 	bl	34187244 <LL_RCC_SetDCMIPPClockSource>
  }

  /*---------------------- ETH1 configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1) == RCC_PERIPHCLK_ETH1)
34188f5e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f62:	e9d3 2300 	ldrd	r2, r3, [r3]
34188f66:	f002 0320 	and.w	r3, r2, #32
34188f6a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
34188f6e:	2300      	movs	r3, #0
34188f70:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
34188f74:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
34188f78:	4603      	mov	r3, r0
34188f7a:	460a      	mov	r2, r1
34188f7c:	4313      	orrs	r3, r2
34188f7e:	d031      	beq.n	34188fe4 <HAL_RCCEx_PeriphCLKConfig+0x9c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1CLKSOURCE(PeriphClkInit->Eth1ClockSelection));

    if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_IC12)
34188f80:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188f84:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34188f88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34188f8c:	d11a      	bne.n	34188fc4 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC12].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC12].ClockDivider));

      /* Set IC12 configuration */
      MODIFY_REG(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL | RCC_IC12CFGR_IC12INT,
34188f8e:	4b0c      	ldr	r3, [pc, #48]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188f90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34188f94:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188f98:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188f9c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188fa0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
34188fa2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188fa6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
34188fa8:	3b01      	subs	r3, #1
34188faa:	041b      	lsls	r3, r3, #16
34188fac:	4313      	orrs	r3, r2
34188fae:	4a04      	ldr	r2, [pc, #16]	@ (34188fc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34188fb0:	430b      	orrs	r3, r1
34188fb2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
                 PeriphClkInit->ICSelection[RCC_IC12].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC12].ClockDivider - 1U) << RCC_IC12CFGR_IC12INT_Pos));

      LL_RCC_IC12_Enable();
34188fb6:	f7ff f8d1 	bl	3418815c <LL_RCC_IC12_Enable>
34188fba:	e00c      	b.n	34188fd6 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
34188fbc:	0301041c 	.word	0x0301041c
34188fc0:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_CLKP)
34188fc4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188fc8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34188fcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34188fd0:	d101      	bne.n	34188fd6 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      LL_RCC_CLKP_Enable();
34188fd2:	f7ff fb03 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 clock source */
    __HAL_RCC_ETH1_CONFIG(PeriphClkInit->Eth1ClockSelection);
34188fd6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188fda:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34188fde:	4618      	mov	r0, r3
34188fe0:	f7fe f946 	bl	34187270 <LL_RCC_SetETHClockSource>
  }

  /*---------------------- ETH1PHY configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
34188fe4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
34188fec:	f002 0340 	and.w	r3, r2, #64	@ 0x40
34188ff0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
34188ff4:	2300      	movs	r3, #0
34188ff6:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
34188ffa:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
34188ffe:	4603      	mov	r3, r0
34189000:	460a      	mov	r2, r1
34189002:	4313      	orrs	r3, r2
34189004:	d006      	beq.n	34189014 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYIF(PeriphClkInit->Eth1PhyInterfaceSelection));

    /* Configure the source of ETH1 PHY interface */
    __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyInterfaceSelection);
34189006:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418900a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3418900e:	4618      	mov	r0, r3
34189010:	f7fe f944 	bl	3418729c <LL_RCC_SetETHPHYInterface>
  }

  /*---------------------- ETH1 RX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1RX) == RCC_PERIPHCLK_ETH1RX)
34189014:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189018:	e9d3 2300 	ldrd	r2, r3, [r3]
3418901c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
34189020:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
34189024:	2300      	movs	r3, #0
34189026:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
3418902a:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
3418902e:	4603      	mov	r3, r0
34189030:	460a      	mov	r2, r1
34189032:	4313      	orrs	r3, r2
34189034:	d006      	beq.n	34189044 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1RXCLKSOURCE(PeriphClkInit->Eth1RxClockSelection));

    /* Configure the ETH1 RX clock source */
    __HAL_RCC_ETH1RX_CONFIG(PeriphClkInit->Eth1RxClockSelection);
34189036:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418903a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3418903e:	4618      	mov	r0, r3
34189040:	f7fe f950 	bl	341872e4 <LL_RCC_SetETHREFRXClockSource>
  }

  /*---------------------- ETH1 TX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1TX) == RCC_PERIPHCLK_ETH1TX)
34189044:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189048:	e9d3 2300 	ldrd	r2, r3, [r3]
3418904c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
34189050:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
34189054:	2300      	movs	r3, #0
34189056:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
3418905a:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
3418905e:	4603      	mov	r3, r0
34189060:	460a      	mov	r2, r1
34189062:	4313      	orrs	r3, r2
34189064:	d006      	beq.n	34189074 <HAL_RCCEx_PeriphCLKConfig+0xa54>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1TXCLKSOURCE(PeriphClkInit->Eth1TxClockSelection));

    /* Configure the ETH1 TX clock source */
    __HAL_RCC_ETH1TX_CONFIG(PeriphClkInit->Eth1TxClockSelection);
34189066:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418906a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
3418906e:	4618      	mov	r0, r3
34189070:	f7fe f94e 	bl	34187310 <LL_RCC_SetETHREFTXClockSource>
  }

  /*---------------------- ETH1 PTP configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PTP) == RCC_PERIPHCLK_ETH1PTP)
34189074:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189078:	e9d3 2300 	ldrd	r2, r3, [r3]
3418907c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
34189080:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
34189084:	2300      	movs	r3, #0
34189086:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
3418908a:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
3418908e:	4603      	mov	r3, r0
34189090:	460a      	mov	r2, r1
34189092:	4313      	orrs	r3, r2
34189094:	d038      	beq.n	34189108 <HAL_RCCEx_PeriphCLKConfig+0xae8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PTPCLKSOURCE(PeriphClkInit->Eth1PtpClockSelection));
    assert_param(IS_RCC_ETH1PTPDIVIDER(PeriphClkInit->Eth1PtpDivider));

    if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_IC13)
34189096:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418909a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3418909e:	2b02      	cmp	r3, #2
341890a0:	d116      	bne.n	341890d0 <HAL_RCCEx_PeriphCLKConfig+0xab0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC13].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC13].ClockDivider));

      /* Set IC13 configuration */
      MODIFY_REG(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL | RCC_IC13CFGR_IC13INT,
341890a2:	4bbc      	ldr	r3, [pc, #752]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341890a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
341890a8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341890ac:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341890b0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341890b4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
341890b6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341890ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
341890bc:	3b01      	subs	r3, #1
341890be:	041b      	lsls	r3, r3, #16
341890c0:	4313      	orrs	r3, r2
341890c2:	4ab4      	ldr	r2, [pc, #720]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341890c4:	430b      	orrs	r3, r1
341890c6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
                 PeriphClkInit->ICSelection[RCC_IC13].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC13].ClockDivider - 1U) << RCC_IC13CFGR_IC13INT_Pos));

      LL_RCC_IC13_Enable();
341890ca:	f7ff f887 	bl	341881dc <LL_RCC_IC13_Enable>
341890ce:	e007      	b.n	341890e0 <HAL_RCCEx_PeriphCLKConfig+0xac0>
    }
    else if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_CLKP)
341890d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341890d4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341890d8:	2b01      	cmp	r3, #1
341890da:	d101      	bne.n	341890e0 <HAL_RCCEx_PeriphCLKConfig+0xac0>
    {
      LL_RCC_CLKP_Enable();
341890dc:	f7ff fa7e 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 PTP clock source and divider */
    MODIFY_REG(RCC->CCIPR2, (RCC_CCIPR2_ETH1PTPDIV | RCC_CCIPR2_ETH1PTPSEL), \
341890e0:	4bac      	ldr	r3, [pc, #688]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341890e2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341890e6:	f023 01f3 	bic.w	r1, r3, #243	@ 0xf3
341890ea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341890ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341890f2:	3b01      	subs	r3, #1
341890f4:	011a      	lsls	r2, r3, #4
341890f6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341890fa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341890fe:	4313      	orrs	r3, r2
34189100:	4aa4      	ldr	r2, [pc, #656]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34189102:	430b      	orrs	r3, r1
34189104:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
               (((PeriphClkInit->Eth1PtpDivider - 1U) << RCC_CCIPR2_ETH1PTPDIV_Pos) | \
                PeriphClkInit->Eth1PtpClockSelection));
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
34189108:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418910c:	e9d3 2300 	ldrd	r2, r3, [r3]
34189110:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
34189114:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
34189118:	2300      	movs	r3, #0
3418911a:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
3418911e:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
34189122:	4603      	mov	r3, r0
34189124:	460a      	mov	r2, r1
34189126:	4313      	orrs	r3, r2
34189128:	d02d      	beq.n	34189186 <HAL_RCCEx_PeriphCLKConfig+0xb66>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_IC19)
3418912a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418912e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34189132:	2b02      	cmp	r3, #2
34189134:	d118      	bne.n	34189168 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
34189136:	4b97      	ldr	r3, [pc, #604]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34189138:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
3418913c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189140:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189144:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189148:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
3418914c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189150:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
34189154:	3b01      	subs	r3, #1
34189156:	041b      	lsls	r3, r3, #16
34189158:	4313      	orrs	r3, r2
3418915a:	4a8e      	ldr	r2, [pc, #568]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418915c:	430b      	orrs	r3, r1
3418915e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
34189162:	f7ff f9bb 	bl	341884dc <LL_RCC_IC19_Enable>
34189166:	e007      	b.n	34189178 <HAL_RCCEx_PeriphCLKConfig+0xb58>
    }
    else if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_CLKP)
34189168:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418916c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34189170:	2b01      	cmp	r3, #1
34189172:	d101      	bne.n	34189178 <HAL_RCCEx_PeriphCLKConfig+0xb58>
    {
      LL_RCC_CLKP_Enable();
34189174:	f7ff fa32 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FDCAN clock*/
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
34189178:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418917c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34189180:	4618      	mov	r0, r3
34189182:	f7fe f8db 	bl	3418733c <LL_RCC_SetFDCANClockSource>
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
34189186:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418918a:	e9d3 2300 	ldrd	r2, r3, [r3]
3418918e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
34189192:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
34189196:	2300      	movs	r3, #0
34189198:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
3418919c:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
341891a0:	4603      	mov	r3, r0
341891a2:	460a      	mov	r2, r1
341891a4:	4313      	orrs	r3, r2
341891a6:	d04b      	beq.n	34189240 <HAL_RCCEx_PeriphCLKConfig+0xc20>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC10)
341891a8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341891ac:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
341891b0:	4b79      	ldr	r3, [pc, #484]	@ (34189398 <HAL_RCCEx_PeriphCLKConfig+0xd78>)
341891b2:	429a      	cmp	r2, r3
341891b4:	d116      	bne.n	341891e4 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
341891b6:	4b77      	ldr	r3, [pc, #476]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341891b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341891bc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341891c0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341891c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341891c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
341891ca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341891ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341891d0:	3b01      	subs	r3, #1
341891d2:	041b      	lsls	r3, r3, #16
341891d4:	4313      	orrs	r3, r2
341891d6:	4a6f      	ldr	r2, [pc, #444]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341891d8:	430b      	orrs	r3, r1
341891da:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
341891de:	f7fe ff7d 	bl	341880dc <LL_RCC_IC10_Enable>
341891e2:	e026      	b.n	34189232 <HAL_RCCEx_PeriphCLKConfig+0xc12>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC15)
341891e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341891e8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
341891ec:	4b6b      	ldr	r3, [pc, #428]	@ (3418939c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
341891ee:	429a      	cmp	r2, r3
341891f0:	d116      	bne.n	34189220 <HAL_RCCEx_PeriphCLKConfig+0xc00>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341891f2:	4b68      	ldr	r3, [pc, #416]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341891f4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341891f8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341891fc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189200:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189204:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34189206:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418920a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3418920c:	3b01      	subs	r3, #1
3418920e:	041b      	lsls	r3, r3, #16
34189210:	4313      	orrs	r3, r2
34189212:	4a60      	ldr	r2, [pc, #384]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34189214:	430b      	orrs	r3, r1
34189216:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418921a:	f7ff f85f 	bl	341882dc <LL_RCC_IC15_Enable>
3418921e:	e008      	b.n	34189232 <HAL_RCCEx_PeriphCLKConfig+0xc12>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_CLKP)
34189220:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189224:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
34189228:	4b5d      	ldr	r3, [pc, #372]	@ (341893a0 <HAL_RCCEx_PeriphCLKConfig+0xd80>)
3418922a:	429a      	cmp	r2, r3
3418922c:	d101      	bne.n	34189232 <HAL_RCCEx_PeriphCLKConfig+0xc12>
    {
      LL_RCC_CLKP_Enable();
3418922e:	f7ff f9d5 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C1 clock*/
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
34189232:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189236:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3418923a:	4618      	mov	r0, r3
3418923c:	f7fe f8aa 	bl	34187394 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
34189240:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189244:	e9d3 2300 	ldrd	r2, r3, [r3]
34189248:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
3418924c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
34189250:	2300      	movs	r3, #0
34189252:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
34189256:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
3418925a:	4603      	mov	r3, r0
3418925c:	460a      	mov	r2, r1
3418925e:	4313      	orrs	r3, r2
34189260:	d04b      	beq.n	341892fa <HAL_RCCEx_PeriphCLKConfig+0xcda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC10)
34189262:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189266:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3418926a:	4b4e      	ldr	r3, [pc, #312]	@ (341893a4 <HAL_RCCEx_PeriphCLKConfig+0xd84>)
3418926c:	429a      	cmp	r2, r3
3418926e:	d116      	bne.n	3418929e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34189270:	4b48      	ldr	r3, [pc, #288]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34189272:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34189276:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418927a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418927e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189282:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34189284:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418928a:	3b01      	subs	r3, #1
3418928c:	041b      	lsls	r3, r3, #16
3418928e:	4313      	orrs	r3, r2
34189290:	4a40      	ldr	r2, [pc, #256]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34189292:	430b      	orrs	r3, r1
34189294:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34189298:	f7fe ff20 	bl	341880dc <LL_RCC_IC10_Enable>
3418929c:	e026      	b.n	341892ec <HAL_RCCEx_PeriphCLKConfig+0xccc>
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC15)
3418929e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341892a2:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
341892a6:	4b40      	ldr	r3, [pc, #256]	@ (341893a8 <HAL_RCCEx_PeriphCLKConfig+0xd88>)
341892a8:	429a      	cmp	r2, r3
341892aa:	d116      	bne.n	341892da <HAL_RCCEx_PeriphCLKConfig+0xcba>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341892ac:	4b39      	ldr	r3, [pc, #228]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341892ae:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341892b2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341892b6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341892ba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341892be:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341892c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341892c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341892c6:	3b01      	subs	r3, #1
341892c8:	041b      	lsls	r3, r3, #16
341892ca:	4313      	orrs	r3, r2
341892cc:	4a31      	ldr	r2, [pc, #196]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341892ce:	430b      	orrs	r3, r1
341892d0:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341892d4:	f7ff f802 	bl	341882dc <LL_RCC_IC15_Enable>
341892d8:	e008      	b.n	341892ec <HAL_RCCEx_PeriphCLKConfig+0xccc>
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_CLKP)
341892da:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341892de:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
341892e2:	4b32      	ldr	r3, [pc, #200]	@ (341893ac <HAL_RCCEx_PeriphCLKConfig+0xd8c>)
341892e4:	429a      	cmp	r2, r3
341892e6:	d101      	bne.n	341892ec <HAL_RCCEx_PeriphCLKConfig+0xccc>
    {
      LL_RCC_CLKP_Enable();
341892e8:	f7ff f978 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C2 clock*/
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
341892ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341892f0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
341892f4:	4618      	mov	r0, r3
341892f6:	f7fe f84d 	bl	34187394 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C3 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
341892fa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341892fe:	e9d3 2300 	ldrd	r2, r3, [r3]
34189302:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
34189306:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
3418930a:	2300      	movs	r3, #0
3418930c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
34189310:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
34189314:	4603      	mov	r3, r0
34189316:	460a      	mov	r2, r1
34189318:	4313      	orrs	r3, r2
3418931a:	d05d      	beq.n	341893d8 <HAL_RCCEx_PeriphCLKConfig+0xdb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC10)
3418931c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189320:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
34189324:	4b22      	ldr	r3, [pc, #136]	@ (341893b0 <HAL_RCCEx_PeriphCLKConfig+0xd90>)
34189326:	429a      	cmp	r2, r3
34189328:	d116      	bne.n	34189358 <HAL_RCCEx_PeriphCLKConfig+0xd38>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3418932a:	4b1a      	ldr	r3, [pc, #104]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418932c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34189330:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189334:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189338:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418933c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3418933e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34189344:	3b01      	subs	r3, #1
34189346:	041b      	lsls	r3, r3, #16
34189348:	4313      	orrs	r3, r2
3418934a:	4a12      	ldr	r2, [pc, #72]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418934c:	430b      	orrs	r3, r1
3418934e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34189352:	f7fe fec3 	bl	341880dc <LL_RCC_IC10_Enable>
34189356:	e038      	b.n	341893ca <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC15)
34189358:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418935c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
34189360:	4b14      	ldr	r3, [pc, #80]	@ (341893b4 <HAL_RCCEx_PeriphCLKConfig+0xd94>)
34189362:	429a      	cmp	r2, r3
34189364:	d128      	bne.n	341893b8 <HAL_RCCEx_PeriphCLKConfig+0xd98>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34189366:	4b0b      	ldr	r3, [pc, #44]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34189368:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418936c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189370:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189374:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189378:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3418937a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418937e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34189380:	3b01      	subs	r3, #1
34189382:	041b      	lsls	r3, r3, #16
34189384:	4313      	orrs	r3, r2
34189386:	4a03      	ldr	r2, [pc, #12]	@ (34189394 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34189388:	430b      	orrs	r3, r1
3418938a:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418938e:	f7fe ffa5 	bl	341882dc <LL_RCC_IC15_Enable>
34189392:	e01a      	b.n	341893ca <HAL_RCCEx_PeriphCLKConfig+0xdaa>
34189394:	56028000 	.word	0x56028000
34189398:	0702000c 	.word	0x0702000c
3418939c:	0703000c 	.word	0x0703000c
341893a0:	0701000c 	.word	0x0701000c
341893a4:	0702040c 	.word	0x0702040c
341893a8:	0703040c 	.word	0x0703040c
341893ac:	0701040c 	.word	0x0701040c
341893b0:	0702080c 	.word	0x0702080c
341893b4:	0703080c 	.word	0x0703080c
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_CLKP)
341893b8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341893bc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
341893c0:	4bc8      	ldr	r3, [pc, #800]	@ (341896e4 <HAL_RCCEx_PeriphCLKConfig+0x10c4>)
341893c2:	429a      	cmp	r2, r3
341893c4:	d101      	bne.n	341893ca <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      LL_RCC_CLKP_Enable();
341893c6:	f7ff f909 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C3 clock*/
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
341893ca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341893ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
341893d2:	4618      	mov	r0, r3
341893d4:	f7fd ffde 	bl	34187394 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
341893d8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341893dc:	e9d3 2300 	ldrd	r2, r3, [r3]
341893e0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
341893e4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
341893e8:	2300      	movs	r3, #0
341893ea:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
341893ee:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
341893f2:	4603      	mov	r3, r0
341893f4:	460a      	mov	r2, r1
341893f6:	4313      	orrs	r3, r2
341893f8:	d04b      	beq.n	34189492 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC10)
341893fa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341893fe:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
34189402:	4bb9      	ldr	r3, [pc, #740]	@ (341896e8 <HAL_RCCEx_PeriphCLKConfig+0x10c8>)
34189404:	429a      	cmp	r2, r3
34189406:	d116      	bne.n	34189436 <HAL_RCCEx_PeriphCLKConfig+0xe16>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34189408:	4bb8      	ldr	r3, [pc, #736]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
3418940a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3418940e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189412:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189416:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418941a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3418941c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34189422:	3b01      	subs	r3, #1
34189424:	041b      	lsls	r3, r3, #16
34189426:	4313      	orrs	r3, r2
34189428:	4ab0      	ldr	r2, [pc, #704]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
3418942a:	430b      	orrs	r3, r1
3418942c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34189430:	f7fe fe54 	bl	341880dc <LL_RCC_IC10_Enable>
34189434:	e026      	b.n	34189484 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC15)
34189436:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418943a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3418943e:	4bac      	ldr	r3, [pc, #688]	@ (341896f0 <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
34189440:	429a      	cmp	r2, r3
34189442:	d116      	bne.n	34189472 <HAL_RCCEx_PeriphCLKConfig+0xe52>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34189444:	4ba9      	ldr	r3, [pc, #676]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34189446:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418944a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418944e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189452:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189456:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34189458:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418945c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3418945e:	3b01      	subs	r3, #1
34189460:	041b      	lsls	r3, r3, #16
34189462:	4313      	orrs	r3, r2
34189464:	4aa1      	ldr	r2, [pc, #644]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34189466:	430b      	orrs	r3, r1
34189468:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418946c:	f7fe ff36 	bl	341882dc <LL_RCC_IC15_Enable>
34189470:	e008      	b.n	34189484 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_CLKP)
34189472:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189476:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3418947a:	4b9e      	ldr	r3, [pc, #632]	@ (341896f4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>)
3418947c:	429a      	cmp	r2, r3
3418947e:	d101      	bne.n	34189484 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    {
      LL_RCC_CLKP_Enable();
34189480:	f7ff f8ac 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C4 clock*/
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
34189484:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189488:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
3418948c:	4618      	mov	r0, r3
3418948e:	f7fd ff81 	bl	34187394 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
34189492:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189496:	e9d3 2300 	ldrd	r2, r3, [r3]
3418949a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
3418949e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
341894a2:	2300      	movs	r3, #0
341894a4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
341894a8:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
341894ac:	4603      	mov	r3, r0
341894ae:	460a      	mov	r2, r1
341894b0:	4313      	orrs	r3, r2
341894b2:	d04b      	beq.n	3418954c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(PeriphClkInit->I3c1ClockSelection));

    if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC10)
341894b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341894b8:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
341894bc:	4b8e      	ldr	r3, [pc, #568]	@ (341896f8 <HAL_RCCEx_PeriphCLKConfig+0x10d8>)
341894be:	429a      	cmp	r2, r3
341894c0:	d116      	bne.n	341894f0 <HAL_RCCEx_PeriphCLKConfig+0xed0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
341894c2:	4b8a      	ldr	r3, [pc, #552]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341894c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341894c8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341894cc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341894d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341894d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
341894d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341894da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341894dc:	3b01      	subs	r3, #1
341894de:	041b      	lsls	r3, r3, #16
341894e0:	4313      	orrs	r3, r2
341894e2:	4a82      	ldr	r2, [pc, #520]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341894e4:	430b      	orrs	r3, r1
341894e6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
341894ea:	f7fe fdf7 	bl	341880dc <LL_RCC_IC10_Enable>
341894ee:	e026      	b.n	3418953e <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC15)
341894f0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341894f4:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
341894f8:	4b80      	ldr	r3, [pc, #512]	@ (341896fc <HAL_RCCEx_PeriphCLKConfig+0x10dc>)
341894fa:	429a      	cmp	r2, r3
341894fc:	d116      	bne.n	3418952c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341894fe:	4b7b      	ldr	r3, [pc, #492]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34189500:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34189504:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189508:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418950c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189510:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34189512:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189516:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34189518:	3b01      	subs	r3, #1
3418951a:	041b      	lsls	r3, r3, #16
3418951c:	4313      	orrs	r3, r2
3418951e:	4a73      	ldr	r2, [pc, #460]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34189520:	430b      	orrs	r3, r1
34189522:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34189526:	f7fe fed9 	bl	341882dc <LL_RCC_IC15_Enable>
3418952a:	e008      	b.n	3418953e <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_CLKP)
3418952c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189530:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
34189534:	4b72      	ldr	r3, [pc, #456]	@ (34189700 <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
34189536:	429a      	cmp	r2, r3
34189538:	d101      	bne.n	3418953e <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    {
      LL_RCC_CLKP_Enable();
3418953a:	f7ff f84f 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C1 clock*/
    __HAL_RCC_I3C1_CONFIG(PeriphClkInit->I3c1ClockSelection);
3418953e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189542:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34189546:	4618      	mov	r0, r3
34189548:	f7fd ff2f 	bl	341873aa <LL_RCC_SetI3CClockSource>
  }

  /*------------------------------ I3C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
3418954c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189550:	e9d3 2300 	ldrd	r2, r3, [r3]
34189554:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
34189558:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
3418955c:	2300      	movs	r3, #0
3418955e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
34189562:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
34189566:	4603      	mov	r3, r0
34189568:	460a      	mov	r2, r1
3418956a:	4313      	orrs	r3, r2
3418956c:	d04b      	beq.n	34189606 <HAL_RCCEx_PeriphCLKConfig+0xfe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(PeriphClkInit->I3c2ClockSelection));

    if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC10)
3418956e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189572:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
34189576:	4b63      	ldr	r3, [pc, #396]	@ (34189704 <HAL_RCCEx_PeriphCLKConfig+0x10e4>)
34189578:	429a      	cmp	r2, r3
3418957a:	d116      	bne.n	341895aa <HAL_RCCEx_PeriphCLKConfig+0xf8a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3418957c:	4b5b      	ldr	r3, [pc, #364]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
3418957e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34189582:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189586:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418958a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418958e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34189590:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34189596:	3b01      	subs	r3, #1
34189598:	041b      	lsls	r3, r3, #16
3418959a:	4313      	orrs	r3, r2
3418959c:	4a53      	ldr	r2, [pc, #332]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
3418959e:	430b      	orrs	r3, r1
341895a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
341895a4:	f7fe fd9a 	bl	341880dc <LL_RCC_IC10_Enable>
341895a8:	e026      	b.n	341895f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC15)
341895aa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341895ae:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
341895b2:	4b55      	ldr	r3, [pc, #340]	@ (34189708 <HAL_RCCEx_PeriphCLKConfig+0x10e8>)
341895b4:	429a      	cmp	r2, r3
341895b6:	d116      	bne.n	341895e6 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341895b8:	4b4c      	ldr	r3, [pc, #304]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341895ba:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341895be:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341895c2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341895c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341895ca:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341895cc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341895d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341895d2:	3b01      	subs	r3, #1
341895d4:	041b      	lsls	r3, r3, #16
341895d6:	4313      	orrs	r3, r2
341895d8:	4a44      	ldr	r2, [pc, #272]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341895da:	430b      	orrs	r3, r1
341895dc:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341895e0:	f7fe fe7c 	bl	341882dc <LL_RCC_IC15_Enable>
341895e4:	e008      	b.n	341895f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_CLKP)
341895e6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341895ea:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
341895ee:	4b47      	ldr	r3, [pc, #284]	@ (3418970c <HAL_RCCEx_PeriphCLKConfig+0x10ec>)
341895f0:	429a      	cmp	r2, r3
341895f2:	d101      	bne.n	341895f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    {
      LL_RCC_CLKP_Enable();
341895f4:	f7fe fff2 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C2 clock*/
    __HAL_RCC_I3C2_CONFIG(PeriphClkInit->I3c2ClockSelection);
341895f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341895fc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34189600:	4618      	mov	r0, r3
34189602:	f7fd fed2 	bl	341873aa <LL_RCC_SetI3CClockSource>
  }

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
34189606:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418960a:	e9d3 2300 	ldrd	r2, r3, [r3]
3418960e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
34189612:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
34189616:	2300      	movs	r3, #0
34189618:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
3418961c:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
34189620:	4603      	mov	r3, r0
34189622:	460a      	mov	r2, r1
34189624:	4313      	orrs	r3, r2
34189626:	d02d      	beq.n	34189684 <HAL_RCCEx_PeriphCLKConfig+0x1064>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_IC15)
34189628:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418962c:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
34189630:	4b37      	ldr	r3, [pc, #220]	@ (34189710 <HAL_RCCEx_PeriphCLKConfig+0x10f0>)
34189632:	429a      	cmp	r2, r3
34189634:	d116      	bne.n	34189664 <HAL_RCCEx_PeriphCLKConfig+0x1044>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34189636:	4b2d      	ldr	r3, [pc, #180]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34189638:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418963c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189640:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189644:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189648:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3418964a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418964e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34189650:	3b01      	subs	r3, #1
34189652:	041b      	lsls	r3, r3, #16
34189654:	4313      	orrs	r3, r2
34189656:	4a25      	ldr	r2, [pc, #148]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34189658:	430b      	orrs	r3, r1
3418965a:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418965e:	f7fe fe3d 	bl	341882dc <LL_RCC_IC15_Enable>
34189662:	e008      	b.n	34189676 <HAL_RCCEx_PeriphCLKConfig+0x1056>
    }
    else if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_CLKP)
34189664:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189668:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
3418966c:	4b29      	ldr	r3, [pc, #164]	@ (34189714 <HAL_RCCEx_PeriphCLKConfig+0x10f4>)
3418966e:	429a      	cmp	r2, r3
34189670:	d101      	bne.n	34189676 <HAL_RCCEx_PeriphCLKConfig+0x1056>
    {
      LL_RCC_CLKP_Enable();
34189672:	f7fe ffb3 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM1 clock*/
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
34189676:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418967a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3418967e:	4618      	mov	r0, r3
34189680:	f7fd fe9e 	bl	341873c0 <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM2 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
34189684:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189688:	e9d3 2300 	ldrd	r2, r3, [r3]
3418968c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
34189690:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
34189694:	2300      	movs	r3, #0
34189696:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
3418969a:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
3418969e:	4603      	mov	r3, r0
341896a0:	460a      	mov	r2, r1
341896a2:	4313      	orrs	r3, r2
341896a4:	d04a      	beq.n	3418973c <HAL_RCCEx_PeriphCLKConfig+0x111c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_IC15)
341896a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341896aa:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
341896ae:	4b1a      	ldr	r3, [pc, #104]	@ (34189718 <HAL_RCCEx_PeriphCLKConfig+0x10f8>)
341896b0:	429a      	cmp	r2, r3
341896b2:	d133      	bne.n	3418971c <HAL_RCCEx_PeriphCLKConfig+0x10fc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341896b4:	4b0d      	ldr	r3, [pc, #52]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341896b6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341896ba:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341896be:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341896c2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341896c6:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341896c8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341896cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341896ce:	3b01      	subs	r3, #1
341896d0:	041b      	lsls	r3, r3, #16
341896d2:	4313      	orrs	r3, r2
341896d4:	4a05      	ldr	r2, [pc, #20]	@ (341896ec <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341896d6:	430b      	orrs	r3, r1
341896d8:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341896dc:	f7fe fdfe 	bl	341882dc <LL_RCC_IC15_Enable>
341896e0:	e025      	b.n	3418972e <HAL_RCCEx_PeriphCLKConfig+0x110e>
341896e2:	bf00      	nop
341896e4:	0701080c 	.word	0x0701080c
341896e8:	07020c0c 	.word	0x07020c0c
341896ec:	56028000 	.word	0x56028000
341896f0:	07030c0c 	.word	0x07030c0c
341896f4:	07010c0c 	.word	0x07010c0c
341896f8:	0702100c 	.word	0x0702100c
341896fc:	0703100c 	.word	0x0703100c
34189700:	0701100c 	.word	0x0701100c
34189704:	0702140c 	.word	0x0702140c
34189708:	0703140c 	.word	0x0703140c
3418970c:	0701140c 	.word	0x0701140c
34189710:	0702082c 	.word	0x0702082c
34189714:	0701082c 	.word	0x0701082c
34189718:	07020c2c 	.word	0x07020c2c
    }
    else if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_CLKP)
3418971c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189720:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
34189724:	4bca      	ldr	r3, [pc, #808]	@ (34189a50 <HAL_RCCEx_PeriphCLKConfig+0x1430>)
34189726:	429a      	cmp	r2, r3
34189728:	d101      	bne.n	3418972e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      LL_RCC_CLKP_Enable();
3418972a:	f7fe ff57 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM2 clock*/
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
3418972e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189732:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34189736:	4618      	mov	r0, r3
34189738:	f7fd fe42 	bl	341873c0 <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
3418973c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189740:	e9d3 2300 	ldrd	r2, r3, [r3]
34189744:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
34189748:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
3418974c:	2300      	movs	r3, #0
3418974e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
34189752:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
34189756:	4603      	mov	r3, r0
34189758:	460a      	mov	r2, r1
3418975a:	4313      	orrs	r3, r2
3418975c:	d02d      	beq.n	341897ba <HAL_RCCEx_PeriphCLKConfig+0x119a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_IC15)
3418975e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189762:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
34189766:	4bbb      	ldr	r3, [pc, #748]	@ (34189a54 <HAL_RCCEx_PeriphCLKConfig+0x1434>)
34189768:	429a      	cmp	r2, r3
3418976a:	d116      	bne.n	3418979a <HAL_RCCEx_PeriphCLKConfig+0x117a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3418976c:	4bba      	ldr	r3, [pc, #744]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
3418976e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34189772:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189776:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418977a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418977e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34189780:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189784:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34189786:	3b01      	subs	r3, #1
34189788:	041b      	lsls	r3, r3, #16
3418978a:	4313      	orrs	r3, r2
3418978c:	4ab2      	ldr	r2, [pc, #712]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
3418978e:	430b      	orrs	r3, r1
34189790:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34189794:	f7fe fda2 	bl	341882dc <LL_RCC_IC15_Enable>
34189798:	e008      	b.n	341897ac <HAL_RCCEx_PeriphCLKConfig+0x118c>
    }
    else if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_CLKP)
3418979a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418979e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
341897a2:	4bae      	ldr	r3, [pc, #696]	@ (34189a5c <HAL_RCCEx_PeriphCLKConfig+0x143c>)
341897a4:	429a      	cmp	r2, r3
341897a6:	d101      	bne.n	341897ac <HAL_RCCEx_PeriphCLKConfig+0x118c>
    {
      LL_RCC_CLKP_Enable();
341897a8:	f7fe ff18 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM3 clock */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
341897ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341897b0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
341897b4:	4618      	mov	r0, r3
341897b6:	f7fd fe03 	bl	341873c0 <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM4 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
341897ba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341897be:	e9d3 2300 	ldrd	r2, r3, [r3]
341897c2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
341897c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
341897ca:	2300      	movs	r3, #0
341897cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
341897d0:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
341897d4:	4603      	mov	r3, r0
341897d6:	460a      	mov	r2, r1
341897d8:	4313      	orrs	r3, r2
341897da:	d02d      	beq.n	34189838 <HAL_RCCEx_PeriphCLKConfig+0x1218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLKSOURCE(PeriphClkInit->Lptim4ClockSelection));

    if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_IC15)
341897dc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341897e0:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
341897e4:	4b9e      	ldr	r3, [pc, #632]	@ (34189a60 <HAL_RCCEx_PeriphCLKConfig+0x1440>)
341897e6:	429a      	cmp	r2, r3
341897e8:	d116      	bne.n	34189818 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341897ea:	4b9b      	ldr	r3, [pc, #620]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341897ec:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341897f0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341897f4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341897f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341897fc:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341897fe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189802:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34189804:	3b01      	subs	r3, #1
34189806:	041b      	lsls	r3, r3, #16
34189808:	4313      	orrs	r3, r2
3418980a:	4a93      	ldr	r2, [pc, #588]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
3418980c:	430b      	orrs	r3, r1
3418980e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34189812:	f7fe fd63 	bl	341882dc <LL_RCC_IC15_Enable>
34189816:	e008      	b.n	3418982a <HAL_RCCEx_PeriphCLKConfig+0x120a>
    }
    else if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_CLKP)
34189818:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418981c:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
34189820:	4b90      	ldr	r3, [pc, #576]	@ (34189a64 <HAL_RCCEx_PeriphCLKConfig+0x1444>)
34189822:	429a      	cmp	r2, r3
34189824:	d101      	bne.n	3418982a <HAL_RCCEx_PeriphCLKConfig+0x120a>
    {
      LL_RCC_CLKP_Enable();
34189826:	f7fe fed9 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM4 clock */
    __HAL_RCC_LPTIM4_CONFIG(PeriphClkInit->Lptim4ClockSelection);
3418982a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418982e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34189832:	4618      	mov	r0, r3
34189834:	f7fd fdc4 	bl	341873c0 <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
34189838:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418983c:	e9d3 2300 	ldrd	r2, r3, [r3]
34189840:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
34189844:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
34189848:	2300      	movs	r3, #0
3418984a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
3418984e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
34189852:	4603      	mov	r3, r0
34189854:	460a      	mov	r2, r1
34189856:	4313      	orrs	r3, r2
34189858:	d02d      	beq.n	341898b6 <HAL_RCCEx_PeriphCLKConfig+0x1296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLKSOURCE(PeriphClkInit->Lptim5ClockSelection));

    if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_IC15)
3418985a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418985e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
34189862:	4b81      	ldr	r3, [pc, #516]	@ (34189a68 <HAL_RCCEx_PeriphCLKConfig+0x1448>)
34189864:	429a      	cmp	r2, r3
34189866:	d116      	bne.n	34189896 <HAL_RCCEx_PeriphCLKConfig+0x1276>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34189868:	4b7b      	ldr	r3, [pc, #492]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
3418986a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418986e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189872:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189876:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418987a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3418987c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189880:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34189882:	3b01      	subs	r3, #1
34189884:	041b      	lsls	r3, r3, #16
34189886:	4313      	orrs	r3, r2
34189888:	4a73      	ldr	r2, [pc, #460]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
3418988a:	430b      	orrs	r3, r1
3418988c:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34189890:	f7fe fd24 	bl	341882dc <LL_RCC_IC15_Enable>
34189894:	e008      	b.n	341898a8 <HAL_RCCEx_PeriphCLKConfig+0x1288>
    }
    else if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_CLKP)
34189896:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418989a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
3418989e:	4b73      	ldr	r3, [pc, #460]	@ (34189a6c <HAL_RCCEx_PeriphCLKConfig+0x144c>)
341898a0:	429a      	cmp	r2, r3
341898a2:	d101      	bne.n	341898a8 <HAL_RCCEx_PeriphCLKConfig+0x1288>
    {
      LL_RCC_CLKP_Enable();
341898a4:	f7fe fe9a 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM5 clock */
    __HAL_RCC_LPTIM5_CONFIG(PeriphClkInit->Lptim5ClockSelection);
341898a8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341898ac:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
341898b0:	4618      	mov	r0, r3
341898b2:	f7fd fd85 	bl	341873c0 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
341898b6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341898ba:	e9d3 2300 	ldrd	r2, r3, [r3]
341898be:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
341898c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
341898c6:	2300      	movs	r3, #0
341898c8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
341898cc:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
341898d0:	4603      	mov	r3, r0
341898d2:	460a      	mov	r2, r1
341898d4:	4313      	orrs	r3, r2
341898d6:	d04b      	beq.n	34189970 <HAL_RCCEx_PeriphCLKConfig+0x1350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC9)
341898d8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341898dc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
341898e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341898e4:	d116      	bne.n	34189914 <HAL_RCCEx_PeriphCLKConfig+0x12f4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341898e6:	4b5c      	ldr	r3, [pc, #368]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341898e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341898ec:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341898f0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341898f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341898f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
341898fa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341898fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34189900:	3b01      	subs	r3, #1
34189902:	041b      	lsls	r3, r3, #16
34189904:	4313      	orrs	r3, r2
34189906:	4a54      	ldr	r2, [pc, #336]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34189908:	430b      	orrs	r3, r1
3418990a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418990e:	f7fe fba5 	bl	3418805c <LL_RCC_IC9_Enable>
34189912:	e026      	b.n	34189962 <HAL_RCCEx_PeriphCLKConfig+0x1342>
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC14)
34189914:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189918:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3418991c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34189920:	d116      	bne.n	34189950 <HAL_RCCEx_PeriphCLKConfig+0x1330>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34189922:	4b4d      	ldr	r3, [pc, #308]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34189924:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34189928:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418992c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189930:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189934:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34189936:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418993a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418993c:	3b01      	subs	r3, #1
3418993e:	041b      	lsls	r3, r3, #16
34189940:	4313      	orrs	r3, r2
34189942:	4a45      	ldr	r2, [pc, #276]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34189944:	430b      	orrs	r3, r1
34189946:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418994a:	f7fe fc87 	bl	3418825c <LL_RCC_IC14_Enable>
3418994e:	e008      	b.n	34189962 <HAL_RCCEx_PeriphCLKConfig+0x1342>
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_CLKP)
34189950:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189954:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
34189958:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3418995c:	d101      	bne.n	34189962 <HAL_RCCEx_PeriphCLKConfig+0x1342>
    {
      LL_RCC_CLKP_Enable();
3418995e:	f7fe fe3d 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPUART1 clock */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
34189962:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189966:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3418996a:	4618      	mov	r0, r3
3418996c:	f7fd fd34 	bl	341873d8 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
34189970:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189974:	e9d3 2300 	ldrd	r2, r3, [r3]
34189978:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
3418997c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
34189980:	2300      	movs	r3, #0
34189982:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
34189986:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
3418998a:	4603      	mov	r3, r0
3418998c:	460a      	mov	r2, r1
3418998e:	4313      	orrs	r3, r2
34189990:	d02f      	beq.n	341899f2 <HAL_RCCEx_PeriphCLKConfig+0x13d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_IC16)
34189992:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189996:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
3418999a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418999e:	d118      	bne.n	341899d2 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC16].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC16].ClockDivider));

      /* Set IC16 configuration */
      MODIFY_REG(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL | RCC_IC16CFGR_IC16INT,
341899a0:	4b2d      	ldr	r3, [pc, #180]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341899a2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
341899a6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341899aa:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341899ae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341899b2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
341899b6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341899ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
341899be:	3b01      	subs	r3, #1
341899c0:	041b      	lsls	r3, r3, #16
341899c2:	4313      	orrs	r3, r2
341899c4:	4a24      	ldr	r2, [pc, #144]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341899c6:	430b      	orrs	r3, r1
341899c8:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
                 PeriphClkInit->ICSelection[RCC_IC16].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC16].ClockDivider - 1U) << RCC_IC16CFGR_IC16INT_Pos));

      LL_RCC_IC16_Enable();
341899cc:	f7fe fcc6 	bl	3418835c <LL_RCC_IC16_Enable>
341899d0:	e008      	b.n	341899e4 <HAL_RCCEx_PeriphCLKConfig+0x13c4>
    }
    else if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_CLKP)
341899d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341899d6:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
341899da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
341899de:	d101      	bne.n	341899e4 <HAL_RCCEx_PeriphCLKConfig+0x13c4>
    {
      LL_RCC_CLKP_Enable();
341899e0:	f7fe fdfc 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LTDC clock */
    __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
341899e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341899e8:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
341899ec:	4618      	mov	r0, r3
341899ee:	f7fd fd09 	bl	34187404 <LL_RCC_SetLTDCClockSource>
  }

  /*---------------------------- MDF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
341899f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341899f6:	e9d3 2300 	ldrd	r2, r3, [r3]
341899fa:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
341899fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
34189a02:	2300      	movs	r3, #0
34189a04:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
34189a08:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
34189a0c:	4603      	mov	r3, r0
34189a0e:	460a      	mov	r2, r1
34189a10:	4313      	orrs	r3, r2
34189a12:	d05b      	beq.n	34189acc <HAL_RCCEx_PeriphCLKConfig+0x14ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(PeriphClkInit->Mdf1ClockSelection));

    if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC7)
34189a14:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189a18:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34189a1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34189a20:	d126      	bne.n	34189a70 <HAL_RCCEx_PeriphCLKConfig+0x1450>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34189a22:	4b0d      	ldr	r3, [pc, #52]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34189a24:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34189a28:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189a2c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189a30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189a34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34189a36:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189a3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34189a3c:	3b01      	subs	r3, #1
34189a3e:	041b      	lsls	r3, r3, #16
34189a40:	4313      	orrs	r3, r2
34189a42:	4a05      	ldr	r2, [pc, #20]	@ (34189a58 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34189a44:	430b      	orrs	r3, r1
34189a46:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34189a4a:	f7fe fa87 	bl	34187f5c <LL_RCC_IC7_Enable>
34189a4e:	e036      	b.n	34189abe <HAL_RCCEx_PeriphCLKConfig+0x149e>
34189a50:	07010c2c 	.word	0x07010c2c
34189a54:	0702102c 	.word	0x0702102c
34189a58:	56028000 	.word	0x56028000
34189a5c:	0701102c 	.word	0x0701102c
34189a60:	0702142c 	.word	0x0702142c
34189a64:	0701142c 	.word	0x0701142c
34189a68:	0702182c 	.word	0x0702182c
34189a6c:	0701182c 	.word	0x0701182c
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC8)
34189a70:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189a74:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34189a78:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34189a7c:	d116      	bne.n	34189aac <HAL_RCCEx_PeriphCLKConfig+0x148c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34189a7e:	4bb5      	ldr	r3, [pc, #724]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34189a84:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189a88:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189a8c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189a90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34189a92:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34189a98:	3b01      	subs	r3, #1
34189a9a:	041b      	lsls	r3, r3, #16
34189a9c:	4313      	orrs	r3, r2
34189a9e:	4aad      	ldr	r2, [pc, #692]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189aa0:	430b      	orrs	r3, r1
34189aa2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34189aa6:	f7fe fa99 	bl	34187fdc <LL_RCC_IC8_Enable>
34189aaa:	e008      	b.n	34189abe <HAL_RCCEx_PeriphCLKConfig+0x149e>
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_CLKP)
34189aac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189ab0:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34189ab4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34189ab8:	d101      	bne.n	34189abe <HAL_RCCEx_PeriphCLKConfig+0x149e>
    {
      LL_RCC_CLKP_Enable();
34189aba:	f7fe fd8f 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of MDF1 clock*/
    __HAL_RCC_MDF1_CONFIG(PeriphClkInit->Mdf1ClockSelection);
34189abe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189ac2:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34189ac6:	4618      	mov	r0, r3
34189ac8:	f7fd fcb2 	bl	34187430 <LL_RCC_SetMDFClockSource>
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
34189acc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
34189ad4:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
34189ad8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
34189adc:	2300      	movs	r3, #0
34189ade:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
34189ae2:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
34189ae6:	4603      	mov	r3, r0
34189ae8:	460a      	mov	r2, r1
34189aea:	4313      	orrs	r3, r2
34189aec:	d02d      	beq.n	34189b4a <HAL_RCCEx_PeriphCLKConfig+0x152a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_IC20)
34189aee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189af2:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
34189af6:	2b20      	cmp	r3, #32
34189af8:	d118      	bne.n	34189b2c <HAL_RCCEx_PeriphCLKConfig+0x150c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
34189afa:	4b96      	ldr	r3, [pc, #600]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189afc:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34189b00:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189b04:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189b08:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189b0c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
34189b10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189b14:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34189b18:	3b01      	subs	r3, #1
34189b1a:	041b      	lsls	r3, r3, #16
34189b1c:	4313      	orrs	r3, r2
34189b1e:	4a8d      	ldr	r2, [pc, #564]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189b20:	430b      	orrs	r3, r1
34189b22:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
34189b26:	f7fe fd19 	bl	3418855c <LL_RCC_IC20_Enable>
34189b2a:	e007      	b.n	34189b3c <HAL_RCCEx_PeriphCLKConfig+0x151c>
    }
    else if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_CLKP)
34189b2c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189b30:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
34189b34:	2b10      	cmp	r3, #16
34189b36:	d101      	bne.n	34189b3c <HAL_RCCEx_PeriphCLKConfig+0x151c>
    {
      LL_RCC_CLKP_Enable();
34189b38:	f7fe fd50 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of PSSI clock*/
    __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
34189b3c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189b40:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
34189b44:	4618      	mov	r0, r3
34189b46:	f7fd fc9f 	bl	34187488 <LL_RCC_SetPSSIClockSource>
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
34189b4a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
34189b52:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
34189b56:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
34189b5a:	2300      	movs	r3, #0
34189b5c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
34189b60:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
34189b64:	4603      	mov	r3, r0
34189b66:	460a      	mov	r2, r1
34189b68:	4313      	orrs	r3, r2
34189b6a:	d04b      	beq.n	34189c04 <HAL_RCCEx_PeriphCLKConfig+0x15e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC7)
34189b6c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189b70:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
34189b74:	4b78      	ldr	r3, [pc, #480]	@ (34189d58 <HAL_RCCEx_PeriphCLKConfig+0x1738>)
34189b76:	429a      	cmp	r2, r3
34189b78:	d116      	bne.n	34189ba8 <HAL_RCCEx_PeriphCLKConfig+0x1588>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34189b7a:	4b76      	ldr	r3, [pc, #472]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189b7c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34189b80:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189b84:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189b88:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189b8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34189b8e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34189b94:	3b01      	subs	r3, #1
34189b96:	041b      	lsls	r3, r3, #16
34189b98:	4313      	orrs	r3, r2
34189b9a:	4a6e      	ldr	r2, [pc, #440]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189b9c:	430b      	orrs	r3, r1
34189b9e:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34189ba2:	f7fe f9db 	bl	34187f5c <LL_RCC_IC7_Enable>
34189ba6:	e026      	b.n	34189bf6 <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC8)
34189ba8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189bac:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
34189bb0:	4b6a      	ldr	r3, [pc, #424]	@ (34189d5c <HAL_RCCEx_PeriphCLKConfig+0x173c>)
34189bb2:	429a      	cmp	r2, r3
34189bb4:	d116      	bne.n	34189be4 <HAL_RCCEx_PeriphCLKConfig+0x15c4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34189bb6:	4b67      	ldr	r3, [pc, #412]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189bb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34189bbc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189bc0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189bc4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189bc8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34189bca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189bce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34189bd0:	3b01      	subs	r3, #1
34189bd2:	041b      	lsls	r3, r3, #16
34189bd4:	4313      	orrs	r3, r2
34189bd6:	4a5f      	ldr	r2, [pc, #380]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189bd8:	430b      	orrs	r3, r1
34189bda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34189bde:	f7fe f9fd 	bl	34187fdc <LL_RCC_IC8_Enable>
34189be2:	e008      	b.n	34189bf6 <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_CLKP)
34189be4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189be8:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
34189bec:	4b5c      	ldr	r3, [pc, #368]	@ (34189d60 <HAL_RCCEx_PeriphCLKConfig+0x1740>)
34189bee:	429a      	cmp	r2, r3
34189bf0:	d101      	bne.n	34189bf6 <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    {
      LL_RCC_CLKP_Enable();
34189bf2:	f7fe fcf3 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI1 clock*/
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
34189bf6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189bfa:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
34189bfe:	4618      	mov	r0, r3
34189c00:	f7fd fc58 	bl	341874b4 <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
34189c04:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189c08:	e9d3 2300 	ldrd	r2, r3, [r3]
34189c0c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
34189c10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
34189c14:	2300      	movs	r3, #0
34189c16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
34189c1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
34189c1e:	4603      	mov	r3, r0
34189c20:	460a      	mov	r2, r1
34189c22:	4313      	orrs	r3, r2
34189c24:	d04b      	beq.n	34189cbe <HAL_RCCEx_PeriphCLKConfig+0x169e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC7)
34189c26:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189c2a:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
34189c2e:	4b4d      	ldr	r3, [pc, #308]	@ (34189d64 <HAL_RCCEx_PeriphCLKConfig+0x1744>)
34189c30:	429a      	cmp	r2, r3
34189c32:	d116      	bne.n	34189c62 <HAL_RCCEx_PeriphCLKConfig+0x1642>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34189c34:	4b47      	ldr	r3, [pc, #284]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189c36:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34189c3a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189c3e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189c42:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189c46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34189c48:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34189c4e:	3b01      	subs	r3, #1
34189c50:	041b      	lsls	r3, r3, #16
34189c52:	4313      	orrs	r3, r2
34189c54:	4a3f      	ldr	r2, [pc, #252]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189c56:	430b      	orrs	r3, r1
34189c58:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34189c5c:	f7fe f97e 	bl	34187f5c <LL_RCC_IC7_Enable>
34189c60:	e026      	b.n	34189cb0 <HAL_RCCEx_PeriphCLKConfig+0x1690>
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC8)
34189c62:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189c66:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
34189c6a:	4b3f      	ldr	r3, [pc, #252]	@ (34189d68 <HAL_RCCEx_PeriphCLKConfig+0x1748>)
34189c6c:	429a      	cmp	r2, r3
34189c6e:	d116      	bne.n	34189c9e <HAL_RCCEx_PeriphCLKConfig+0x167e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34189c70:	4b38      	ldr	r3, [pc, #224]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189c72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34189c76:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189c7a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189c7e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189c82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34189c84:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34189c8a:	3b01      	subs	r3, #1
34189c8c:	041b      	lsls	r3, r3, #16
34189c8e:	4313      	orrs	r3, r2
34189c90:	4a30      	ldr	r2, [pc, #192]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189c92:	430b      	orrs	r3, r1
34189c94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34189c98:	f7fe f9a0 	bl	34187fdc <LL_RCC_IC8_Enable>
34189c9c:	e008      	b.n	34189cb0 <HAL_RCCEx_PeriphCLKConfig+0x1690>
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_CLKP)
34189c9e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189ca2:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
34189ca6:	4b31      	ldr	r3, [pc, #196]	@ (34189d6c <HAL_RCCEx_PeriphCLKConfig+0x174c>)
34189ca8:	429a      	cmp	r2, r3
34189caa:	d101      	bne.n	34189cb0 <HAL_RCCEx_PeriphCLKConfig+0x1690>
    {
      LL_RCC_CLKP_Enable();
34189cac:	f7fe fc96 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI2 clock*/
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
34189cb0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189cb4:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
34189cb8:	4618      	mov	r0, r3
34189cba:	f7fd fbfb 	bl	341874b4 <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SPDIFRX1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX1) == RCC_PERIPHCLK_SPDIFRX1)
34189cbe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
34189cc6:	2100      	movs	r1, #0
34189cc8:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
34189ccc:	f003 0301 	and.w	r3, r3, #1
34189cd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
34189cd4:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
34189cd8:	4603      	mov	r3, r0
34189cda:	460a      	mov	r2, r1
34189cdc:	4313      	orrs	r3, r2
34189cde:	d056      	beq.n	34189d8e <HAL_RCCEx_PeriphCLKConfig+0x176e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRX1CLKSOURCE(PeriphClkInit->Spdifrx1ClockSelection));

    if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC7)
34189ce0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189ce4:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34189ce8:	2b02      	cmp	r3, #2
34189cea:	d116      	bne.n	34189d1a <HAL_RCCEx_PeriphCLKConfig+0x16fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34189cec:	4b19      	ldr	r3, [pc, #100]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189cee:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34189cf2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189cf6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189cfa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189cfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34189d00:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34189d06:	3b01      	subs	r3, #1
34189d08:	041b      	lsls	r3, r3, #16
34189d0a:	4313      	orrs	r3, r2
34189d0c:	4a11      	ldr	r2, [pc, #68]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189d0e:	430b      	orrs	r3, r1
34189d10:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34189d14:	f7fe f922 	bl	34187f5c <LL_RCC_IC7_Enable>
34189d18:	e032      	b.n	34189d80 <HAL_RCCEx_PeriphCLKConfig+0x1760>
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC8)
34189d1a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189d1e:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34189d22:	2b03      	cmp	r3, #3
34189d24:	d124      	bne.n	34189d70 <HAL_RCCEx_PeriphCLKConfig+0x1750>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34189d26:	4b0b      	ldr	r3, [pc, #44]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189d28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34189d2c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189d30:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189d34:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189d38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34189d3a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34189d40:	3b01      	subs	r3, #1
34189d42:	041b      	lsls	r3, r3, #16
34189d44:	4313      	orrs	r3, r2
34189d46:	4a03      	ldr	r2, [pc, #12]	@ (34189d54 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34189d48:	430b      	orrs	r3, r1
34189d4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34189d4e:	f7fe f945 	bl	34187fdc <LL_RCC_IC8_Enable>
34189d52:	e015      	b.n	34189d80 <HAL_RCCEx_PeriphCLKConfig+0x1760>
34189d54:	56028000 	.word	0x56028000
34189d58:	07021418 	.word	0x07021418
34189d5c:	07031418 	.word	0x07031418
34189d60:	07011418 	.word	0x07011418
34189d64:	07021818 	.word	0x07021818
34189d68:	07031818 	.word	0x07031818
34189d6c:	07011818 	.word	0x07011818
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_CLKP)
34189d70:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189d74:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34189d78:	2b01      	cmp	r3, #1
34189d7a:	d101      	bne.n	34189d80 <HAL_RCCEx_PeriphCLKConfig+0x1760>
    {
      LL_RCC_CLKP_Enable();
34189d7c:	f7fe fc2e 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPDIFRX1 clock */
    __HAL_RCC_SPDIFRX1_CONFIG(PeriphClkInit->Spdifrx1ClockSelection);
34189d80:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189d84:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34189d88:	4618      	mov	r0, r3
34189d8a:	f7fd fba9 	bl	341874e0 <LL_RCC_SetSPDIFRXClockSource>
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
34189d8e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189d92:	e9d3 2300 	ldrd	r2, r3, [r3]
34189d96:	2100      	movs	r1, #0
34189d98:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
34189d9c:	f003 0302 	and.w	r3, r3, #2
34189da0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
34189da4:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
34189da8:	4603      	mov	r3, r0
34189daa:	460a      	mov	r2, r1
34189dac:	4313      	orrs	r3, r2
34189dae:	d04b      	beq.n	34189e48 <HAL_RCCEx_PeriphCLKConfig+0x1828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC8)
34189db0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189db4:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
34189db8:	4bc6      	ldr	r3, [pc, #792]	@ (3418a0d4 <HAL_RCCEx_PeriphCLKConfig+0x1ab4>)
34189dba:	429a      	cmp	r2, r3
34189dbc:	d116      	bne.n	34189dec <HAL_RCCEx_PeriphCLKConfig+0x17cc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34189dbe:	4bc6      	ldr	r3, [pc, #792]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189dc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34189dc4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189dc8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189dcc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189dd0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34189dd2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189dd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34189dd8:	3b01      	subs	r3, #1
34189dda:	041b      	lsls	r3, r3, #16
34189ddc:	4313      	orrs	r3, r2
34189dde:	4abe      	ldr	r2, [pc, #760]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189de0:	430b      	orrs	r3, r1
34189de2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34189de6:	f7fe f8f9 	bl	34187fdc <LL_RCC_IC8_Enable>
34189dea:	e026      	b.n	34189e3a <HAL_RCCEx_PeriphCLKConfig+0x181a>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC9)
34189dec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189df0:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
34189df4:	4bb9      	ldr	r3, [pc, #740]	@ (3418a0dc <HAL_RCCEx_PeriphCLKConfig+0x1abc>)
34189df6:	429a      	cmp	r2, r3
34189df8:	d116      	bne.n	34189e28 <HAL_RCCEx_PeriphCLKConfig+0x1808>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34189dfa:	4bb7      	ldr	r3, [pc, #732]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189dfc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34189e00:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189e04:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189e08:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189e0c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34189e0e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189e12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34189e14:	3b01      	subs	r3, #1
34189e16:	041b      	lsls	r3, r3, #16
34189e18:	4313      	orrs	r3, r2
34189e1a:	4aaf      	ldr	r2, [pc, #700]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189e1c:	430b      	orrs	r3, r1
34189e1e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34189e22:	f7fe f91b 	bl	3418805c <LL_RCC_IC9_Enable>
34189e26:	e008      	b.n	34189e3a <HAL_RCCEx_PeriphCLKConfig+0x181a>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_CLKP)
34189e28:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189e2c:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
34189e30:	4bab      	ldr	r3, [pc, #684]	@ (3418a0e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac0>)
34189e32:	429a      	cmp	r2, r3
34189e34:	d101      	bne.n	34189e3a <HAL_RCCEx_PeriphCLKConfig+0x181a>
    {
      LL_RCC_CLKP_Enable();
34189e36:	f7fe fbd1 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI1 clock*/
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
34189e3a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189e3e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
34189e42:	4618      	mov	r0, r3
34189e44:	f7fd fb62 	bl	3418750c <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI2 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
34189e48:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
34189e50:	2100      	movs	r1, #0
34189e52:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
34189e56:	f003 0304 	and.w	r3, r3, #4
34189e5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
34189e5e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
34189e62:	4603      	mov	r3, r0
34189e64:	460a      	mov	r2, r1
34189e66:	4313      	orrs	r3, r2
34189e68:	d04b      	beq.n	34189f02 <HAL_RCCEx_PeriphCLKConfig+0x18e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(PeriphClkInit->Spi2ClockSelection));

    if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC8)
34189e6a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189e6e:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
34189e72:	4b9c      	ldr	r3, [pc, #624]	@ (3418a0e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac4>)
34189e74:	429a      	cmp	r2, r3
34189e76:	d116      	bne.n	34189ea6 <HAL_RCCEx_PeriphCLKConfig+0x1886>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34189e78:	4b97      	ldr	r3, [pc, #604]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34189e7e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189e82:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189e86:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189e8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34189e8c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34189e92:	3b01      	subs	r3, #1
34189e94:	041b      	lsls	r3, r3, #16
34189e96:	4313      	orrs	r3, r2
34189e98:	4a8f      	ldr	r2, [pc, #572]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189e9a:	430b      	orrs	r3, r1
34189e9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34189ea0:	f7fe f89c 	bl	34187fdc <LL_RCC_IC8_Enable>
34189ea4:	e026      	b.n	34189ef4 <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC9)
34189ea6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189eaa:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
34189eae:	4b8e      	ldr	r3, [pc, #568]	@ (3418a0e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac8>)
34189eb0:	429a      	cmp	r2, r3
34189eb2:	d116      	bne.n	34189ee2 <HAL_RCCEx_PeriphCLKConfig+0x18c2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34189eb4:	4b88      	ldr	r3, [pc, #544]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189eb6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34189eba:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189ebe:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189ec2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189ec6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34189ec8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34189ece:	3b01      	subs	r3, #1
34189ed0:	041b      	lsls	r3, r3, #16
34189ed2:	4313      	orrs	r3, r2
34189ed4:	4a80      	ldr	r2, [pc, #512]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189ed6:	430b      	orrs	r3, r1
34189ed8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34189edc:	f7fe f8be 	bl	3418805c <LL_RCC_IC9_Enable>
34189ee0:	e008      	b.n	34189ef4 <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_CLKP)
34189ee2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189ee6:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
34189eea:	4b80      	ldr	r3, [pc, #512]	@ (3418a0ec <HAL_RCCEx_PeriphCLKConfig+0x1acc>)
34189eec:	429a      	cmp	r2, r3
34189eee:	d101      	bne.n	34189ef4 <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    {
      LL_RCC_CLKP_Enable();
34189ef0:	f7fe fb74 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI2 clock*/
    __HAL_RCC_SPI2_CONFIG(PeriphClkInit->Spi2ClockSelection);
34189ef4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189ef8:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
34189efc:	4618      	mov	r0, r3
34189efe:	f7fd fb05 	bl	3418750c <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
34189f02:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189f06:	e9d3 2300 	ldrd	r2, r3, [r3]
34189f0a:	2100      	movs	r1, #0
34189f0c:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
34189f10:	f003 0308 	and.w	r3, r3, #8
34189f14:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
34189f18:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
34189f1c:	4603      	mov	r3, r0
34189f1e:	460a      	mov	r2, r1
34189f20:	4313      	orrs	r3, r2
34189f22:	d04b      	beq.n	34189fbc <HAL_RCCEx_PeriphCLKConfig+0x199c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(PeriphClkInit->Spi3ClockSelection));

    if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC8)
34189f24:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189f28:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
34189f2c:	4b70      	ldr	r3, [pc, #448]	@ (3418a0f0 <HAL_RCCEx_PeriphCLKConfig+0x1ad0>)
34189f2e:	429a      	cmp	r2, r3
34189f30:	d116      	bne.n	34189f60 <HAL_RCCEx_PeriphCLKConfig+0x1940>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34189f32:	4b69      	ldr	r3, [pc, #420]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34189f38:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189f3c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189f40:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189f44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34189f46:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189f4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34189f4c:	3b01      	subs	r3, #1
34189f4e:	041b      	lsls	r3, r3, #16
34189f50:	4313      	orrs	r3, r2
34189f52:	4a61      	ldr	r2, [pc, #388]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189f54:	430b      	orrs	r3, r1
34189f56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34189f5a:	f7fe f83f 	bl	34187fdc <LL_RCC_IC8_Enable>
34189f5e:	e026      	b.n	34189fae <HAL_RCCEx_PeriphCLKConfig+0x198e>
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC9)
34189f60:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189f64:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
34189f68:	4b62      	ldr	r3, [pc, #392]	@ (3418a0f4 <HAL_RCCEx_PeriphCLKConfig+0x1ad4>)
34189f6a:	429a      	cmp	r2, r3
34189f6c:	d116      	bne.n	34189f9c <HAL_RCCEx_PeriphCLKConfig+0x197c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34189f6e:	4b5a      	ldr	r3, [pc, #360]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189f70:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34189f74:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189f78:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189f7c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189f80:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34189f82:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189f86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34189f88:	3b01      	subs	r3, #1
34189f8a:	041b      	lsls	r3, r3, #16
34189f8c:	4313      	orrs	r3, r2
34189f8e:	4a52      	ldr	r2, [pc, #328]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189f90:	430b      	orrs	r3, r1
34189f92:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34189f96:	f7fe f861 	bl	3418805c <LL_RCC_IC9_Enable>
34189f9a:	e008      	b.n	34189fae <HAL_RCCEx_PeriphCLKConfig+0x198e>
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_CLKP)
34189f9c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189fa0:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
34189fa4:	4b54      	ldr	r3, [pc, #336]	@ (3418a0f8 <HAL_RCCEx_PeriphCLKConfig+0x1ad8>)
34189fa6:	429a      	cmp	r2, r3
34189fa8:	d101      	bne.n	34189fae <HAL_RCCEx_PeriphCLKConfig+0x198e>
    {
      LL_RCC_CLKP_Enable();
34189faa:	f7fe fb17 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI3 clock*/
    __HAL_RCC_SPI3_CONFIG(PeriphClkInit->Spi3ClockSelection);
34189fae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189fb2:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
34189fb6:	4618      	mov	r0, r3
34189fb8:	f7fd faa8 	bl	3418750c <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI4 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
34189fbc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
34189fc4:	2100      	movs	r1, #0
34189fc6:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
34189fca:	f003 0310 	and.w	r3, r3, #16
34189fce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
34189fd2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
34189fd6:	4603      	mov	r3, r0
34189fd8:	460a      	mov	r2, r1
34189fda:	4313      	orrs	r3, r2
34189fdc:	d04b      	beq.n	3418a076 <HAL_RCCEx_PeriphCLKConfig+0x1a56>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(PeriphClkInit->Spi4ClockSelection));

    if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC9)
34189fde:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189fe2:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
34189fe6:	4b45      	ldr	r3, [pc, #276]	@ (3418a0fc <HAL_RCCEx_PeriphCLKConfig+0x1adc>)
34189fe8:	429a      	cmp	r2, r3
34189fea:	d116      	bne.n	3418a01a <HAL_RCCEx_PeriphCLKConfig+0x19fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34189fec:	4b3a      	ldr	r3, [pc, #232]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34189fee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34189ff2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34189ff6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34189ffa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34189ffe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418a000:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418a006:	3b01      	subs	r3, #1
3418a008:	041b      	lsls	r3, r3, #16
3418a00a:	4313      	orrs	r3, r2
3418a00c:	4a32      	ldr	r2, [pc, #200]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418a00e:	430b      	orrs	r3, r1
3418a010:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a014:	f7fe f822 	bl	3418805c <LL_RCC_IC9_Enable>
3418a018:	e026      	b.n	3418a068 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC14)
3418a01a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a01e:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3418a022:	4b37      	ldr	r3, [pc, #220]	@ (3418a100 <HAL_RCCEx_PeriphCLKConfig+0x1ae0>)
3418a024:	429a      	cmp	r2, r3
3418a026:	d116      	bne.n	3418a056 <HAL_RCCEx_PeriphCLKConfig+0x1a36>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418a028:	4b2b      	ldr	r3, [pc, #172]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418a02a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418a02e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a032:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a036:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a03a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418a03c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a040:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418a042:	3b01      	subs	r3, #1
3418a044:	041b      	lsls	r3, r3, #16
3418a046:	4313      	orrs	r3, r2
3418a048:	4a23      	ldr	r2, [pc, #140]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418a04a:	430b      	orrs	r3, r1
3418a04c:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418a050:	f7fe f904 	bl	3418825c <LL_RCC_IC14_Enable>
3418a054:	e008      	b.n	3418a068 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_CLKP)
3418a056:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a05a:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3418a05e:	4b29      	ldr	r3, [pc, #164]	@ (3418a104 <HAL_RCCEx_PeriphCLKConfig+0x1ae4>)
3418a060:	429a      	cmp	r2, r3
3418a062:	d101      	bne.n	3418a068 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    {
      LL_RCC_CLKP_Enable();
3418a064:	f7fe faba 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI4 clock */
    __HAL_RCC_SPI4_CONFIG(PeriphClkInit->Spi4ClockSelection);
3418a068:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a06c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
3418a070:	4618      	mov	r0, r3
3418a072:	f7fd fa4b 	bl	3418750c <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
3418a076:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a07a:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a07e:	2100      	movs	r1, #0
3418a080:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
3418a084:	f003 0320 	and.w	r3, r3, #32
3418a088:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
3418a08c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
3418a090:	4603      	mov	r3, r0
3418a092:	460a      	mov	r2, r1
3418a094:	4313      	orrs	r3, r2
3418a096:	d067      	beq.n	3418a168 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(PeriphClkInit->Spi5ClockSelection));

    if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC9)
3418a098:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a09c:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3418a0a0:	4b19      	ldr	r3, [pc, #100]	@ (3418a108 <HAL_RCCEx_PeriphCLKConfig+0x1ae8>)
3418a0a2:	429a      	cmp	r2, r3
3418a0a4:	d132      	bne.n	3418a10c <HAL_RCCEx_PeriphCLKConfig+0x1aec>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418a0a6:	4b0c      	ldr	r3, [pc, #48]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418a0a8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418a0ac:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a0b0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a0b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a0b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418a0ba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a0be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418a0c0:	3b01      	subs	r3, #1
3418a0c2:	041b      	lsls	r3, r3, #16
3418a0c4:	4313      	orrs	r3, r2
3418a0c6:	4a04      	ldr	r2, [pc, #16]	@ (3418a0d8 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418a0c8:	430b      	orrs	r3, r1
3418a0ca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a0ce:	f7fd ffc5 	bl	3418805c <LL_RCC_IC9_Enable>
3418a0d2:	e042      	b.n	3418a15a <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
3418a0d4:	07020420 	.word	0x07020420
3418a0d8:	56028000 	.word	0x56028000
3418a0dc:	07030420 	.word	0x07030420
3418a0e0:	07010420 	.word	0x07010420
3418a0e4:	07020820 	.word	0x07020820
3418a0e8:	07030820 	.word	0x07030820
3418a0ec:	07010820 	.word	0x07010820
3418a0f0:	07020c20 	.word	0x07020c20
3418a0f4:	07030c20 	.word	0x07030c20
3418a0f8:	07010c20 	.word	0x07010c20
3418a0fc:	07021020 	.word	0x07021020
3418a100:	07031020 	.word	0x07031020
3418a104:	07011020 	.word	0x07011020
3418a108:	07021420 	.word	0x07021420
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC14)
3418a10c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a110:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3418a114:	4bc2      	ldr	r3, [pc, #776]	@ (3418a420 <HAL_RCCEx_PeriphCLKConfig+0x1e00>)
3418a116:	429a      	cmp	r2, r3
3418a118:	d116      	bne.n	3418a148 <HAL_RCCEx_PeriphCLKConfig+0x1b28>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418a11a:	4bc2      	ldr	r3, [pc, #776]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a11c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418a120:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a124:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a128:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a12c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418a12e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a132:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418a134:	3b01      	subs	r3, #1
3418a136:	041b      	lsls	r3, r3, #16
3418a138:	4313      	orrs	r3, r2
3418a13a:	4aba      	ldr	r2, [pc, #744]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a13c:	430b      	orrs	r3, r1
3418a13e:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418a142:	f7fe f88b 	bl	3418825c <LL_RCC_IC14_Enable>
3418a146:	e008      	b.n	3418a15a <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_CLKP)
3418a148:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a14c:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3418a150:	4bb5      	ldr	r3, [pc, #724]	@ (3418a428 <HAL_RCCEx_PeriphCLKConfig+0x1e08>)
3418a152:	429a      	cmp	r2, r3
3418a154:	d101      	bne.n	3418a15a <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
    {
      LL_RCC_CLKP_Enable();
3418a156:	f7fe fa41 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI5 clock */
    __HAL_RCC_SPI5_CONFIG(PeriphClkInit->Spi5ClockSelection);
3418a15a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a15e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
3418a162:	4618      	mov	r0, r3
3418a164:	f7fd f9d2 	bl	3418750c <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
3418a168:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a16c:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a170:	2100      	movs	r1, #0
3418a172:	67b9      	str	r1, [r7, #120]	@ 0x78
3418a174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418a178:	67fb      	str	r3, [r7, #124]	@ 0x7c
3418a17a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
3418a17e:	4603      	mov	r3, r0
3418a180:	460a      	mov	r2, r1
3418a182:	4313      	orrs	r3, r2
3418a184:	d04b      	beq.n	3418a21e <HAL_RCCEx_PeriphCLKConfig+0x1bfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC8)
3418a186:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a18a:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3418a18e:	4ba7      	ldr	r3, [pc, #668]	@ (3418a42c <HAL_RCCEx_PeriphCLKConfig+0x1e0c>)
3418a190:	429a      	cmp	r2, r3
3418a192:	d116      	bne.n	3418a1c2 <HAL_RCCEx_PeriphCLKConfig+0x1ba2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3418a194:	4ba3      	ldr	r3, [pc, #652]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a196:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3418a19a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a19e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a1a2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a1a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3418a1a8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a1ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418a1ae:	3b01      	subs	r3, #1
3418a1b0:	041b      	lsls	r3, r3, #16
3418a1b2:	4313      	orrs	r3, r2
3418a1b4:	4a9b      	ldr	r2, [pc, #620]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a1b6:	430b      	orrs	r3, r1
3418a1b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3418a1bc:	f7fd ff0e 	bl	34187fdc <LL_RCC_IC8_Enable>
3418a1c0:	e026      	b.n	3418a210 <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC9)
3418a1c2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a1c6:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3418a1ca:	4b99      	ldr	r3, [pc, #612]	@ (3418a430 <HAL_RCCEx_PeriphCLKConfig+0x1e10>)
3418a1cc:	429a      	cmp	r2, r3
3418a1ce:	d116      	bne.n	3418a1fe <HAL_RCCEx_PeriphCLKConfig+0x1bde>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418a1d0:	4b94      	ldr	r3, [pc, #592]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a1d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418a1d6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a1da:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a1de:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a1e2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418a1e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a1e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418a1ea:	3b01      	subs	r3, #1
3418a1ec:	041b      	lsls	r3, r3, #16
3418a1ee:	4313      	orrs	r3, r2
3418a1f0:	4a8c      	ldr	r2, [pc, #560]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a1f2:	430b      	orrs	r3, r1
3418a1f4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a1f8:	f7fd ff30 	bl	3418805c <LL_RCC_IC9_Enable>
3418a1fc:	e008      	b.n	3418a210 <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_CLKP)
3418a1fe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a202:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3418a206:	4b8b      	ldr	r3, [pc, #556]	@ (3418a434 <HAL_RCCEx_PeriphCLKConfig+0x1e14>)
3418a208:	429a      	cmp	r2, r3
3418a20a:	d101      	bne.n	3418a210 <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    {
      LL_RCC_CLKP_Enable();
3418a20c:	f7fe f9e6 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI6 clock*/
    __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
3418a210:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a214:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418a218:	4618      	mov	r0, r3
3418a21a:	f7fd f977 	bl	3418750c <LL_RCC_SetSPIClockSource>
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
3418a21e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a222:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a226:	2100      	movs	r1, #0
3418a228:	6739      	str	r1, [r7, #112]	@ 0x70
3418a22a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3418a22e:	677b      	str	r3, [r7, #116]	@ 0x74
3418a230:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
3418a234:	4603      	mov	r3, r0
3418a236:	460a      	mov	r2, r1
3418a238:	4313      	orrs	r3, r2
3418a23a:	d04b      	beq.n	3418a2d4 <HAL_RCCEx_PeriphCLKConfig+0x1cb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC9)
3418a23c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a240:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3418a244:	4b7c      	ldr	r3, [pc, #496]	@ (3418a438 <HAL_RCCEx_PeriphCLKConfig+0x1e18>)
3418a246:	429a      	cmp	r2, r3
3418a248:	d116      	bne.n	3418a278 <HAL_RCCEx_PeriphCLKConfig+0x1c58>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418a24a:	4b76      	ldr	r3, [pc, #472]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a24c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418a250:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a254:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a258:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a25c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418a25e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a262:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418a264:	3b01      	subs	r3, #1
3418a266:	041b      	lsls	r3, r3, #16
3418a268:	4313      	orrs	r3, r2
3418a26a:	4a6e      	ldr	r2, [pc, #440]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a26c:	430b      	orrs	r3, r1
3418a26e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a272:	f7fd fef3 	bl	3418805c <LL_RCC_IC9_Enable>
3418a276:	e026      	b.n	3418a2c6 <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC14)
3418a278:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a27c:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3418a280:	4b6e      	ldr	r3, [pc, #440]	@ (3418a43c <HAL_RCCEx_PeriphCLKConfig+0x1e1c>)
3418a282:	429a      	cmp	r2, r3
3418a284:	d116      	bne.n	3418a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1c94>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418a286:	4b67      	ldr	r3, [pc, #412]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a288:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418a28c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a290:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a294:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a298:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418a29a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a29e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418a2a0:	3b01      	subs	r3, #1
3418a2a2:	041b      	lsls	r3, r3, #16
3418a2a4:	4313      	orrs	r3, r2
3418a2a6:	4a5f      	ldr	r2, [pc, #380]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a2a8:	430b      	orrs	r3, r1
3418a2aa:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418a2ae:	f7fd ffd5 	bl	3418825c <LL_RCC_IC14_Enable>
3418a2b2:	e008      	b.n	3418a2c6 <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_CLKP)
3418a2b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a2b8:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3418a2bc:	4b60      	ldr	r3, [pc, #384]	@ (3418a440 <HAL_RCCEx_PeriphCLKConfig+0x1e20>)
3418a2be:	429a      	cmp	r2, r3
3418a2c0:	d101      	bne.n	3418a2c6 <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    {
      LL_RCC_CLKP_Enable();
3418a2c2:	f7fe f98b 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART1 clock */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
3418a2c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a2ca:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
3418a2ce:	4618      	mov	r0, r3
3418a2d0:	f7fd f927 	bl	34187522 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
3418a2d4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a2dc:	2100      	movs	r1, #0
3418a2de:	66b9      	str	r1, [r7, #104]	@ 0x68
3418a2e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418a2e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
3418a2e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
3418a2ea:	4603      	mov	r3, r0
3418a2ec:	460a      	mov	r2, r1
3418a2ee:	4313      	orrs	r3, r2
3418a2f0:	d04b      	beq.n	3418a38a <HAL_RCCEx_PeriphCLKConfig+0x1d6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC9)
3418a2f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a2f6:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3418a2fa:	4b52      	ldr	r3, [pc, #328]	@ (3418a444 <HAL_RCCEx_PeriphCLKConfig+0x1e24>)
3418a2fc:	429a      	cmp	r2, r3
3418a2fe:	d116      	bne.n	3418a32e <HAL_RCCEx_PeriphCLKConfig+0x1d0e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418a300:	4b48      	ldr	r3, [pc, #288]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a302:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418a306:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a30a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a30e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a312:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418a314:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418a31a:	3b01      	subs	r3, #1
3418a31c:	041b      	lsls	r3, r3, #16
3418a31e:	4313      	orrs	r3, r2
3418a320:	4a40      	ldr	r2, [pc, #256]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a322:	430b      	orrs	r3, r1
3418a324:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a328:	f7fd fe98 	bl	3418805c <LL_RCC_IC9_Enable>
3418a32c:	e026      	b.n	3418a37c <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC14)
3418a32e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a332:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3418a336:	4b44      	ldr	r3, [pc, #272]	@ (3418a448 <HAL_RCCEx_PeriphCLKConfig+0x1e28>)
3418a338:	429a      	cmp	r2, r3
3418a33a:	d116      	bne.n	3418a36a <HAL_RCCEx_PeriphCLKConfig+0x1d4a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418a33c:	4b39      	ldr	r3, [pc, #228]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a33e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418a342:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a346:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a34a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a34e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418a350:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a354:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418a356:	3b01      	subs	r3, #1
3418a358:	041b      	lsls	r3, r3, #16
3418a35a:	4313      	orrs	r3, r2
3418a35c:	4a31      	ldr	r2, [pc, #196]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a35e:	430b      	orrs	r3, r1
3418a360:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418a364:	f7fd ff7a 	bl	3418825c <LL_RCC_IC14_Enable>
3418a368:	e008      	b.n	3418a37c <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_CLKP)
3418a36a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a36e:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3418a372:	4b36      	ldr	r3, [pc, #216]	@ (3418a44c <HAL_RCCEx_PeriphCLKConfig+0x1e2c>)
3418a374:	429a      	cmp	r2, r3
3418a376:	d101      	bne.n	3418a37c <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    {
      LL_RCC_CLKP_Enable();
3418a378:	f7fe f930 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART2 clock */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
3418a37c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a380:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
3418a384:	4618      	mov	r0, r3
3418a386:	f7fd f8cc 	bl	34187522 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART3 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
3418a38a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a38e:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a392:	2100      	movs	r1, #0
3418a394:	6639      	str	r1, [r7, #96]	@ 0x60
3418a396:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3418a39a:	667b      	str	r3, [r7, #100]	@ 0x64
3418a39c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
3418a3a0:	4603      	mov	r3, r0
3418a3a2:	460a      	mov	r2, r1
3418a3a4:	4313      	orrs	r3, r2
3418a3a6:	d067      	beq.n	3418a478 <HAL_RCCEx_PeriphCLKConfig+0x1e58>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC9)
3418a3a8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a3ac:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3418a3b0:	4b27      	ldr	r3, [pc, #156]	@ (3418a450 <HAL_RCCEx_PeriphCLKConfig+0x1e30>)
3418a3b2:	429a      	cmp	r2, r3
3418a3b4:	d116      	bne.n	3418a3e4 <HAL_RCCEx_PeriphCLKConfig+0x1dc4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418a3b6:	4b1b      	ldr	r3, [pc, #108]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a3b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418a3bc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a3c0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a3c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a3c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418a3ca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a3ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418a3d0:	3b01      	subs	r3, #1
3418a3d2:	041b      	lsls	r3, r3, #16
3418a3d4:	4313      	orrs	r3, r2
3418a3d6:	4a13      	ldr	r2, [pc, #76]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a3d8:	430b      	orrs	r3, r1
3418a3da:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a3de:	f7fd fe3d 	bl	3418805c <LL_RCC_IC9_Enable>
3418a3e2:	e042      	b.n	3418a46a <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC14)
3418a3e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a3e8:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3418a3ec:	4b19      	ldr	r3, [pc, #100]	@ (3418a454 <HAL_RCCEx_PeriphCLKConfig+0x1e34>)
3418a3ee:	429a      	cmp	r2, r3
3418a3f0:	d132      	bne.n	3418a458 <HAL_RCCEx_PeriphCLKConfig+0x1e38>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418a3f2:	4b0c      	ldr	r3, [pc, #48]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a3f4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418a3f8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a3fc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a400:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a404:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418a406:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a40a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418a40c:	3b01      	subs	r3, #1
3418a40e:	041b      	lsls	r3, r3, #16
3418a410:	4313      	orrs	r3, r2
3418a412:	4a04      	ldr	r2, [pc, #16]	@ (3418a424 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418a414:	430b      	orrs	r3, r1
3418a416:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418a41a:	f7fd ff1f 	bl	3418825c <LL_RCC_IC14_Enable>
3418a41e:	e024      	b.n	3418a46a <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
3418a420:	07031420 	.word	0x07031420
3418a424:	56028000 	.word	0x56028000
3418a428:	07011420 	.word	0x07011420
3418a42c:	07021820 	.word	0x07021820
3418a430:	07031820 	.word	0x07031820
3418a434:	07011820 	.word	0x07011820
3418a438:	07020030 	.word	0x07020030
3418a43c:	07030030 	.word	0x07030030
3418a440:	07010030 	.word	0x07010030
3418a444:	07020430 	.word	0x07020430
3418a448:	07030430 	.word	0x07030430
3418a44c:	07010430 	.word	0x07010430
3418a450:	07020830 	.word	0x07020830
3418a454:	07030830 	.word	0x07030830
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_CLKP)
3418a458:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a45c:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3418a460:	4bb3      	ldr	r3, [pc, #716]	@ (3418a730 <HAL_RCCEx_PeriphCLKConfig+0x2110>)
3418a462:	429a      	cmp	r2, r3
3418a464:	d101      	bne.n	3418a46a <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
    {
      LL_RCC_CLKP_Enable();
3418a466:	f7fe f8b9 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART3 clock */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
3418a46a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a46e:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
3418a472:	4618      	mov	r0, r3
3418a474:	f7fd f855 	bl	34187522 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART4 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
3418a478:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a47c:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a480:	2100      	movs	r1, #0
3418a482:	65b9      	str	r1, [r7, #88]	@ 0x58
3418a484:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
3418a488:	65fb      	str	r3, [r7, #92]	@ 0x5c
3418a48a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
3418a48e:	4603      	mov	r3, r0
3418a490:	460a      	mov	r2, r1
3418a492:	4313      	orrs	r3, r2
3418a494:	d04b      	beq.n	3418a52e <HAL_RCCEx_PeriphCLKConfig+0x1f0e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC9)
3418a496:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a49a:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3418a49e:	4ba5      	ldr	r3, [pc, #660]	@ (3418a734 <HAL_RCCEx_PeriphCLKConfig+0x2114>)
3418a4a0:	429a      	cmp	r2, r3
3418a4a2:	d116      	bne.n	3418a4d2 <HAL_RCCEx_PeriphCLKConfig+0x1eb2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418a4a4:	4ba4      	ldr	r3, [pc, #656]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a4a6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418a4aa:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a4ae:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a4b2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a4b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418a4b8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a4bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418a4be:	3b01      	subs	r3, #1
3418a4c0:	041b      	lsls	r3, r3, #16
3418a4c2:	4313      	orrs	r3, r2
3418a4c4:	4a9c      	ldr	r2, [pc, #624]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a4c6:	430b      	orrs	r3, r1
3418a4c8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a4cc:	f7fd fdc6 	bl	3418805c <LL_RCC_IC9_Enable>
3418a4d0:	e026      	b.n	3418a520 <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC14)
3418a4d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a4d6:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3418a4da:	4b98      	ldr	r3, [pc, #608]	@ (3418a73c <HAL_RCCEx_PeriphCLKConfig+0x211c>)
3418a4dc:	429a      	cmp	r2, r3
3418a4de:	d116      	bne.n	3418a50e <HAL_RCCEx_PeriphCLKConfig+0x1eee>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418a4e0:	4b95      	ldr	r3, [pc, #596]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a4e2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418a4e6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a4ea:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a4ee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a4f2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418a4f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a4f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418a4fa:	3b01      	subs	r3, #1
3418a4fc:	041b      	lsls	r3, r3, #16
3418a4fe:	4313      	orrs	r3, r2
3418a500:	4a8d      	ldr	r2, [pc, #564]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a502:	430b      	orrs	r3, r1
3418a504:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418a508:	f7fd fea8 	bl	3418825c <LL_RCC_IC14_Enable>
3418a50c:	e008      	b.n	3418a520 <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_CLKP)
3418a50e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a512:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3418a516:	4b8a      	ldr	r3, [pc, #552]	@ (3418a740 <HAL_RCCEx_PeriphCLKConfig+0x2120>)
3418a518:	429a      	cmp	r2, r3
3418a51a:	d101      	bne.n	3418a520 <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    {
      LL_RCC_CLKP_Enable();
3418a51c:	f7fe f85e 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART4 clock */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
3418a520:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a524:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3418a528:	4618      	mov	r0, r3
3418a52a:	f7fc fffa 	bl	34187522 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART5 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
3418a52e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a532:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a536:	2100      	movs	r1, #0
3418a538:	6539      	str	r1, [r7, #80]	@ 0x50
3418a53a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
3418a53e:	657b      	str	r3, [r7, #84]	@ 0x54
3418a540:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
3418a544:	4603      	mov	r3, r0
3418a546:	460a      	mov	r2, r1
3418a548:	4313      	orrs	r3, r2
3418a54a:	d04b      	beq.n	3418a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1fc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC9)
3418a54c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a550:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3418a554:	4b7b      	ldr	r3, [pc, #492]	@ (3418a744 <HAL_RCCEx_PeriphCLKConfig+0x2124>)
3418a556:	429a      	cmp	r2, r3
3418a558:	d116      	bne.n	3418a588 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418a55a:	4b77      	ldr	r3, [pc, #476]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a55c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418a560:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a564:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a568:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a56c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418a56e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418a574:	3b01      	subs	r3, #1
3418a576:	041b      	lsls	r3, r3, #16
3418a578:	4313      	orrs	r3, r2
3418a57a:	4a6f      	ldr	r2, [pc, #444]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a57c:	430b      	orrs	r3, r1
3418a57e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a582:	f7fd fd6b 	bl	3418805c <LL_RCC_IC9_Enable>
3418a586:	e026      	b.n	3418a5d6 <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC14)
3418a588:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a58c:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3418a590:	4b6d      	ldr	r3, [pc, #436]	@ (3418a748 <HAL_RCCEx_PeriphCLKConfig+0x2128>)
3418a592:	429a      	cmp	r2, r3
3418a594:	d116      	bne.n	3418a5c4 <HAL_RCCEx_PeriphCLKConfig+0x1fa4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418a596:	4b68      	ldr	r3, [pc, #416]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a598:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418a59c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a5a0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a5a4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a5a8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418a5aa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a5ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418a5b0:	3b01      	subs	r3, #1
3418a5b2:	041b      	lsls	r3, r3, #16
3418a5b4:	4313      	orrs	r3, r2
3418a5b6:	4a60      	ldr	r2, [pc, #384]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a5b8:	430b      	orrs	r3, r1
3418a5ba:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418a5be:	f7fd fe4d 	bl	3418825c <LL_RCC_IC14_Enable>
3418a5c2:	e008      	b.n	3418a5d6 <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_CLKP)
3418a5c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a5c8:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3418a5cc:	4b5f      	ldr	r3, [pc, #380]	@ (3418a74c <HAL_RCCEx_PeriphCLKConfig+0x212c>)
3418a5ce:	429a      	cmp	r2, r3
3418a5d0:	d101      	bne.n	3418a5d6 <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    {
      LL_RCC_CLKP_Enable();
3418a5d2:	f7fe f803 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART5 clock */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
3418a5d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a5da:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
3418a5de:	4618      	mov	r0, r3
3418a5e0:	f7fc ff9f 	bl	34187522 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
3418a5e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a5e8:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a5ec:	2100      	movs	r1, #0
3418a5ee:	64b9      	str	r1, [r7, #72]	@ 0x48
3418a5f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
3418a5f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
3418a5f6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
3418a5fa:	4603      	mov	r3, r0
3418a5fc:	460a      	mov	r2, r1
3418a5fe:	4313      	orrs	r3, r2
3418a600:	d04b      	beq.n	3418a69a <HAL_RCCEx_PeriphCLKConfig+0x207a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC9)
3418a602:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a606:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3418a60a:	4b51      	ldr	r3, [pc, #324]	@ (3418a750 <HAL_RCCEx_PeriphCLKConfig+0x2130>)
3418a60c:	429a      	cmp	r2, r3
3418a60e:	d116      	bne.n	3418a63e <HAL_RCCEx_PeriphCLKConfig+0x201e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418a610:	4b49      	ldr	r3, [pc, #292]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a612:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418a616:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a61a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a61e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a622:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418a624:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418a62a:	3b01      	subs	r3, #1
3418a62c:	041b      	lsls	r3, r3, #16
3418a62e:	4313      	orrs	r3, r2
3418a630:	4a41      	ldr	r2, [pc, #260]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a632:	430b      	orrs	r3, r1
3418a634:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a638:	f7fd fd10 	bl	3418805c <LL_RCC_IC9_Enable>
3418a63c:	e026      	b.n	3418a68c <HAL_RCCEx_PeriphCLKConfig+0x206c>
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC14)
3418a63e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a642:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3418a646:	4b43      	ldr	r3, [pc, #268]	@ (3418a754 <HAL_RCCEx_PeriphCLKConfig+0x2134>)
3418a648:	429a      	cmp	r2, r3
3418a64a:	d116      	bne.n	3418a67a <HAL_RCCEx_PeriphCLKConfig+0x205a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418a64c:	4b3a      	ldr	r3, [pc, #232]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a64e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418a652:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a656:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a65a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a65e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418a660:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418a666:	3b01      	subs	r3, #1
3418a668:	041b      	lsls	r3, r3, #16
3418a66a:	4313      	orrs	r3, r2
3418a66c:	4a32      	ldr	r2, [pc, #200]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a66e:	430b      	orrs	r3, r1
3418a670:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418a674:	f7fd fdf2 	bl	3418825c <LL_RCC_IC14_Enable>
3418a678:	e008      	b.n	3418a68c <HAL_RCCEx_PeriphCLKConfig+0x206c>
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_CLKP)
3418a67a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a67e:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
3418a682:	4b35      	ldr	r3, [pc, #212]	@ (3418a758 <HAL_RCCEx_PeriphCLKConfig+0x2138>)
3418a684:	429a      	cmp	r2, r3
3418a686:	d101      	bne.n	3418a68c <HAL_RCCEx_PeriphCLKConfig+0x206c>
    {
      LL_RCC_CLKP_Enable();
3418a688:	f7fd ffa8 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART6 clock */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
3418a68c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a690:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3418a694:	4618      	mov	r0, r3
3418a696:	f7fc ff44 	bl	34187522 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART7 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
3418a69a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a69e:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a6a2:	2100      	movs	r1, #0
3418a6a4:	6439      	str	r1, [r7, #64]	@ 0x40
3418a6a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
3418a6aa:	647b      	str	r3, [r7, #68]	@ 0x44
3418a6ac:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
3418a6b0:	4603      	mov	r3, r0
3418a6b2:	460a      	mov	r2, r1
3418a6b4:	4313      	orrs	r3, r2
3418a6b6:	d065      	beq.n	3418a784 <HAL_RCCEx_PeriphCLKConfig+0x2164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC9)
3418a6b8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a6bc:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3418a6c0:	4b26      	ldr	r3, [pc, #152]	@ (3418a75c <HAL_RCCEx_PeriphCLKConfig+0x213c>)
3418a6c2:	429a      	cmp	r2, r3
3418a6c4:	d116      	bne.n	3418a6f4 <HAL_RCCEx_PeriphCLKConfig+0x20d4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418a6c6:	4b1c      	ldr	r3, [pc, #112]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a6c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418a6cc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a6d0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a6d4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a6d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418a6da:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a6de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418a6e0:	3b01      	subs	r3, #1
3418a6e2:	041b      	lsls	r3, r3, #16
3418a6e4:	4313      	orrs	r3, r2
3418a6e6:	4a14      	ldr	r2, [pc, #80]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a6e8:	430b      	orrs	r3, r1
3418a6ea:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a6ee:	f7fd fcb5 	bl	3418805c <LL_RCC_IC9_Enable>
3418a6f2:	e040      	b.n	3418a776 <HAL_RCCEx_PeriphCLKConfig+0x2156>
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC14)
3418a6f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a6f8:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3418a6fc:	4b18      	ldr	r3, [pc, #96]	@ (3418a760 <HAL_RCCEx_PeriphCLKConfig+0x2140>)
3418a6fe:	429a      	cmp	r2, r3
3418a700:	d130      	bne.n	3418a764 <HAL_RCCEx_PeriphCLKConfig+0x2144>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418a702:	4b0d      	ldr	r3, [pc, #52]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a704:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418a708:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a70c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a710:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a714:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418a716:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a71a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418a71c:	3b01      	subs	r3, #1
3418a71e:	041b      	lsls	r3, r3, #16
3418a720:	4313      	orrs	r3, r2
3418a722:	4a05      	ldr	r2, [pc, #20]	@ (3418a738 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418a724:	430b      	orrs	r3, r1
3418a726:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418a72a:	f7fd fd97 	bl	3418825c <LL_RCC_IC14_Enable>
3418a72e:	e022      	b.n	3418a776 <HAL_RCCEx_PeriphCLKConfig+0x2156>
3418a730:	07010830 	.word	0x07010830
3418a734:	07020c30 	.word	0x07020c30
3418a738:	56028000 	.word	0x56028000
3418a73c:	07030c30 	.word	0x07030c30
3418a740:	07010c30 	.word	0x07010c30
3418a744:	07021030 	.word	0x07021030
3418a748:	07031030 	.word	0x07031030
3418a74c:	07011030 	.word	0x07011030
3418a750:	07021430 	.word	0x07021430
3418a754:	07031430 	.word	0x07031430
3418a758:	07011430 	.word	0x07011430
3418a75c:	07021830 	.word	0x07021830
3418a760:	07031830 	.word	0x07031830
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_CLKP)
3418a764:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a768:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
3418a76c:	4bca      	ldr	r3, [pc, #808]	@ (3418aa98 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
3418a76e:	429a      	cmp	r2, r3
3418a770:	d101      	bne.n	3418a776 <HAL_RCCEx_PeriphCLKConfig+0x2156>
    {
      LL_RCC_CLKP_Enable();
3418a772:	f7fd ff33 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART7 clock */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
3418a776:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a77a:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
3418a77e:	4618      	mov	r0, r3
3418a780:	f7fc fecf 	bl	34187522 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART8 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
3418a784:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a788:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a78c:	2100      	movs	r1, #0
3418a78e:	63b9      	str	r1, [r7, #56]	@ 0x38
3418a790:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
3418a794:	63fb      	str	r3, [r7, #60]	@ 0x3c
3418a796:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
3418a79a:	4603      	mov	r3, r0
3418a79c:	460a      	mov	r2, r1
3418a79e:	4313      	orrs	r3, r2
3418a7a0:	d04b      	beq.n	3418a83a <HAL_RCCEx_PeriphCLKConfig+0x221a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC9)
3418a7a2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a7a6:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3418a7aa:	4bbc      	ldr	r3, [pc, #752]	@ (3418aa9c <HAL_RCCEx_PeriphCLKConfig+0x247c>)
3418a7ac:	429a      	cmp	r2, r3
3418a7ae:	d116      	bne.n	3418a7de <HAL_RCCEx_PeriphCLKConfig+0x21be>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418a7b0:	4bbb      	ldr	r3, [pc, #748]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a7b2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418a7b6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a7ba:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a7be:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a7c2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418a7c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a7c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418a7ca:	3b01      	subs	r3, #1
3418a7cc:	041b      	lsls	r3, r3, #16
3418a7ce:	4313      	orrs	r3, r2
3418a7d0:	4ab3      	ldr	r2, [pc, #716]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a7d2:	430b      	orrs	r3, r1
3418a7d4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a7d8:	f7fd fc40 	bl	3418805c <LL_RCC_IC9_Enable>
3418a7dc:	e026      	b.n	3418a82c <HAL_RCCEx_PeriphCLKConfig+0x220c>
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC14)
3418a7de:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a7e2:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3418a7e6:	4baf      	ldr	r3, [pc, #700]	@ (3418aaa4 <HAL_RCCEx_PeriphCLKConfig+0x2484>)
3418a7e8:	429a      	cmp	r2, r3
3418a7ea:	d116      	bne.n	3418a81a <HAL_RCCEx_PeriphCLKConfig+0x21fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418a7ec:	4bac      	ldr	r3, [pc, #688]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a7ee:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418a7f2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a7f6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a7fa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a7fe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418a800:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a804:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418a806:	3b01      	subs	r3, #1
3418a808:	041b      	lsls	r3, r3, #16
3418a80a:	4313      	orrs	r3, r2
3418a80c:	4aa4      	ldr	r2, [pc, #656]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a80e:	430b      	orrs	r3, r1
3418a810:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418a814:	f7fd fd22 	bl	3418825c <LL_RCC_IC14_Enable>
3418a818:	e008      	b.n	3418a82c <HAL_RCCEx_PeriphCLKConfig+0x220c>
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_CLKP)
3418a81a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a81e:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3418a822:	4ba1      	ldr	r3, [pc, #644]	@ (3418aaa8 <HAL_RCCEx_PeriphCLKConfig+0x2488>)
3418a824:	429a      	cmp	r2, r3
3418a826:	d101      	bne.n	3418a82c <HAL_RCCEx_PeriphCLKConfig+0x220c>
    {
      LL_RCC_CLKP_Enable();
3418a828:	f7fd fed8 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART8 clock */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
3418a82c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a830:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
3418a834:	4618      	mov	r0, r3
3418a836:	f7fc fe74 	bl	34187522 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART9 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
3418a83a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a83e:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a842:	2100      	movs	r1, #0
3418a844:	6339      	str	r1, [r7, #48]	@ 0x30
3418a846:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3418a84a:	637b      	str	r3, [r7, #52]	@ 0x34
3418a84c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
3418a850:	4603      	mov	r3, r0
3418a852:	460a      	mov	r2, r1
3418a854:	4313      	orrs	r3, r2
3418a856:	d04b      	beq.n	3418a8f0 <HAL_RCCEx_PeriphCLKConfig+0x22d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(PeriphClkInit->Uart9ClockSelection));

    if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC9)
3418a858:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a85c:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3418a860:	4a92      	ldr	r2, [pc, #584]	@ (3418aaac <HAL_RCCEx_PeriphCLKConfig+0x248c>)
3418a862:	4293      	cmp	r3, r2
3418a864:	d116      	bne.n	3418a894 <HAL_RCCEx_PeriphCLKConfig+0x2274>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418a866:	4b8e      	ldr	r3, [pc, #568]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a868:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418a86c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a870:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a874:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a878:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418a87a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a87e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418a880:	3b01      	subs	r3, #1
3418a882:	041b      	lsls	r3, r3, #16
3418a884:	4313      	orrs	r3, r2
3418a886:	4a86      	ldr	r2, [pc, #536]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a888:	430b      	orrs	r3, r1
3418a88a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a88e:	f7fd fbe5 	bl	3418805c <LL_RCC_IC9_Enable>
3418a892:	e026      	b.n	3418a8e2 <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC14)
3418a894:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a898:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3418a89c:	4a84      	ldr	r2, [pc, #528]	@ (3418aab0 <HAL_RCCEx_PeriphCLKConfig+0x2490>)
3418a89e:	4293      	cmp	r3, r2
3418a8a0:	d116      	bne.n	3418a8d0 <HAL_RCCEx_PeriphCLKConfig+0x22b0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418a8a2:	4b7f      	ldr	r3, [pc, #508]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a8a4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418a8a8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418a8ac:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418a8b0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a8b4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418a8b6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a8ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418a8bc:	3b01      	subs	r3, #1
3418a8be:	041b      	lsls	r3, r3, #16
3418a8c0:	4313      	orrs	r3, r2
3418a8c2:	4a77      	ldr	r2, [pc, #476]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a8c4:	430b      	orrs	r3, r1
3418a8c6:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418a8ca:	f7fd fcc7 	bl	3418825c <LL_RCC_IC14_Enable>
3418a8ce:	e008      	b.n	3418a8e2 <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_CLKP)
3418a8d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a8d4:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3418a8d8:	4a76      	ldr	r2, [pc, #472]	@ (3418aab4 <HAL_RCCEx_PeriphCLKConfig+0x2494>)
3418a8da:	4293      	cmp	r3, r2
3418a8dc:	d101      	bne.n	3418a8e2 <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    {
      LL_RCC_CLKP_Enable();
3418a8de:	f7fd fe7d 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART9 clock */
    __HAL_RCC_UART9_CONFIG(PeriphClkInit->Uart9ClockSelection);
3418a8e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a8e6:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
3418a8ea:	4618      	mov	r0, r3
3418a8ec:	f7fc fe19 	bl	34187522 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART10 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
3418a8f0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a8f8:	2100      	movs	r1, #0
3418a8fa:	62b9      	str	r1, [r7, #40]	@ 0x28
3418a8fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
3418a900:	62fb      	str	r3, [r7, #44]	@ 0x2c
3418a902:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
3418a906:	4603      	mov	r3, r0
3418a908:	460a      	mov	r2, r1
3418a90a:	4313      	orrs	r3, r2
3418a90c:	d04b      	beq.n	3418a9a6 <HAL_RCCEx_PeriphCLKConfig+0x2386>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(PeriphClkInit->Usart10ClockSelection));

    if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC9)
3418a90e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a912:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3418a916:	4a68      	ldr	r2, [pc, #416]	@ (3418aab8 <HAL_RCCEx_PeriphCLKConfig+0x2498>)
3418a918:	4293      	cmp	r3, r2
3418a91a:	d116      	bne.n	3418a94a <HAL_RCCEx_PeriphCLKConfig+0x232a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418a91c:	4b60      	ldr	r3, [pc, #384]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a91e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418a922:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3418a926:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3418a92a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
3418a92e:	6c91      	ldr	r1, [r2, #72]	@ 0x48
3418a930:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
3418a934:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
3418a936:	3a01      	subs	r2, #1
3418a938:	0412      	lsls	r2, r2, #16
3418a93a:	430a      	orrs	r2, r1
3418a93c:	4958      	ldr	r1, [pc, #352]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a93e:	4313      	orrs	r3, r2
3418a940:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418a944:	f7fd fb8a 	bl	3418805c <LL_RCC_IC9_Enable>
3418a948:	e026      	b.n	3418a998 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC14)
3418a94a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a94e:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3418a952:	4a5a      	ldr	r2, [pc, #360]	@ (3418aabc <HAL_RCCEx_PeriphCLKConfig+0x249c>)
3418a954:	4293      	cmp	r3, r2
3418a956:	d116      	bne.n	3418a986 <HAL_RCCEx_PeriphCLKConfig+0x2366>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418a958:	4b51      	ldr	r3, [pc, #324]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a95a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418a95e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3418a962:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3418a966:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
3418a96a:	6f11      	ldr	r1, [r2, #112]	@ 0x70
3418a96c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
3418a970:	6f52      	ldr	r2, [r2, #116]	@ 0x74
3418a972:	3a01      	subs	r2, #1
3418a974:	0412      	lsls	r2, r2, #16
3418a976:	430a      	orrs	r2, r1
3418a978:	4949      	ldr	r1, [pc, #292]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a97a:	4313      	orrs	r3, r2
3418a97c:	f8c1 30f8 	str.w	r3, [r1, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418a980:	f7fd fc6c 	bl	3418825c <LL_RCC_IC14_Enable>
3418a984:	e008      	b.n	3418a998 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_CLKP)
3418a986:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a98a:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3418a98e:	4a4c      	ldr	r2, [pc, #304]	@ (3418aac0 <HAL_RCCEx_PeriphCLKConfig+0x24a0>)
3418a990:	4293      	cmp	r3, r2
3418a992:	d101      	bne.n	3418a998 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    {
      LL_RCC_CLKP_Enable();
3418a994:	f7fd fe22 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART10 clock */
    __HAL_RCC_USART10_CONFIG(PeriphClkInit->Usart10ClockSelection);
3418a998:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a99c:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3418a9a0:	4618      	mov	r0, r3
3418a9a2:	f7fc fdbe 	bl	34187522 <LL_RCC_SetUSARTClockSource>
  }

  /*------------------------------ USBPHY1 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY1) == RCC_PERIPHCLK_USBPHY1)
3418a9a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
3418a9ae:	2100      	movs	r1, #0
3418a9b0:	6239      	str	r1, [r7, #32]
3418a9b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
3418a9b6:	627b      	str	r3, [r7, #36]	@ 0x24
3418a9b8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
3418a9bc:	4603      	mov	r3, r0
3418a9be:	460a      	mov	r2, r1
3418a9c0:	4313      	orrs	r3, r2
3418a9c2:	d03b      	beq.n	3418aa3c <HAL_RCCEx_PeriphCLKConfig+0x241c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY1CLKSOURCE(PeriphClkInit->UsbPhy1ClockSelection));

    if (PeriphClkInit->UsbPhy1ClockSelection == RCC_USBPHY1CLKSOURCE_IC15)
3418a9c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418a9c8:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3418a9cc:	4a3d      	ldr	r2, [pc, #244]	@ (3418aac4 <HAL_RCCEx_PeriphCLKConfig+0x24a4>)
3418a9ce:	4293      	cmp	r3, r2
3418a9d0:	d116      	bne.n	3418aa00 <HAL_RCCEx_PeriphCLKConfig+0x23e0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3418a9d2:	4b33      	ldr	r3, [pc, #204]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a9d4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418a9d8:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3418a9dc:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3418a9e0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
3418a9e4:	6f91      	ldr	r1, [r2, #120]	@ 0x78
3418a9e6:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
3418a9ea:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
3418a9ec:	3a01      	subs	r2, #1
3418a9ee:	0412      	lsls	r2, r2, #16
3418a9f0:	430a      	orrs	r2, r1
3418a9f2:	492b      	ldr	r1, [pc, #172]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418a9f4:	4313      	orrs	r3, r2
3418a9f6:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418a9fa:	f7fd fc6f 	bl	341882dc <LL_RCC_IC15_Enable>
3418a9fe:	e008      	b.n	3418aa12 <HAL_RCCEx_PeriphCLKConfig+0x23f2>
    }
    else if (PeriphClkInit->UsbPhy1ClockSelection == RCC_USBPHY1CLKSOURCE_CLKP)
3418aa00:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418aa04:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3418aa08:	4a2f      	ldr	r2, [pc, #188]	@ (3418aac8 <HAL_RCCEx_PeriphCLKConfig+0x24a8>)
3418aa0a:	4293      	cmp	r3, r2
3418aa0c:	d101      	bne.n	3418aa12 <HAL_RCCEx_PeriphCLKConfig+0x23f2>
    {
      LL_RCC_CLKP_Enable();
3418aa0e:	f7fd fde5 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBPHY1 clock*/
    __HAL_RCC_USBPHY1_CONFIG(PeriphClkInit->UsbPhy1ClockSelection);
3418aa12:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418aa16:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3418aa1a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
3418aa1e:	4618      	mov	r0, r3
3418aa20:	f7fc fd1c 	bl	3418745c <LL_RCC_SetOTGPHYClockSource>
3418aa24:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418aa28:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3418aa2c:	0fdb      	lsrs	r3, r3, #31
3418aa2e:	2b01      	cmp	r3, #1
3418aa30:	d102      	bne.n	3418aa38 <HAL_RCCEx_PeriphCLKConfig+0x2418>
3418aa32:	f7fc fac9 	bl	34186fc8 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
3418aa36:	e001      	b.n	3418aa3c <HAL_RCCEx_PeriphCLKConfig+0x241c>
3418aa38:	f7fc fab6 	bl	34186fa8 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBPHY2 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY2) == RCC_PERIPHCLK_USBPHY2)
3418aa3c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418aa40:	e9d3 2300 	ldrd	r2, r3, [r3]
3418aa44:	2100      	movs	r1, #0
3418aa46:	61b9      	str	r1, [r7, #24]
3418aa48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
3418aa4c:	61fb      	str	r3, [r7, #28]
3418aa4e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
3418aa52:	4603      	mov	r3, r0
3418aa54:	460a      	mov	r2, r1
3418aa56:	4313      	orrs	r3, r2
3418aa58:	d058      	beq.n	3418ab0c <HAL_RCCEx_PeriphCLKConfig+0x24ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY2CLKSOURCE(PeriphClkInit->UsbPhy2ClockSelection));

    if (PeriphClkInit->UsbPhy2ClockSelection == RCC_USBPHY2CLKSOURCE_IC15)
3418aa5a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418aa5e:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
3418aa62:	4a1a      	ldr	r2, [pc, #104]	@ (3418aacc <HAL_RCCEx_PeriphCLKConfig+0x24ac>)
3418aa64:	4293      	cmp	r3, r2
3418aa66:	d133      	bne.n	3418aad0 <HAL_RCCEx_PeriphCLKConfig+0x24b0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3418aa68:	4b0d      	ldr	r3, [pc, #52]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418aa6a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418aa6e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3418aa72:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3418aa76:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
3418aa7a:	6f91      	ldr	r1, [r2, #120]	@ 0x78
3418aa7c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
3418aa80:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
3418aa82:	3a01      	subs	r2, #1
3418aa84:	0412      	lsls	r2, r2, #16
3418aa86:	430a      	orrs	r2, r1
3418aa88:	4905      	ldr	r1, [pc, #20]	@ (3418aaa0 <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3418aa8a:	4313      	orrs	r3, r2
3418aa8c:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418aa90:	f7fd fc24 	bl	341882dc <LL_RCC_IC15_Enable>
3418aa94:	e025      	b.n	3418aae2 <HAL_RCCEx_PeriphCLKConfig+0x24c2>
3418aa96:	bf00      	nop
3418aa98:	07011830 	.word	0x07011830
3418aa9c:	07021c30 	.word	0x07021c30
3418aaa0:	56028000 	.word	0x56028000
3418aaa4:	07031c30 	.word	0x07031c30
3418aaa8:	07011c30 	.word	0x07011c30
3418aaac:	07020034 	.word	0x07020034
3418aab0:	07030034 	.word	0x07030034
3418aab4:	07010034 	.word	0x07010034
3418aab8:	07020434 	.word	0x07020434
3418aabc:	07030434 	.word	0x07030434
3418aac0:	07010434 	.word	0x07010434
3418aac4:	03020c14 	.word	0x03020c14
3418aac8:	03010c14 	.word	0x03010c14
3418aacc:	03021414 	.word	0x03021414
    }
    else if (PeriphClkInit->UsbPhy2ClockSelection == RCC_USBPHY2CLKSOURCE_CLKP)
3418aad0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418aad4:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
3418aad8:	4a42      	ldr	r2, [pc, #264]	@ (3418abe4 <HAL_RCCEx_PeriphCLKConfig+0x25c4>)
3418aada:	4293      	cmp	r3, r2
3418aadc:	d101      	bne.n	3418aae2 <HAL_RCCEx_PeriphCLKConfig+0x24c2>
    {
      LL_RCC_CLKP_Enable();
3418aade:	f7fd fd7d 	bl	341885dc <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBPHY2 clock*/
    __HAL_RCC_USBPHY2_CONFIG(PeriphClkInit->UsbPhy2ClockSelection);
3418aae2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418aae6:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
3418aaea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
3418aaee:	4618      	mov	r0, r3
3418aaf0:	f7fc fcb4 	bl	3418745c <LL_RCC_SetOTGPHYClockSource>
3418aaf4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418aaf8:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
3418aafc:	0fdb      	lsrs	r3, r3, #31
3418aafe:	2b01      	cmp	r3, #1
3418ab00:	d102      	bne.n	3418ab08 <HAL_RCCEx_PeriphCLKConfig+0x24e8>
3418ab02:	f7fc fa61 	bl	34186fc8 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
3418ab06:	e001      	b.n	3418ab0c <HAL_RCCEx_PeriphCLKConfig+0x24ec>
3418ab08:	f7fc fa4e 	bl	34186fa8 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS1 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS1) == RCC_PERIPHCLK_USBOTGHS1)
3418ab0c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418ab10:	e9d3 2300 	ldrd	r2, r3, [r3]
3418ab14:	2100      	movs	r1, #0
3418ab16:	6139      	str	r1, [r7, #16]
3418ab18:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
3418ab1c:	617b      	str	r3, [r7, #20]
3418ab1e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
3418ab22:	4603      	mov	r3, r0
3418ab24:	460a      	mov	r2, r1
3418ab26:	4313      	orrs	r3, r2
3418ab28:	d014      	beq.n	3418ab54 <HAL_RCCEx_PeriphCLKConfig+0x2534>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS1CLKSOURCE(PeriphClkInit->UsbOtgHs1ClockSelection));

    /* Set the source of USBOTGHS1 clock */
    __HAL_RCC_USBOTGHS1_CONFIG(PeriphClkInit->UsbOtgHs1ClockSelection);
3418ab2a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418ab2e:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
3418ab32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
3418ab36:	4618      	mov	r0, r3
3418ab38:	f7fc fc9b 	bl	34187472 <LL_RCC_SetOTGPHYCKREFClockSource>
3418ab3c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418ab40:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
3418ab44:	0fdb      	lsrs	r3, r3, #31
3418ab46:	2b01      	cmp	r3, #1
3418ab48:	d102      	bne.n	3418ab50 <HAL_RCCEx_PeriphCLKConfig+0x2530>
3418ab4a:	f7fc fa3d 	bl	34186fc8 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
3418ab4e:	e001      	b.n	3418ab54 <HAL_RCCEx_PeriphCLKConfig+0x2534>
3418ab50:	f7fc fa2a 	bl	34186fa8 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS2 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS2) == RCC_PERIPHCLK_USBOTGHS2)
3418ab54:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418ab58:	e9d3 2300 	ldrd	r2, r3, [r3]
3418ab5c:	2100      	movs	r1, #0
3418ab5e:	60b9      	str	r1, [r7, #8]
3418ab60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
3418ab64:	60fb      	str	r3, [r7, #12]
3418ab66:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
3418ab6a:	4603      	mov	r3, r0
3418ab6c:	460a      	mov	r2, r1
3418ab6e:	4313      	orrs	r3, r2
3418ab70:	d014      	beq.n	3418ab9c <HAL_RCCEx_PeriphCLKConfig+0x257c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS2CLKSOURCE(PeriphClkInit->UsbOtgHs2ClockSelection));

    /* Set the source of USBOTGHS2 clock */
    __HAL_RCC_USBOTGHS2_CONFIG(PeriphClkInit->UsbOtgHs2ClockSelection);
3418ab72:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418ab76:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
3418ab7a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
3418ab7e:	4618      	mov	r0, r3
3418ab80:	f7fc fc77 	bl	34187472 <LL_RCC_SetOTGPHYCKREFClockSource>
3418ab84:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418ab88:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
3418ab8c:	0fdb      	lsrs	r3, r3, #31
3418ab8e:	2b01      	cmp	r3, #1
3418ab90:	d102      	bne.n	3418ab98 <HAL_RCCEx_PeriphCLKConfig+0x2578>
3418ab92:	f7fc fa19 	bl	34186fc8 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
3418ab96:	e001      	b.n	3418ab9c <HAL_RCCEx_PeriphCLKConfig+0x257c>
3418ab98:	f7fc fa06 	bl	34186fa8 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
3418ab9c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418aba0:	e9d3 2300 	ldrd	r2, r3, [r3]
3418aba4:	2100      	movs	r1, #0
3418aba6:	6039      	str	r1, [r7, #0]
3418aba8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3418abac:	607b      	str	r3, [r7, #4]
3418abae:	e9d7 0100 	ldrd	r0, r1, [r7]
3418abb2:	4603      	mov	r3, r0
3418abb4:	460a      	mov	r2, r1
3418abb6:	4313      	orrs	r3, r2
3418abb8:	d006      	beq.n	3418abc8 <HAL_RCCEx_PeriphCLKConfig+0x25a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
3418abba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418abbe:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
3418abc2:	4618      	mov	r0, r3
3418abc4:	f7fc fe86 	bl	341878d4 <LL_RCC_SetTIMPrescaler>
  }

  if (status == HAL_OK)
3418abc8:	f897 31c6 	ldrb.w	r3, [r7, #454]	@ 0x1c6
3418abcc:	2b00      	cmp	r3, #0
3418abce:	d101      	bne.n	3418abd4 <HAL_RCCEx_PeriphCLKConfig+0x25b4>
  {
    return HAL_OK;
3418abd0:	2300      	movs	r3, #0
3418abd2:	e000      	b.n	3418abd6 <HAL_RCCEx_PeriphCLKConfig+0x25b6>
  }
  return HAL_ERROR;
3418abd4:	2301      	movs	r3, #1
}
3418abd6:	4618      	mov	r0, r3
3418abd8:	f507 77e4 	add.w	r7, r7, #456	@ 0x1c8
3418abdc:	46bd      	mov	sp, r7
3418abde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
3418abe2:	bf00      	nop
3418abe4:	03011414 	.word	0x03011414

3418abe8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_XSPI2    : XSPI2 peripheral clock
  *            @arg RCC_PERIPHCLK_XSPI3    : XSPI3 peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
3418abe8:	b590      	push	{r4, r7, lr}
3418abea:	b085      	sub	sp, #20
3418abec:	af00      	add	r7, sp, #0
3418abee:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t frequency = 0;   /* Set to 0 for returned value if no source clock */
3418abf2:	2100      	movs	r1, #0
3418abf4:	60f9      	str	r1, [r7, #12]

  switch (PeriphClk)
3418abf6:	e9d7 0100 	ldrd	r0, r1, [r7]
3418abfa:	f101 447f 	add.w	r4, r1, #4278190080	@ 0xff000000
3418abfe:	ea50 0104 	orrs.w	r1, r0, r4
3418ac02:	f000 8436 	beq.w	3418b472 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
3418ac06:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ac0a:	2801      	cmp	r0, #1
3418ac0c:	f171 7180 	sbcs.w	r1, r1, #16777216	@ 0x1000000
3418ac10:	f080 8434 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ac14:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ac18:	f5a1 0400 	sub.w	r4, r1, #8388608	@ 0x800000
3418ac1c:	ea50 0104 	orrs.w	r1, r0, r4
3418ac20:	f000 8422 	beq.w	3418b468 <HAL_RCCEx_GetPeriphCLKFreq+0x880>
3418ac24:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ac28:	2801      	cmp	r0, #1
3418ac2a:	f571 0100 	sbcs.w	r1, r1, #8388608	@ 0x800000
3418ac2e:	f080 8425 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ac32:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ac36:	f5a1 0480 	sub.w	r4, r1, #4194304	@ 0x400000
3418ac3a:	ea50 0104 	orrs.w	r1, r0, r4
3418ac3e:	f000 840e 	beq.w	3418b45e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
3418ac42:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ac46:	2801      	cmp	r0, #1
3418ac48:	f571 0180 	sbcs.w	r1, r1, #4194304	@ 0x400000
3418ac4c:	f080 8416 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ac50:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ac54:	f5a1 1400 	sub.w	r4, r1, #2097152	@ 0x200000
3418ac58:	ea50 0104 	orrs.w	r1, r0, r4
3418ac5c:	f000 83fa 	beq.w	3418b454 <HAL_RCCEx_GetPeriphCLKFreq+0x86c>
3418ac60:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ac64:	2801      	cmp	r0, #1
3418ac66:	f571 1100 	sbcs.w	r1, r1, #2097152	@ 0x200000
3418ac6a:	f080 8407 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ac6e:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ac72:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
3418ac76:	ea50 0104 	orrs.w	r1, r0, r4
3418ac7a:	f000 83e6 	beq.w	3418b44a <HAL_RCCEx_GetPeriphCLKFreq+0x862>
3418ac7e:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ac82:	2801      	cmp	r0, #1
3418ac84:	f571 1180 	sbcs.w	r1, r1, #1048576	@ 0x100000
3418ac88:	f080 83f8 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ac8c:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ac90:	f5a1 2400 	sub.w	r4, r1, #524288	@ 0x80000
3418ac94:	ea50 0104 	orrs.w	r1, r0, r4
3418ac98:	f000 83d2 	beq.w	3418b440 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
3418ac9c:	e9d7 0100 	ldrd	r0, r1, [r7]
3418aca0:	2801      	cmp	r0, #1
3418aca2:	f571 2100 	sbcs.w	r1, r1, #524288	@ 0x80000
3418aca6:	f080 83e9 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418acaa:	e9d7 0100 	ldrd	r0, r1, [r7]
3418acae:	f5a1 2480 	sub.w	r4, r1, #262144	@ 0x40000
3418acb2:	ea50 0104 	orrs.w	r1, r0, r4
3418acb6:	f000 83be 	beq.w	3418b436 <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
3418acba:	e9d7 0100 	ldrd	r0, r1, [r7]
3418acbe:	2801      	cmp	r0, #1
3418acc0:	f571 2180 	sbcs.w	r1, r1, #262144	@ 0x40000
3418acc4:	f080 83da 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418acc8:	e9d7 0100 	ldrd	r0, r1, [r7]
3418accc:	f5a1 3400 	sub.w	r4, r1, #131072	@ 0x20000
3418acd0:	ea50 0104 	orrs.w	r1, r0, r4
3418acd4:	f000 83aa 	beq.w	3418b42c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
3418acd8:	e9d7 0100 	ldrd	r0, r1, [r7]
3418acdc:	2801      	cmp	r0, #1
3418acde:	f571 3100 	sbcs.w	r1, r1, #131072	@ 0x20000
3418ace2:	f080 83cb 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ace6:	e9d7 0100 	ldrd	r0, r1, [r7]
3418acea:	f5a1 3480 	sub.w	r4, r1, #65536	@ 0x10000
3418acee:	ea50 0104 	orrs.w	r1, r0, r4
3418acf2:	f000 8396 	beq.w	3418b422 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
3418acf6:	e9d7 0100 	ldrd	r0, r1, [r7]
3418acfa:	2801      	cmp	r0, #1
3418acfc:	f571 3180 	sbcs.w	r1, r1, #65536	@ 0x10000
3418ad00:	f080 83bc 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ad04:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ad08:	f5a1 4400 	sub.w	r4, r1, #32768	@ 0x8000
3418ad0c:	ea50 0104 	orrs.w	r1, r0, r4
3418ad10:	f000 8382 	beq.w	3418b418 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
3418ad14:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ad18:	2801      	cmp	r0, #1
3418ad1a:	f571 4100 	sbcs.w	r1, r1, #32768	@ 0x8000
3418ad1e:	f080 83ad 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ad22:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ad26:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
3418ad2a:	ea50 0104 	orrs.w	r1, r0, r4
3418ad2e:	f000 836e 	beq.w	3418b40e <HAL_RCCEx_GetPeriphCLKFreq+0x826>
3418ad32:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ad36:	2801      	cmp	r0, #1
3418ad38:	f571 4180 	sbcs.w	r1, r1, #16384	@ 0x4000
3418ad3c:	f080 839e 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ad40:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ad44:	f5a1 5400 	sub.w	r4, r1, #8192	@ 0x2000
3418ad48:	ea50 0104 	orrs.w	r1, r0, r4
3418ad4c:	f000 835a 	beq.w	3418b404 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>
3418ad50:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ad54:	2801      	cmp	r0, #1
3418ad56:	f571 5100 	sbcs.w	r1, r1, #8192	@ 0x2000
3418ad5a:	f080 838f 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ad5e:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ad62:	f5a1 5480 	sub.w	r4, r1, #4096	@ 0x1000
3418ad66:	ea50 0104 	orrs.w	r1, r0, r4
3418ad6a:	f000 8346 	beq.w	3418b3fa <HAL_RCCEx_GetPeriphCLKFreq+0x812>
3418ad6e:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ad72:	2801      	cmp	r0, #1
3418ad74:	f571 5180 	sbcs.w	r1, r1, #4096	@ 0x1000
3418ad78:	f080 8380 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ad7c:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ad80:	f5a1 6400 	sub.w	r4, r1, #2048	@ 0x800
3418ad84:	ea50 0104 	orrs.w	r1, r0, r4
3418ad88:	f000 8332 	beq.w	3418b3f0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
3418ad8c:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ad90:	2801      	cmp	r0, #1
3418ad92:	f571 6100 	sbcs.w	r1, r1, #2048	@ 0x800
3418ad96:	f080 8371 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ad9a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ad9e:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
3418ada2:	ea50 0104 	orrs.w	r1, r0, r4
3418ada6:	f000 831e 	beq.w	3418b3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
3418adaa:	e9d7 0100 	ldrd	r0, r1, [r7]
3418adae:	2801      	cmp	r0, #1
3418adb0:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
3418adb4:	f080 8362 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418adb8:	e9d7 0100 	ldrd	r0, r1, [r7]
3418adbc:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
3418adc0:	ea50 0104 	orrs.w	r1, r0, r4
3418adc4:	f000 830a 	beq.w	3418b3dc <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
3418adc8:	e9d7 0100 	ldrd	r0, r1, [r7]
3418adcc:	2801      	cmp	r0, #1
3418adce:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
3418add2:	f080 8353 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418add6:	e9d7 0100 	ldrd	r0, r1, [r7]
3418adda:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
3418adde:	ea50 0104 	orrs.w	r1, r0, r4
3418ade2:	f000 82f6 	beq.w	3418b3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
3418ade6:	e9d7 0100 	ldrd	r0, r1, [r7]
3418adea:	2801      	cmp	r0, #1
3418adec:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
3418adf0:	f080 8344 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418adf4:	e9d7 0100 	ldrd	r0, r1, [r7]
3418adf8:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
3418adfc:	ea50 0104 	orrs.w	r1, r0, r4
3418ae00:	f000 82e2 	beq.w	3418b3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
3418ae04:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ae08:	2801      	cmp	r0, #1
3418ae0a:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
3418ae0e:	f080 8335 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ae12:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ae16:	f1a1 0420 	sub.w	r4, r1, #32
3418ae1a:	ea50 0104 	orrs.w	r1, r0, r4
3418ae1e:	f000 82ce 	beq.w	3418b3be <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
3418ae22:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ae26:	2801      	cmp	r0, #1
3418ae28:	f171 0120 	sbcs.w	r1, r1, #32
3418ae2c:	f080 8326 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ae30:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ae34:	f1a1 0410 	sub.w	r4, r1, #16
3418ae38:	ea50 0104 	orrs.w	r1, r0, r4
3418ae3c:	f000 82ba 	beq.w	3418b3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
3418ae40:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ae44:	2801      	cmp	r0, #1
3418ae46:	f171 0110 	sbcs.w	r1, r1, #16
3418ae4a:	f080 8317 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ae4e:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ae52:	f1a1 0408 	sub.w	r4, r1, #8
3418ae56:	ea50 0104 	orrs.w	r1, r0, r4
3418ae5a:	f000 82a6 	beq.w	3418b3aa <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
3418ae5e:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ae62:	2801      	cmp	r0, #1
3418ae64:	f171 0108 	sbcs.w	r1, r1, #8
3418ae68:	f080 8308 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ae6c:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ae70:	1f0c      	subs	r4, r1, #4
3418ae72:	ea50 0104 	orrs.w	r1, r0, r4
3418ae76:	f000 8293 	beq.w	3418b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
3418ae7a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ae7e:	2801      	cmp	r0, #1
3418ae80:	f171 0104 	sbcs.w	r1, r1, #4
3418ae84:	f080 82fa 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418ae88:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ae8c:	1e8c      	subs	r4, r1, #2
3418ae8e:	ea50 0104 	orrs.w	r1, r0, r4
3418ae92:	f000 8280 	beq.w	3418b396 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
3418ae96:	e9d7 0100 	ldrd	r0, r1, [r7]
3418ae9a:	2801      	cmp	r0, #1
3418ae9c:	f171 0102 	sbcs.w	r1, r1, #2
3418aea0:	f080 82ec 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418aea4:	e9d7 0100 	ldrd	r0, r1, [r7]
3418aea8:	1e4c      	subs	r4, r1, #1
3418aeaa:	ea50 0104 	orrs.w	r1, r0, r4
3418aeae:	f000 826d 	beq.w	3418b38c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
3418aeb2:	e9d7 0100 	ldrd	r0, r1, [r7]
3418aeb6:	2801      	cmp	r0, #1
3418aeb8:	f171 0101 	sbcs.w	r1, r1, #1
3418aebc:	f080 82de 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418aec0:	e9d7 0100 	ldrd	r0, r1, [r7]
3418aec4:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
3418aec8:	4321      	orrs	r1, r4
3418aeca:	f000 825a 	beq.w	3418b382 <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
3418aece:	e9d7 0100 	ldrd	r0, r1, [r7]
3418aed2:	4cda      	ldr	r4, [pc, #872]	@ (3418b23c <HAL_RCCEx_GetPeriphCLKFreq+0x654>)
3418aed4:	42a0      	cmp	r0, r4
3418aed6:	f171 0100 	sbcs.w	r1, r1, #0
3418aeda:	f080 82cf 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418aede:	e9d7 0100 	ldrd	r0, r1, [r7]
3418aee2:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
3418aee6:	4321      	orrs	r1, r4
3418aee8:	f000 8246 	beq.w	3418b378 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
3418aeec:	e9d7 0100 	ldrd	r0, r1, [r7]
3418aef0:	4cd3      	ldr	r4, [pc, #844]	@ (3418b240 <HAL_RCCEx_GetPeriphCLKFreq+0x658>)
3418aef2:	42a0      	cmp	r0, r4
3418aef4:	f171 0100 	sbcs.w	r1, r1, #0
3418aef8:	f080 82c0 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418aefc:	e9d7 0100 	ldrd	r0, r1, [r7]
3418af00:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
3418af04:	4321      	orrs	r1, r4
3418af06:	f000 8232 	beq.w	3418b36e <HAL_RCCEx_GetPeriphCLKFreq+0x786>
3418af0a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418af0e:	4ccd      	ldr	r4, [pc, #820]	@ (3418b244 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>)
3418af10:	42a0      	cmp	r0, r4
3418af12:	f171 0100 	sbcs.w	r1, r1, #0
3418af16:	f080 82b1 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418af1a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418af1e:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
3418af22:	4321      	orrs	r1, r4
3418af24:	f000 821e 	beq.w	3418b364 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
3418af28:	e9d7 0100 	ldrd	r0, r1, [r7]
3418af2c:	4cc6      	ldr	r4, [pc, #792]	@ (3418b248 <HAL_RCCEx_GetPeriphCLKFreq+0x660>)
3418af2e:	42a0      	cmp	r0, r4
3418af30:	f171 0100 	sbcs.w	r1, r1, #0
3418af34:	f080 82a2 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418af38:	e9d7 0100 	ldrd	r0, r1, [r7]
3418af3c:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
3418af40:	4321      	orrs	r1, r4
3418af42:	f000 820b 	beq.w	3418b35c <HAL_RCCEx_GetPeriphCLKFreq+0x774>
3418af46:	e9d7 0100 	ldrd	r0, r1, [r7]
3418af4a:	4cc0      	ldr	r4, [pc, #768]	@ (3418b24c <HAL_RCCEx_GetPeriphCLKFreq+0x664>)
3418af4c:	42a0      	cmp	r0, r4
3418af4e:	f171 0100 	sbcs.w	r1, r1, #0
3418af52:	f080 8293 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418af56:	e9d7 0100 	ldrd	r0, r1, [r7]
3418af5a:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
3418af5e:	4321      	orrs	r1, r4
3418af60:	f000 81f7 	beq.w	3418b352 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
3418af64:	e9d7 0100 	ldrd	r0, r1, [r7]
3418af68:	4cb9      	ldr	r4, [pc, #740]	@ (3418b250 <HAL_RCCEx_GetPeriphCLKFreq+0x668>)
3418af6a:	42a0      	cmp	r0, r4
3418af6c:	f171 0100 	sbcs.w	r1, r1, #0
3418af70:	f080 8284 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418af74:	e9d7 0100 	ldrd	r0, r1, [r7]
3418af78:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
3418af7c:	4321      	orrs	r1, r4
3418af7e:	f000 81e2 	beq.w	3418b346 <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
3418af82:	e9d7 0100 	ldrd	r0, r1, [r7]
3418af86:	4cb3      	ldr	r4, [pc, #716]	@ (3418b254 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
3418af88:	42a0      	cmp	r0, r4
3418af8a:	f171 0100 	sbcs.w	r1, r1, #0
3418af8e:	f080 8275 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418af92:	e9d7 0100 	ldrd	r0, r1, [r7]
3418af96:	f100 447f 	add.w	r4, r0, #4278190080	@ 0xff000000
3418af9a:	4321      	orrs	r1, r4
3418af9c:	f000 81cd 	beq.w	3418b33a <HAL_RCCEx_GetPeriphCLKFreq+0x752>
3418afa0:	e9d7 0100 	ldrd	r0, r1, [r7]
3418afa4:	4cac      	ldr	r4, [pc, #688]	@ (3418b258 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
3418afa6:	42a0      	cmp	r0, r4
3418afa8:	f171 0100 	sbcs.w	r1, r1, #0
3418afac:	f080 8266 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418afb0:	e9d7 0100 	ldrd	r0, r1, [r7]
3418afb4:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
3418afb8:	4321      	orrs	r1, r4
3418afba:	f000 81b8 	beq.w	3418b32e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
3418afbe:	e9d7 0100 	ldrd	r0, r1, [r7]
3418afc2:	4ca6      	ldr	r4, [pc, #664]	@ (3418b25c <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
3418afc4:	42a0      	cmp	r0, r4
3418afc6:	f171 0100 	sbcs.w	r1, r1, #0
3418afca:	f080 8257 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418afce:	e9d7 0100 	ldrd	r0, r1, [r7]
3418afd2:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
3418afd6:	4321      	orrs	r1, r4
3418afd8:	f000 81a4 	beq.w	3418b324 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
3418afdc:	e9d7 0100 	ldrd	r0, r1, [r7]
3418afe0:	4c9f      	ldr	r4, [pc, #636]	@ (3418b260 <HAL_RCCEx_GetPeriphCLKFreq+0x678>)
3418afe2:	42a0      	cmp	r0, r4
3418afe4:	f171 0100 	sbcs.w	r1, r1, #0
3418afe8:	f080 8248 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418afec:	e9d7 0100 	ldrd	r0, r1, [r7]
3418aff0:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
3418aff4:	4321      	orrs	r1, r4
3418aff6:	f000 8190 	beq.w	3418b31a <HAL_RCCEx_GetPeriphCLKFreq+0x732>
3418affa:	e9d7 0100 	ldrd	r0, r1, [r7]
3418affe:	4c99      	ldr	r4, [pc, #612]	@ (3418b264 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>)
3418b000:	42a0      	cmp	r0, r4
3418b002:	f171 0100 	sbcs.w	r1, r1, #0
3418b006:	f080 8239 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b00a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b00e:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
3418b012:	4321      	orrs	r1, r4
3418b014:	f000 817c 	beq.w	3418b310 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
3418b018:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b01c:	4c92      	ldr	r4, [pc, #584]	@ (3418b268 <HAL_RCCEx_GetPeriphCLKFreq+0x680>)
3418b01e:	42a0      	cmp	r0, r4
3418b020:	f171 0100 	sbcs.w	r1, r1, #0
3418b024:	f080 822a 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b028:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b02c:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
3418b030:	4321      	orrs	r1, r4
3418b032:	f000 8168 	beq.w	3418b306 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
3418b036:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b03a:	4c8c      	ldr	r4, [pc, #560]	@ (3418b26c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
3418b03c:	42a0      	cmp	r0, r4
3418b03e:	f171 0100 	sbcs.w	r1, r1, #0
3418b042:	f080 821b 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b046:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b04a:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
3418b04e:	4321      	orrs	r1, r4
3418b050:	f000 8154 	beq.w	3418b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x714>
3418b054:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b058:	4c85      	ldr	r4, [pc, #532]	@ (3418b270 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
3418b05a:	42a0      	cmp	r0, r4
3418b05c:	f171 0100 	sbcs.w	r1, r1, #0
3418b060:	f080 820c 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b064:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b068:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
3418b06c:	4321      	orrs	r1, r4
3418b06e:	f000 8140 	beq.w	3418b2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
3418b072:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b076:	4c7f      	ldr	r4, [pc, #508]	@ (3418b274 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
3418b078:	42a0      	cmp	r0, r4
3418b07a:	f171 0100 	sbcs.w	r1, r1, #0
3418b07e:	f080 81fd 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b082:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b086:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
3418b08a:	4321      	orrs	r1, r4
3418b08c:	f000 812c 	beq.w	3418b2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
3418b090:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b094:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
3418b098:	f171 0100 	sbcs.w	r1, r1, #0
3418b09c:	f080 81ee 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b0a0:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b0a4:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
3418b0a8:	4321      	orrs	r1, r4
3418b0aa:	f000 8118 	beq.w	3418b2de <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
3418b0ae:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b0b2:	f248 0401 	movw	r4, #32769	@ 0x8001
3418b0b6:	42a0      	cmp	r0, r4
3418b0b8:	f171 0100 	sbcs.w	r1, r1, #0
3418b0bc:	f080 81de 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b0c0:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b0c4:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
3418b0c8:	4321      	orrs	r1, r4
3418b0ca:	f000 8103 	beq.w	3418b2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
3418b0ce:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b0d2:	f244 0401 	movw	r4, #16385	@ 0x4001
3418b0d6:	42a0      	cmp	r0, r4
3418b0d8:	f171 0100 	sbcs.w	r1, r1, #0
3418b0dc:	f080 81ce 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b0e0:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b0e4:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
3418b0e8:	4321      	orrs	r1, r4
3418b0ea:	f000 80ee 	beq.w	3418b2ca <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
3418b0ee:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b0f2:	f242 0401 	movw	r4, #8193	@ 0x2001
3418b0f6:	42a0      	cmp	r0, r4
3418b0f8:	f171 0100 	sbcs.w	r1, r1, #0
3418b0fc:	f080 81be 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b100:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b104:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
3418b108:	4321      	orrs	r1, r4
3418b10a:	f000 80d9 	beq.w	3418b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
3418b10e:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b112:	f241 0401 	movw	r4, #4097	@ 0x1001
3418b116:	42a0      	cmp	r0, r4
3418b118:	f171 0100 	sbcs.w	r1, r1, #0
3418b11c:	f080 81ae 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b120:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b124:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
3418b128:	4321      	orrs	r1, r4
3418b12a:	f000 80c4 	beq.w	3418b2b6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
3418b12e:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b132:	f640 0401 	movw	r4, #2049	@ 0x801
3418b136:	42a0      	cmp	r0, r4
3418b138:	f171 0100 	sbcs.w	r1, r1, #0
3418b13c:	f080 819e 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b140:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b144:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
3418b148:	4321      	orrs	r1, r4
3418b14a:	f000 80af 	beq.w	3418b2ac <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
3418b14e:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b152:	f240 4401 	movw	r4, #1025	@ 0x401
3418b156:	42a0      	cmp	r0, r4
3418b158:	f171 0100 	sbcs.w	r1, r1, #0
3418b15c:	f080 818e 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b160:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b164:	2821      	cmp	r0, #33	@ 0x21
3418b166:	f171 0100 	sbcs.w	r1, r1, #0
3418b16a:	d255      	bcs.n	3418b218 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
3418b16c:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b170:	4301      	orrs	r1, r0
3418b172:	f000 8183 	beq.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b176:	e9d7 0100 	ldrd	r0, r1, [r7]
3418b17a:	1e42      	subs	r2, r0, #1
3418b17c:	f141 33ff 	adc.w	r3, r1, #4294967295
3418b180:	2a20      	cmp	r2, #32
3418b182:	f173 0100 	sbcs.w	r1, r3, #0
3418b186:	f080 8179 	bcs.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b18a:	2a1f      	cmp	r2, #31
3418b18c:	f200 8176 	bhi.w	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418b190:	a101      	add	r1, pc, #4	@ (adr r1, 3418b198 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
3418b192:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
3418b196:	bf00      	nop
3418b198:	3418b227 	.word	0x3418b227
3418b19c:	3418b231 	.word	0x3418b231
3418b1a0:	3418b47d 	.word	0x3418b47d
3418b1a4:	3418b281 	.word	0x3418b281
3418b1a8:	3418b47d 	.word	0x3418b47d
3418b1ac:	3418b47d 	.word	0x3418b47d
3418b1b0:	3418b47d 	.word	0x3418b47d
3418b1b4:	3418b279 	.word	0x3418b279
3418b1b8:	3418b47d 	.word	0x3418b47d
3418b1bc:	3418b47d 	.word	0x3418b47d
3418b1c0:	3418b47d 	.word	0x3418b47d
3418b1c4:	3418b47d 	.word	0x3418b47d
3418b1c8:	3418b47d 	.word	0x3418b47d
3418b1cc:	3418b47d 	.word	0x3418b47d
3418b1d0:	3418b47d 	.word	0x3418b47d
3418b1d4:	3418b28b 	.word	0x3418b28b
3418b1d8:	3418b47d 	.word	0x3418b47d
3418b1dc:	3418b47d 	.word	0x3418b47d
3418b1e0:	3418b47d 	.word	0x3418b47d
3418b1e4:	3418b47d 	.word	0x3418b47d
3418b1e8:	3418b47d 	.word	0x3418b47d
3418b1ec:	3418b47d 	.word	0x3418b47d
3418b1f0:	3418b47d 	.word	0x3418b47d
3418b1f4:	3418b47d 	.word	0x3418b47d
3418b1f8:	3418b47d 	.word	0x3418b47d
3418b1fc:	3418b47d 	.word	0x3418b47d
3418b200:	3418b47d 	.word	0x3418b47d
3418b204:	3418b47d 	.word	0x3418b47d
3418b208:	3418b47d 	.word	0x3418b47d
3418b20c:	3418b47d 	.word	0x3418b47d
3418b210:	3418b47d 	.word	0x3418b47d
3418b214:	3418b297 	.word	0x3418b297
3418b218:	e9d7 2300 	ldrd	r2, r3, [r7]
3418b21c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
3418b220:	430b      	orrs	r3, r1
3418b222:	d03e      	beq.n	3418b2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
      break;

    default:
      /* Unexpected case, frequency is by default set to 0 */
      break;
3418b224:	e12a      	b.n	3418b47c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
      frequency = RCCEx_GetADCCLKFreq(LL_RCC_ADC_CLKSOURCE);
3418b226:	2070      	movs	r0, #112	@ 0x70
3418b228:	f000 fb90 	bl	3418b94c <RCCEx_GetADCCLKFreq>
3418b22c:	60f8      	str	r0, [r7, #12]
      break;
3418b22e:	e126      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetADFCLKFreq(LL_RCC_ADF1_CLKSOURCE);
3418b230:	2007      	movs	r0, #7
3418b232:	f000 fc8d 	bl	3418bb50 <RCCEx_GetADFCLKFreq>
3418b236:	60f8      	str	r0, [r7, #12]
      break;
3418b238:	e121      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
3418b23a:	bf00      	nop
3418b23c:	80000001 	.word	0x80000001
3418b240:	40000001 	.word	0x40000001
3418b244:	20000001 	.word	0x20000001
3418b248:	10000001 	.word	0x10000001
3418b24c:	08000001 	.word	0x08000001
3418b250:	04000001 	.word	0x04000001
3418b254:	02000001 	.word	0x02000001
3418b258:	01000001 	.word	0x01000001
3418b25c:	00800001 	.word	0x00800001
3418b260:	00400001 	.word	0x00400001
3418b264:	00200001 	.word	0x00200001
3418b268:	00100001 	.word	0x00100001
3418b26c:	00080001 	.word	0x00080001
3418b270:	00040001 	.word	0x00040001
3418b274:	00020001 	.word	0x00020001
      frequency = RCCEx_GetCSICLKFreq();
3418b278:	f000 ff0c 	bl	3418c094 <RCCEx_GetCSICLKFreq>
3418b27c:	60f8      	str	r0, [r7, #12]
      break;
3418b27e:	e0fe      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b280:	2007      	movs	r0, #7
3418b282:	f000 fd51 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418b286:	60f8      	str	r0, [r7, #12]
      break;
3418b288:	e0f9      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetDCMIPPCLKFreq(LL_RCC_DCMIPP_CLKSOURCE);
3418b28a:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
3418b28e:	f000 ff4d 	bl	3418c12c <RCCEx_GetDCMIPPCLKFreq>
3418b292:	60f8      	str	r0, [r7, #12]
      break;
3418b294:	e0f3      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1CLKFreq(LL_RCC_ETH1_CLKSOURCE);
3418b296:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
3418b29a:	f000 ffd1 	bl	3418c240 <RCCEx_GetETH1CLKFreq>
3418b29e:	60f8      	str	r0, [r7, #12]
      break;
3418b2a0:	e0ed      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1PTPCLKFreq(LL_RCC_ETH1PTP_CLKSOURCE);
3418b2a2:	2003      	movs	r0, #3
3418b2a4:	f001 f84c 	bl	3418c340 <RCCEx_GetETH1PTPCLKFreq>
3418b2a8:	60f8      	str	r0, [r7, #12]
      break;
3418b2aa:	e0e8      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFDCANCLKFreq(LL_RCC_FDCAN_CLKSOURCE);
3418b2ac:	2003      	movs	r0, #3
3418b2ae:	f001 f8cb 	bl	3418c448 <RCCEx_GetFDCANCLKFreq>
3418b2b2:	60f8      	str	r0, [r7, #12]
      break;
3418b2b4:	e0e3      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFMCCLKFreq(LL_RCC_FMC_CLKSOURCE);
3418b2b6:	2030      	movs	r0, #48	@ 0x30
3418b2b8:	f001 f946 	bl	3418c548 <RCCEx_GetFMCCLKFreq>
3418b2bc:	60f8      	str	r0, [r7, #12]
      break;
3418b2be:	e0de      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C1_CLKSOURCE);
3418b2c0:	4871      	ldr	r0, [pc, #452]	@ (3418b488 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>)
3418b2c2:	f001 f9f9 	bl	3418c6b8 <RCCEx_GetI2CCLKFreq>
3418b2c6:	60f8      	str	r0, [r7, #12]
      break;
3418b2c8:	e0d9      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C2_CLKSOURCE);
3418b2ca:	4870      	ldr	r0, [pc, #448]	@ (3418b48c <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>)
3418b2cc:	f001 f9f4 	bl	3418c6b8 <RCCEx_GetI2CCLKFreq>
3418b2d0:	60f8      	str	r0, [r7, #12]
      break;
3418b2d2:	e0d4      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C3_CLKSOURCE);
3418b2d4:	486e      	ldr	r0, [pc, #440]	@ (3418b490 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
3418b2d6:	f001 f9ef 	bl	3418c6b8 <RCCEx_GetI2CCLKFreq>
3418b2da:	60f8      	str	r0, [r7, #12]
      break;
3418b2dc:	e0cf      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C4_CLKSOURCE);
3418b2de:	486d      	ldr	r0, [pc, #436]	@ (3418b494 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
3418b2e0:	f001 f9ea 	bl	3418c6b8 <RCCEx_GetI2CCLKFreq>
3418b2e4:	60f8      	str	r0, [r7, #12]
      break;
3418b2e6:	e0ca      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C1_CLKSOURCE);
3418b2e8:	486b      	ldr	r0, [pc, #428]	@ (3418b498 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
3418b2ea:	f001 fb8d 	bl	3418ca08 <RCCEx_GetI3CCLKFreq>
3418b2ee:	60f8      	str	r0, [r7, #12]
      break;
3418b2f0:	e0c5      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C2_CLKSOURCE);
3418b2f2:	486a      	ldr	r0, [pc, #424]	@ (3418b49c <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>)
3418b2f4:	f001 fb88 	bl	3418ca08 <RCCEx_GetI3CCLKFreq>
3418b2f8:	60f8      	str	r0, [r7, #12]
      break;
3418b2fa:	e0c0      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM1_CLKSOURCE);
3418b2fc:	4868      	ldr	r0, [pc, #416]	@ (3418b4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>)
3418b2fe:	f001 fcb7 	bl	3418cc70 <RCCEx_GetLPTIMCLKFreq>
3418b302:	60f8      	str	r0, [r7, #12]
      break;
3418b304:	e0bb      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM2_CLKSOURCE);
3418b306:	4867      	ldr	r0, [pc, #412]	@ (3418b4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8bc>)
3418b308:	f001 fcb2 	bl	3418cc70 <RCCEx_GetLPTIMCLKFreq>
3418b30c:	60f8      	str	r0, [r7, #12]
      break;
3418b30e:	e0b6      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM3_CLKSOURCE);
3418b310:	4865      	ldr	r0, [pc, #404]	@ (3418b4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>)
3418b312:	f001 fcad 	bl	3418cc70 <RCCEx_GetLPTIMCLKFreq>
3418b316:	60f8      	str	r0, [r7, #12]
      break;
3418b318:	e0b1      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM4_CLKSOURCE);
3418b31a:	4864      	ldr	r0, [pc, #400]	@ (3418b4ac <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>)
3418b31c:	f001 fca8 	bl	3418cc70 <RCCEx_GetLPTIMCLKFreq>
3418b320:	60f8      	str	r0, [r7, #12]
      break;
3418b322:	e0ac      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM5_CLKSOURCE);
3418b324:	4862      	ldr	r0, [pc, #392]	@ (3418b4b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>)
3418b326:	f001 fca3 	bl	3418cc70 <RCCEx_GetLPTIMCLKFreq>
3418b32a:	60f8      	str	r0, [r7, #12]
      break;
3418b32c:	e0a7      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPUARTCLKFreq(LL_RCC_LPUART1_CLKSOURCE);
3418b32e:	f44f 60e0 	mov.w	r0, #1792	@ 0x700
3418b332:	f001 fe47 	bl	3418cfc4 <RCCEx_GetLPUARTCLKFreq>
3418b336:	60f8      	str	r0, [r7, #12]
      break;
3418b338:	e0a1      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLTDCCLKFreq(LL_RCC_LTDC_CLKSOURCE);
3418b33a:	f04f 7040 	mov.w	r0, #50331648	@ 0x3000000
3418b33e:	f001 ff43 	bl	3418d1c8 <RCCEx_GetLTDCCLKFreq>
3418b342:	60f8      	str	r0, [r7, #12]
      break;
3418b344:	e09b      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetMDFCLKFreq(LL_RCC_MDF1_CLKSOURCE);
3418b346:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
3418b34a:	f001 ffc7 	bl	3418d2dc <RCCEx_GetMDFCLKFreq>
3418b34e:	60f8      	str	r0, [r7, #12]
      break;
3418b350:	e095      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetPSSICLKFreq(LL_RCC_PSSI_CLKSOURCE);
3418b352:	2030      	movs	r0, #48	@ 0x30
3418b354:	f002 f8cc 	bl	3418d4f0 <RCCEx_GetPSSICLKFreq>
3418b358:	60f8      	str	r0, [r7, #12]
      break;
3418b35a:	e090      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetRTCCLKFreq();
3418b35c:	f002 f94a 	bl	3418d5f4 <RCCEx_GetRTCCLKFreq>
3418b360:	60f8      	str	r0, [r7, #12]
      break;
3418b362:	e08c      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI1_CLKSOURCE);
3418b364:	4853      	ldr	r0, [pc, #332]	@ (3418b4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>)
3418b366:	f002 f997 	bl	3418d698 <RCCEx_GetSAICLKFreq>
3418b36a:	60f8      	str	r0, [r7, #12]
      break;
3418b36c:	e087      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI2_CLKSOURCE);
3418b36e:	4852      	ldr	r0, [pc, #328]	@ (3418b4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>)
3418b370:	f002 f992 	bl	3418d698 <RCCEx_GetSAICLKFreq>
3418b374:	60f8      	str	r0, [r7, #12]
      break;
3418b376:	e082      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC1_CLKSOURCE);
3418b378:	4850      	ldr	r0, [pc, #320]	@ (3418b4bc <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>)
3418b37a:	f002 faf3 	bl	3418d964 <RCCEx_GetSDMMCCLKFreq>
3418b37e:	60f8      	str	r0, [r7, #12]
      break;
3418b380:	e07d      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC2_CLKSOURCE);
3418b382:	484f      	ldr	r0, [pc, #316]	@ (3418b4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>)
3418b384:	f002 faee 	bl	3418d964 <RCCEx_GetSDMMCCLKFreq>
3418b388:	60f8      	str	r0, [r7, #12]
      break;
3418b38a:	e078      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
3418b38c:	2007      	movs	r0, #7
3418b38e:	f002 fbd3 	bl	3418db38 <RCCEx_GetSPDIFRXCLKFreq>
3418b392:	60f8      	str	r0, [r7, #12]
      break;
3418b394:	e073      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI1_CLKSOURCE);
3418b396:	484b      	ldr	r0, [pc, #300]	@ (3418b4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>)
3418b398:	f002 fcb2 	bl	3418dd00 <RCCEx_GetSPICLKFreq>
3418b39c:	60f8      	str	r0, [r7, #12]
      break;
3418b39e:	e06e      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI2_CLKSOURCE);
3418b3a0:	4849      	ldr	r0, [pc, #292]	@ (3418b4c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>)
3418b3a2:	f002 fcad 	bl	3418dd00 <RCCEx_GetSPICLKFreq>
3418b3a6:	60f8      	str	r0, [r7, #12]
      break;
3418b3a8:	e069      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI3_CLKSOURCE);
3418b3aa:	4848      	ldr	r0, [pc, #288]	@ (3418b4cc <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>)
3418b3ac:	f002 fca8 	bl	3418dd00 <RCCEx_GetSPICLKFreq>
3418b3b0:	60f8      	str	r0, [r7, #12]
      break;
3418b3b2:	e064      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI4_CLKSOURCE);
3418b3b4:	4846      	ldr	r0, [pc, #280]	@ (3418b4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
3418b3b6:	f002 fca3 	bl	3418dd00 <RCCEx_GetSPICLKFreq>
3418b3ba:	60f8      	str	r0, [r7, #12]
      break;
3418b3bc:	e05f      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI5_CLKSOURCE);
3418b3be:	4845      	ldr	r0, [pc, #276]	@ (3418b4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
3418b3c0:	f002 fc9e 	bl	3418dd00 <RCCEx_GetSPICLKFreq>
3418b3c4:	60f8      	str	r0, [r7, #12]
      break;
3418b3c6:	e05a      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI6_CLKSOURCE);
3418b3c8:	4843      	ldr	r0, [pc, #268]	@ (3418b4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>)
3418b3ca:	f002 fc99 	bl	3418dd00 <RCCEx_GetSPICLKFreq>
3418b3ce:	60f8      	str	r0, [r7, #12]
      break;
3418b3d0:	e055      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART1_CLKSOURCE);
3418b3d2:	4842      	ldr	r0, [pc, #264]	@ (3418b4dc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>)
3418b3d4:	f003 f990 	bl	3418e6f8 <RCCEx_GetUSARTCLKFreq>
3418b3d8:	60f8      	str	r0, [r7, #12]
      break;
3418b3da:	e050      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART2_CLKSOURCE);
3418b3dc:	4840      	ldr	r0, [pc, #256]	@ (3418b4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>)
3418b3de:	f003 f98b 	bl	3418e6f8 <RCCEx_GetUSARTCLKFreq>
3418b3e2:	60f8      	str	r0, [r7, #12]
      break;
3418b3e4:	e04b      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART3_CLKSOURCE);
3418b3e6:	483f      	ldr	r0, [pc, #252]	@ (3418b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>)
3418b3e8:	f003 f986 	bl	3418e6f8 <RCCEx_GetUSARTCLKFreq>
3418b3ec:	60f8      	str	r0, [r7, #12]
      break;
3418b3ee:	e046      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART4_CLKSOURCE);
3418b3f0:	483d      	ldr	r0, [pc, #244]	@ (3418b4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x900>)
3418b3f2:	f002 ff57 	bl	3418e2a4 <RCCEx_GetUARTCLKFreq>
3418b3f6:	60f8      	str	r0, [r7, #12]
      break;
3418b3f8:	e041      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART5_CLKSOURCE);
3418b3fa:	483c      	ldr	r0, [pc, #240]	@ (3418b4ec <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
3418b3fc:	f002 ff52 	bl	3418e2a4 <RCCEx_GetUARTCLKFreq>
3418b400:	60f8      	str	r0, [r7, #12]
      break;
3418b402:	e03c      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART6_CLKSOURCE);
3418b404:	483a      	ldr	r0, [pc, #232]	@ (3418b4f0 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
3418b406:	f003 f977 	bl	3418e6f8 <RCCEx_GetUSARTCLKFreq>
3418b40a:	60f8      	str	r0, [r7, #12]
      break;
3418b40c:	e037      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART7_CLKSOURCE);
3418b40e:	4839      	ldr	r0, [pc, #228]	@ (3418b4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>)
3418b410:	f002 ff48 	bl	3418e2a4 <RCCEx_GetUARTCLKFreq>
3418b414:	60f8      	str	r0, [r7, #12]
      break;
3418b416:	e032      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART8_CLKSOURCE);
3418b418:	4837      	ldr	r0, [pc, #220]	@ (3418b4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x910>)
3418b41a:	f002 ff43 	bl	3418e2a4 <RCCEx_GetUARTCLKFreq>
3418b41e:	60f8      	str	r0, [r7, #12]
      break;
3418b420:	e02d      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART9_CLKSOURCE);
3418b422:	4836      	ldr	r0, [pc, #216]	@ (3418b4fc <HAL_RCCEx_GetPeriphCLKFreq+0x914>)
3418b424:	f002 ff3e 	bl	3418e2a4 <RCCEx_GetUARTCLKFreq>
3418b428:	60f8      	str	r0, [r7, #12]
      break;
3418b42a:	e028      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART10_CLKSOURCE);
3418b42c:	4834      	ldr	r0, [pc, #208]	@ (3418b500 <HAL_RCCEx_GetPeriphCLKFreq+0x918>)
3418b42e:	f003 f963 	bl	3418e6f8 <RCCEx_GetUSARTCLKFreq>
3418b432:	60f8      	str	r0, [r7, #12]
      break;
3418b434:	e023      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
3418b436:	4833      	ldr	r0, [pc, #204]	@ (3418b504 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>)
3418b438:	f003 fb88 	bl	3418eb4c <RCCEx_GetOTGPHYCLKFreq>
3418b43c:	60f8      	str	r0, [r7, #12]
      break;
3418b43e:	e01e      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY1CKREF_CLKSOURCE);
3418b440:	4831      	ldr	r0, [pc, #196]	@ (3418b508 <HAL_RCCEx_GetPeriphCLKFreq+0x920>)
3418b442:	f003 fc39 	bl	3418ecb8 <RCCEx_GetOTGPHYCKREFCLKFreq>
3418b446:	60f8      	str	r0, [r7, #12]
      break;
3418b448:	e019      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
3418b44a:	4830      	ldr	r0, [pc, #192]	@ (3418b50c <HAL_RCCEx_GetPeriphCLKFreq+0x924>)
3418b44c:	f003 fb7e 	bl	3418eb4c <RCCEx_GetOTGPHYCLKFreq>
3418b450:	60f8      	str	r0, [r7, #12]
      break;
3418b452:	e014      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY2CKREF_CLKSOURCE);
3418b454:	482e      	ldr	r0, [pc, #184]	@ (3418b510 <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
3418b456:	f003 fc2f 	bl	3418ecb8 <RCCEx_GetOTGPHYCKREFCLKFreq>
3418b45a:	60f8      	str	r0, [r7, #12]
      break;
3418b45c:	e00f      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI1_CLKSOURCE);
3418b45e:	482d      	ldr	r0, [pc, #180]	@ (3418b514 <HAL_RCCEx_GetPeriphCLKFreq+0x92c>)
3418b460:	f003 fc7a 	bl	3418ed58 <RCCEx_GetXSPICLKFreq>
3418b464:	60f8      	str	r0, [r7, #12]
      break;
3418b466:	e00a      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI2_CLKSOURCE);
3418b468:	482b      	ldr	r0, [pc, #172]	@ (3418b518 <HAL_RCCEx_GetPeriphCLKFreq+0x930>)
3418b46a:	f003 fc75 	bl	3418ed58 <RCCEx_GetXSPICLKFreq>
3418b46e:	60f8      	str	r0, [r7, #12]
      break;
3418b470:	e005      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
3418b472:	482a      	ldr	r0, [pc, #168]	@ (3418b51c <HAL_RCCEx_GetPeriphCLKFreq+0x934>)
3418b474:	f003 fc70 	bl	3418ed58 <RCCEx_GetXSPICLKFreq>
3418b478:	60f8      	str	r0, [r7, #12]
      break;
3418b47a:	e000      	b.n	3418b47e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      break;
3418b47c:	bf00      	nop
  }

  return frequency;
3418b47e:	68fb      	ldr	r3, [r7, #12]
}
3418b480:	4618      	mov	r0, r3
3418b482:	3714      	adds	r7, #20
3418b484:	46bd      	mov	sp, r7
3418b486:	bd90      	pop	{r4, r7, pc}
3418b488:	0700000c 	.word	0x0700000c
3418b48c:	0700040c 	.word	0x0700040c
3418b490:	0700080c 	.word	0x0700080c
3418b494:	07000c0c 	.word	0x07000c0c
3418b498:	0700100c 	.word	0x0700100c
3418b49c:	0700140c 	.word	0x0700140c
3418b4a0:	0700082c 	.word	0x0700082c
3418b4a4:	07000c2c 	.word	0x07000c2c
3418b4a8:	0700102c 	.word	0x0700102c
3418b4ac:	0700142c 	.word	0x0700142c
3418b4b0:	0700182c 	.word	0x0700182c
3418b4b4:	07001418 	.word	0x07001418
3418b4b8:	07001818 	.word	0x07001818
3418b4bc:	0300001c 	.word	0x0300001c
3418b4c0:	0300041c 	.word	0x0300041c
3418b4c4:	07000420 	.word	0x07000420
3418b4c8:	07000820 	.word	0x07000820
3418b4cc:	07000c20 	.word	0x07000c20
3418b4d0:	07001020 	.word	0x07001020
3418b4d4:	07001420 	.word	0x07001420
3418b4d8:	07001820 	.word	0x07001820
3418b4dc:	07000030 	.word	0x07000030
3418b4e0:	07000430 	.word	0x07000430
3418b4e4:	07000830 	.word	0x07000830
3418b4e8:	07000c30 	.word	0x07000c30
3418b4ec:	07001030 	.word	0x07001030
3418b4f0:	07001430 	.word	0x07001430
3418b4f4:	07001830 	.word	0x07001830
3418b4f8:	07001c30 	.word	0x07001c30
3418b4fc:	07000034 	.word	0x07000034
3418b500:	07000434 	.word	0x07000434
3418b504:	03000c14 	.word	0x03000c14
3418b508:	01001014 	.word	0x01001014
3418b50c:	03001414 	.word	0x03001414
3418b510:	01001814 	.word	0x01001814
3418b514:	03000014 	.word	0x03000014
3418b518:	03000414 	.word	0x03000414
3418b51c:	03000814 	.word	0x03000814

3418b520 <HAL_RCCEx_GetPLL1CLKFreq>:
  * @brief  Return PLL1 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL1 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL1CLKFreq(void)
{
3418b520:	b5f0      	push	{r4, r5, r6, r7, lr}
3418b522:	b087      	sub	sp, #28
3418b524:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3418b526:	2300      	movs	r3, #0
3418b528:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL1_IsReady() != 0U)
3418b52a:	f7fc fa05 	bl	34187938 <LL_RCC_PLL1_IsReady>
3418b52e:	4603      	mov	r3, r0
3418b530:	2b00      	cmp	r3, #0
3418b532:	d02a      	beq.n	3418b58a <HAL_RCCEx_GetPLL1CLKFreq+0x6a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
3418b534:	f7fc fa68 	bl	34187a08 <LL_RCC_PLL1P_IsEnabled>
3418b538:	4603      	mov	r3, r0
3418b53a:	2b00      	cmp	r3, #0
3418b53c:	d031      	beq.n	3418b5a2 <HAL_RCCEx_GetPLL1CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
3418b53e:	f7fc f9ed 	bl	3418791c <LL_RCC_PLL1_GetSource>
3418b542:	4603      	mov	r3, r0
3418b544:	4618      	mov	r0, r3
3418b546:	f000 f957 	bl	3418b7f8 <RCCEx_GetPLLSourceFreq>
3418b54a:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
3418b54c:	68bb      	ldr	r3, [r7, #8]
3418b54e:	2b00      	cmp	r3, #0
3418b550:	d027      	beq.n	3418b5a2 <HAL_RCCEx_GetPLL1CLKFreq+0x82>
      {
        divm = LL_RCC_PLL1_GetM();
3418b552:	f7fc fa29 	bl	341879a8 <LL_RCC_PLL1_GetM>
3418b556:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
3418b558:	687b      	ldr	r3, [r7, #4]
3418b55a:	2b00      	cmp	r3, #0
3418b55c:	d021      	beq.n	3418b5a2 <HAL_RCCEx_GetPLL1CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL1_GetN(), LL_RCC_PLL1_GetFRACN(), \
3418b55e:	f7fc fa13 	bl	34187988 <LL_RCC_PLL1_GetN>
3418b562:	4605      	mov	r5, r0
3418b564:	f7fc fa64 	bl	34187a30 <LL_RCC_PLL1_GetFRACN>
3418b568:	4606      	mov	r6, r0
3418b56a:	f7fc fa2d 	bl	341879c8 <LL_RCC_PLL1_GetP1>
3418b56e:	4604      	mov	r4, r0
3418b570:	f7fc fa3a 	bl	341879e8 <LL_RCC_PLL1_GetP2>
3418b574:	4603      	mov	r3, r0
3418b576:	9301      	str	r3, [sp, #4]
3418b578:	9400      	str	r4, [sp, #0]
3418b57a:	4633      	mov	r3, r6
3418b57c:	462a      	mov	r2, r5
3418b57e:	6879      	ldr	r1, [r7, #4]
3418b580:	68b8      	ldr	r0, [r7, #8]
3418b582:	f000 f997 	bl	3418b8b4 <RCCEx_CalcPLLFreq>
3418b586:	60f8      	str	r0, [r7, #12]
3418b588:	e00b      	b.n	3418b5a2 <HAL_RCCEx_GetPLL1CLKFreq+0x82>
                                            LL_RCC_PLL1_GetP1(), LL_RCC_PLL1_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL1_IsEnabledBypass() != 0U)
3418b58a:	f7fc f9e9 	bl	34187960 <LL_RCC_PLL1_IsEnabledBypass>
3418b58e:	4603      	mov	r3, r0
3418b590:	2b00      	cmp	r3, #0
3418b592:	d006      	beq.n	3418b5a2 <HAL_RCCEx_GetPLL1CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
3418b594:	f7fc f9c2 	bl	3418791c <LL_RCC_PLL1_GetSource>
3418b598:	4603      	mov	r3, r0
3418b59a:	4618      	mov	r0, r3
3418b59c:	f000 f92c 	bl	3418b7f8 <RCCEx_GetPLLSourceFreq>
3418b5a0:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
3418b5a2:	68fb      	ldr	r3, [r7, #12]
}
3418b5a4:	4618      	mov	r0, r3
3418b5a6:	3714      	adds	r7, #20
3418b5a8:	46bd      	mov	sp, r7
3418b5aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>:
  * @brief  Return PLL2 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL2 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL2CLKFreq(void)
{
3418b5ac:	b5f0      	push	{r4, r5, r6, r7, lr}
3418b5ae:	b087      	sub	sp, #28
3418b5b0:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3418b5b2:	2300      	movs	r3, #0
3418b5b4:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL2_IsReady() != 0U)
3418b5b6:	f7fc fa57 	bl	34187a68 <LL_RCC_PLL2_IsReady>
3418b5ba:	4603      	mov	r3, r0
3418b5bc:	2b00      	cmp	r3, #0
3418b5be:	d02a      	beq.n	3418b616 <HAL_RCCEx_GetPLL2CLKFreq+0x6a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
3418b5c0:	f7fc faba 	bl	34187b38 <LL_RCC_PLL2P_IsEnabled>
3418b5c4:	4603      	mov	r3, r0
3418b5c6:	2b00      	cmp	r3, #0
3418b5c8:	d031      	beq.n	3418b62e <HAL_RCCEx_GetPLL2CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
3418b5ca:	f7fc fa3f 	bl	34187a4c <LL_RCC_PLL2_GetSource>
3418b5ce:	4603      	mov	r3, r0
3418b5d0:	4618      	mov	r0, r3
3418b5d2:	f000 f911 	bl	3418b7f8 <RCCEx_GetPLLSourceFreq>
3418b5d6:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
3418b5d8:	68bb      	ldr	r3, [r7, #8]
3418b5da:	2b00      	cmp	r3, #0
3418b5dc:	d027      	beq.n	3418b62e <HAL_RCCEx_GetPLL2CLKFreq+0x82>
      {

        divm = LL_RCC_PLL2_GetM();
3418b5de:	f7fc fa7b 	bl	34187ad8 <LL_RCC_PLL2_GetM>
3418b5e2:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
3418b5e4:	687b      	ldr	r3, [r7, #4]
3418b5e6:	2b00      	cmp	r3, #0
3418b5e8:	d021      	beq.n	3418b62e <HAL_RCCEx_GetPLL2CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL2_GetN(), LL_RCC_PLL2_GetFRACN(), \
3418b5ea:	f7fc fa65 	bl	34187ab8 <LL_RCC_PLL2_GetN>
3418b5ee:	4605      	mov	r5, r0
3418b5f0:	f7fc fab6 	bl	34187b60 <LL_RCC_PLL2_GetFRACN>
3418b5f4:	4606      	mov	r6, r0
3418b5f6:	f7fc fa7f 	bl	34187af8 <LL_RCC_PLL2_GetP1>
3418b5fa:	4604      	mov	r4, r0
3418b5fc:	f7fc fa8c 	bl	34187b18 <LL_RCC_PLL2_GetP2>
3418b600:	4603      	mov	r3, r0
3418b602:	9301      	str	r3, [sp, #4]
3418b604:	9400      	str	r4, [sp, #0]
3418b606:	4633      	mov	r3, r6
3418b608:	462a      	mov	r2, r5
3418b60a:	6879      	ldr	r1, [r7, #4]
3418b60c:	68b8      	ldr	r0, [r7, #8]
3418b60e:	f000 f951 	bl	3418b8b4 <RCCEx_CalcPLLFreq>
3418b612:	60f8      	str	r0, [r7, #12]
3418b614:	e00b      	b.n	3418b62e <HAL_RCCEx_GetPLL2CLKFreq+0x82>
                                            LL_RCC_PLL2_GetP1(), LL_RCC_PLL2_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL2_IsEnabledBypass() != 0U)
3418b616:	f7fc fa3b 	bl	34187a90 <LL_RCC_PLL2_IsEnabledBypass>
3418b61a:	4603      	mov	r3, r0
3418b61c:	2b00      	cmp	r3, #0
3418b61e:	d006      	beq.n	3418b62e <HAL_RCCEx_GetPLL2CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
3418b620:	f7fc fa14 	bl	34187a4c <LL_RCC_PLL2_GetSource>
3418b624:	4603      	mov	r3, r0
3418b626:	4618      	mov	r0, r3
3418b628:	f000 f8e6 	bl	3418b7f8 <RCCEx_GetPLLSourceFreq>
3418b62c:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
3418b62e:	68fb      	ldr	r3, [r7, #12]
}
3418b630:	4618      	mov	r0, r3
3418b632:	3714      	adds	r7, #20
3418b634:	46bd      	mov	sp, r7
3418b636:	bdf0      	pop	{r4, r5, r6, r7, pc}

3418b638 <HAL_RCCEx_GetPLL3CLKFreq>:
  * @brief  Return PLL3 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL3 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL3CLKFreq(void)
{
3418b638:	b5f0      	push	{r4, r5, r6, r7, lr}
3418b63a:	b087      	sub	sp, #28
3418b63c:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3418b63e:	2300      	movs	r3, #0
3418b640:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL3_IsReady() != 0U)
3418b642:	f7fc faa9 	bl	34187b98 <LL_RCC_PLL3_IsReady>
3418b646:	4603      	mov	r3, r0
3418b648:	2b00      	cmp	r3, #0
3418b64a:	d02a      	beq.n	3418b6a2 <HAL_RCCEx_GetPLL3CLKFreq+0x6a>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
3418b64c:	f7fc fb0c 	bl	34187c68 <LL_RCC_PLL3P_IsEnabled>
3418b650:	4603      	mov	r3, r0
3418b652:	2b00      	cmp	r3, #0
3418b654:	d031      	beq.n	3418b6ba <HAL_RCCEx_GetPLL3CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
3418b656:	f7fc fa91 	bl	34187b7c <LL_RCC_PLL3_GetSource>
3418b65a:	4603      	mov	r3, r0
3418b65c:	4618      	mov	r0, r3
3418b65e:	f000 f8cb 	bl	3418b7f8 <RCCEx_GetPLLSourceFreq>
3418b662:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
3418b664:	68bb      	ldr	r3, [r7, #8]
3418b666:	2b00      	cmp	r3, #0
3418b668:	d027      	beq.n	3418b6ba <HAL_RCCEx_GetPLL3CLKFreq+0x82>
      {
        divm = LL_RCC_PLL3_GetM();
3418b66a:	f7fc facd 	bl	34187c08 <LL_RCC_PLL3_GetM>
3418b66e:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
3418b670:	687b      	ldr	r3, [r7, #4]
3418b672:	2b00      	cmp	r3, #0
3418b674:	d021      	beq.n	3418b6ba <HAL_RCCEx_GetPLL3CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL3_GetN(), LL_RCC_PLL3_GetFRACN(), \
3418b676:	f7fc fab7 	bl	34187be8 <LL_RCC_PLL3_GetN>
3418b67a:	4605      	mov	r5, r0
3418b67c:	f7fc fb08 	bl	34187c90 <LL_RCC_PLL3_GetFRACN>
3418b680:	4606      	mov	r6, r0
3418b682:	f7fc fad1 	bl	34187c28 <LL_RCC_PLL3_GetP1>
3418b686:	4604      	mov	r4, r0
3418b688:	f7fc fade 	bl	34187c48 <LL_RCC_PLL3_GetP2>
3418b68c:	4603      	mov	r3, r0
3418b68e:	9301      	str	r3, [sp, #4]
3418b690:	9400      	str	r4, [sp, #0]
3418b692:	4633      	mov	r3, r6
3418b694:	462a      	mov	r2, r5
3418b696:	6879      	ldr	r1, [r7, #4]
3418b698:	68b8      	ldr	r0, [r7, #8]
3418b69a:	f000 f90b 	bl	3418b8b4 <RCCEx_CalcPLLFreq>
3418b69e:	60f8      	str	r0, [r7, #12]
3418b6a0:	e00b      	b.n	3418b6ba <HAL_RCCEx_GetPLL3CLKFreq+0x82>
                                            LL_RCC_PLL3_GetP1(), LL_RCC_PLL3_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL3_IsEnabledBypass() != 0U)
3418b6a2:	f7fc fa8d 	bl	34187bc0 <LL_RCC_PLL3_IsEnabledBypass>
3418b6a6:	4603      	mov	r3, r0
3418b6a8:	2b00      	cmp	r3, #0
3418b6aa:	d006      	beq.n	3418b6ba <HAL_RCCEx_GetPLL3CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
3418b6ac:	f7fc fa66 	bl	34187b7c <LL_RCC_PLL3_GetSource>
3418b6b0:	4603      	mov	r3, r0
3418b6b2:	4618      	mov	r0, r3
3418b6b4:	f000 f8a0 	bl	3418b7f8 <RCCEx_GetPLLSourceFreq>
3418b6b8:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
3418b6ba:	68fb      	ldr	r3, [r7, #12]
}
3418b6bc:	4618      	mov	r0, r3
3418b6be:	3714      	adds	r7, #20
3418b6c0:	46bd      	mov	sp, r7
3418b6c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>:
  * @brief  Return PLL4 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL4 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL4CLKFreq(void)
{
3418b6c4:	b5f0      	push	{r4, r5, r6, r7, lr}
3418b6c6:	b087      	sub	sp, #28
3418b6c8:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3418b6ca:	2300      	movs	r3, #0
3418b6cc:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL4_IsReady() != 0U)
3418b6ce:	f7fc fafb 	bl	34187cc8 <LL_RCC_PLL4_IsReady>
3418b6d2:	4603      	mov	r3, r0
3418b6d4:	2b00      	cmp	r3, #0
3418b6d6:	d02a      	beq.n	3418b72e <HAL_RCCEx_GetPLL4CLKFreq+0x6a>
  {
    if (LL_RCC_PLL4P_IsEnabled() != 0U)
3418b6d8:	f7fc fb5e 	bl	34187d98 <LL_RCC_PLL4P_IsEnabled>
3418b6dc:	4603      	mov	r3, r0
3418b6de:	2b00      	cmp	r3, #0
3418b6e0:	d031      	beq.n	3418b746 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
3418b6e2:	f7fc fae3 	bl	34187cac <LL_RCC_PLL4_GetSource>
3418b6e6:	4603      	mov	r3, r0
3418b6e8:	4618      	mov	r0, r3
3418b6ea:	f000 f885 	bl	3418b7f8 <RCCEx_GetPLLSourceFreq>
3418b6ee:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
3418b6f0:	68bb      	ldr	r3, [r7, #8]
3418b6f2:	2b00      	cmp	r3, #0
3418b6f4:	d027      	beq.n	3418b746 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
      {

        divm = LL_RCC_PLL4_GetM();
3418b6f6:	f7fc fb1f 	bl	34187d38 <LL_RCC_PLL4_GetM>
3418b6fa:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
3418b6fc:	687b      	ldr	r3, [r7, #4]
3418b6fe:	2b00      	cmp	r3, #0
3418b700:	d021      	beq.n	3418b746 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL4_GetN(), LL_RCC_PLL4_GetFRACN(), \
3418b702:	f7fc fb09 	bl	34187d18 <LL_RCC_PLL4_GetN>
3418b706:	4605      	mov	r5, r0
3418b708:	f7fc fb5a 	bl	34187dc0 <LL_RCC_PLL4_GetFRACN>
3418b70c:	4606      	mov	r6, r0
3418b70e:	f7fc fb23 	bl	34187d58 <LL_RCC_PLL4_GetP1>
3418b712:	4604      	mov	r4, r0
3418b714:	f7fc fb30 	bl	34187d78 <LL_RCC_PLL4_GetP2>
3418b718:	4603      	mov	r3, r0
3418b71a:	9301      	str	r3, [sp, #4]
3418b71c:	9400      	str	r4, [sp, #0]
3418b71e:	4633      	mov	r3, r6
3418b720:	462a      	mov	r2, r5
3418b722:	6879      	ldr	r1, [r7, #4]
3418b724:	68b8      	ldr	r0, [r7, #8]
3418b726:	f000 f8c5 	bl	3418b8b4 <RCCEx_CalcPLLFreq>
3418b72a:	60f8      	str	r0, [r7, #12]
3418b72c:	e00b      	b.n	3418b746 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
                                            LL_RCC_PLL4_GetP1(), LL_RCC_PLL4_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL4_IsEnabledBypass() != 0U)
3418b72e:	f7fc fadf 	bl	34187cf0 <LL_RCC_PLL4_IsEnabledBypass>
3418b732:	4603      	mov	r3, r0
3418b734:	2b00      	cmp	r3, #0
3418b736:	d006      	beq.n	3418b746 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
3418b738:	f7fc fab8 	bl	34187cac <LL_RCC_PLL4_GetSource>
3418b73c:	4603      	mov	r3, r0
3418b73e:	4618      	mov	r0, r3
3418b740:	f000 f85a 	bl	3418b7f8 <RCCEx_GetPLLSourceFreq>
3418b744:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
3418b746:	68fb      	ldr	r3, [r7, #12]
}
3418b748:	4618      	mov	r0, r3
3418b74a:	3714      	adds	r7, #20
3418b74c:	46bd      	mov	sp, r7
3418b74e:	bdf0      	pop	{r4, r5, r6, r7, pc}

3418b750 <RCCEx_GetHCLKFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCCEx_GetHCLKFreq(uint32_t SYSCLK_Frequency)
{
3418b750:	b580      	push	{r7, lr}
3418b752:	b082      	sub	sp, #8
3418b754:	af00      	add	r7, sp, #0
3418b756:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
3418b758:	f7fb fcca 	bl	341870f0 <LL_RCC_GetAHBPrescaler>
3418b75c:	4603      	mov	r3, r0
3418b75e:	0d1b      	lsrs	r3, r3, #20
3418b760:	f003 0307 	and.w	r3, r3, #7
3418b764:	687a      	ldr	r2, [r7, #4]
3418b766:	fa22 f303 	lsr.w	r3, r2, r3
}
3418b76a:	4618      	mov	r0, r3
3418b76c:	3708      	adds	r7, #8
3418b76e:	46bd      	mov	sp, r7
3418b770:	bd80      	pop	{r7, pc}

3418b772 <RCCEx_GetPCLK1Freq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK1Freq(uint32_t HCLK_Frequency)
{
3418b772:	b580      	push	{r7, lr}
3418b774:	b082      	sub	sp, #8
3418b776:	af00      	add	r7, sp, #0
3418b778:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
3418b77a:	f7fb fcc7 	bl	3418710c <LL_RCC_GetAPB1Prescaler>
3418b77e:	4603      	mov	r3, r0
3418b780:	f003 0307 	and.w	r3, r3, #7
3418b784:	687a      	ldr	r2, [r7, #4]
3418b786:	fa22 f303 	lsr.w	r3, r2, r3
}
3418b78a:	4618      	mov	r0, r3
3418b78c:	3708      	adds	r7, #8
3418b78e:	46bd      	mov	sp, r7
3418b790:	bd80      	pop	{r7, pc}

3418b792 <RCCEx_GetPCLK2Freq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK2Freq(uint32_t HCLK_Frequency)
{
3418b792:	b580      	push	{r7, lr}
3418b794:	b082      	sub	sp, #8
3418b796:	af00      	add	r7, sp, #0
3418b798:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
3418b79a:	f7fb fcc5 	bl	34187128 <LL_RCC_GetAPB2Prescaler>
3418b79e:	4603      	mov	r3, r0
3418b7a0:	091b      	lsrs	r3, r3, #4
3418b7a2:	f003 0307 	and.w	r3, r3, #7
3418b7a6:	687a      	ldr	r2, [r7, #4]
3418b7a8:	fa22 f303 	lsr.w	r3, r2, r3
}
3418b7ac:	4618      	mov	r0, r3
3418b7ae:	3708      	adds	r7, #8
3418b7b0:	46bd      	mov	sp, r7
3418b7b2:	bd80      	pop	{r7, pc}

3418b7b4 <RCCEx_GetPCLK4Freq>:
  * @brief  Return PCLK4 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK4 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK4Freq(uint32_t HCLK_Frequency)
{
3418b7b4:	b580      	push	{r7, lr}
3418b7b6:	b082      	sub	sp, #8
3418b7b8:	af00      	add	r7, sp, #0
3418b7ba:	6078      	str	r0, [r7, #4]
  /* PCLK4 clock frequency */
  return LL_RCC_CALC_PCLK4_FREQ(HCLK_Frequency, LL_RCC_GetAPB4Prescaler());
3418b7bc:	f7fb fcc2 	bl	34187144 <LL_RCC_GetAPB4Prescaler>
3418b7c0:	4603      	mov	r3, r0
3418b7c2:	0b1b      	lsrs	r3, r3, #12
3418b7c4:	f003 0307 	and.w	r3, r3, #7
3418b7c8:	687a      	ldr	r2, [r7, #4]
3418b7ca:	fa22 f303 	lsr.w	r3, r2, r3
}
3418b7ce:	4618      	mov	r0, r3
3418b7d0:	3708      	adds	r7, #8
3418b7d2:	46bd      	mov	sp, r7
3418b7d4:	bd80      	pop	{r7, pc}

3418b7d6 <RCCEx_GetPCLK5Freq>:
  * @brief  Return PCLK5 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK5 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK5Freq(uint32_t HCLK_Frequency)
{
3418b7d6:	b580      	push	{r7, lr}
3418b7d8:	b082      	sub	sp, #8
3418b7da:	af00      	add	r7, sp, #0
3418b7dc:	6078      	str	r0, [r7, #4]
  /* PCLK5 clock frequency */
  return LL_RCC_CALC_PCLK5_FREQ(HCLK_Frequency, LL_RCC_GetAPB5Prescaler());
3418b7de:	f7fb fcbf 	bl	34187160 <LL_RCC_GetAPB5Prescaler>
3418b7e2:	4603      	mov	r3, r0
3418b7e4:	0c1b      	lsrs	r3, r3, #16
3418b7e6:	f003 0307 	and.w	r3, r3, #7
3418b7ea:	687a      	ldr	r2, [r7, #4]
3418b7ec:	fa22 f303 	lsr.w	r3, r2, r3
}
3418b7f0:	4618      	mov	r0, r3
3418b7f2:	3708      	adds	r7, #8
3418b7f4:	46bd      	mov	sp, r7
3418b7f6:	bd80      	pop	{r7, pc}

3418b7f8 <RCCEx_GetPLLSourceFreq>:
  * @brief  Return PLL source clock frequency
  * @param  PLLsource PLL source clock
  * @retval PLL source clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPLLSourceFreq(uint32_t PLLsource)
{
3418b7f8:	b580      	push	{r7, lr}
3418b7fa:	b084      	sub	sp, #16
3418b7fc:	af00      	add	r7, sp, #0
3418b7fe:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = RCC_PERIPH_FREQUENCY_NO;
3418b800:	2300      	movs	r3, #0
3418b802:	60fb      	str	r3, [r7, #12]

  switch (PLLsource)
3418b804:	687b      	ldr	r3, [r7, #4]
3418b806:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b80a:	d039      	beq.n	3418b880 <RCCEx_GetPLLSourceFreq+0x88>
3418b80c:	687b      	ldr	r3, [r7, #4]
3418b80e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b812:	d838      	bhi.n	3418b886 <RCCEx_GetPLLSourceFreq+0x8e>
3418b814:	687b      	ldr	r3, [r7, #4]
3418b816:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b81a:	d029      	beq.n	3418b870 <RCCEx_GetPLLSourceFreq+0x78>
3418b81c:	687b      	ldr	r3, [r7, #4]
3418b81e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b822:	d830      	bhi.n	3418b886 <RCCEx_GetPLLSourceFreq+0x8e>
3418b824:	687b      	ldr	r3, [r7, #4]
3418b826:	2b00      	cmp	r3, #0
3418b828:	d004      	beq.n	3418b834 <RCCEx_GetPLLSourceFreq+0x3c>
3418b82a:	687b      	ldr	r3, [r7, #4]
3418b82c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b830:	d00e      	beq.n	3418b850 <RCCEx_GetPLLSourceFreq+0x58>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
      break;

    default:
      /* unexpected case */
      break;
3418b832:	e028      	b.n	3418b886 <RCCEx_GetPLLSourceFreq+0x8e>
      if (LL_RCC_HSI_IsReady() != 0U)
3418b834:	f7fb fbfc 	bl	34187030 <LL_RCC_HSI_IsReady>
3418b838:	4603      	mov	r3, r0
3418b83a:	2b00      	cmp	r3, #0
3418b83c:	d025      	beq.n	3418b88a <RCCEx_GetPLLSourceFreq+0x92>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418b83e:	f7fb fc09 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418b842:	4603      	mov	r3, r0
3418b844:	09db      	lsrs	r3, r3, #7
3418b846:	4a16      	ldr	r2, [pc, #88]	@ (3418b8a0 <RCCEx_GetPLLSourceFreq+0xa8>)
3418b848:	fa22 f303 	lsr.w	r3, r2, r3
3418b84c:	60fb      	str	r3, [r7, #12]
      break;
3418b84e:	e01c      	b.n	3418b88a <RCCEx_GetPLLSourceFreq+0x92>
      if (LL_RCC_MSI_IsReady() != 0U)
3418b850:	f7fb fc0e 	bl	34187070 <LL_RCC_MSI_IsReady>
3418b854:	4603      	mov	r3, r0
3418b856:	2b00      	cmp	r3, #0
3418b858:	d019      	beq.n	3418b88e <RCCEx_GetPLLSourceFreq+0x96>
        if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
3418b85a:	f7fb fc1b 	bl	34187094 <LL_RCC_MSI_GetFrequency>
3418b85e:	4603      	mov	r3, r0
3418b860:	2b00      	cmp	r3, #0
3418b862:	d102      	bne.n	3418b86a <RCCEx_GetPLLSourceFreq+0x72>
          pllinputfreq = MSI_VALUE;
3418b864:	4b0f      	ldr	r3, [pc, #60]	@ (3418b8a4 <RCCEx_GetPLLSourceFreq+0xac>)
3418b866:	60fb      	str	r3, [r7, #12]
      break;
3418b868:	e011      	b.n	3418b88e <RCCEx_GetPLLSourceFreq+0x96>
          pllinputfreq = 16000000UL;
3418b86a:	4b0f      	ldr	r3, [pc, #60]	@ (3418b8a8 <RCCEx_GetPLLSourceFreq+0xb0>)
3418b86c:	60fb      	str	r3, [r7, #12]
      break;
3418b86e:	e00e      	b.n	3418b88e <RCCEx_GetPLLSourceFreq+0x96>
      if (LL_RCC_HSE_IsReady() != 0U)
3418b870:	f7fb fbcc 	bl	3418700c <LL_RCC_HSE_IsReady>
3418b874:	4603      	mov	r3, r0
3418b876:	2b00      	cmp	r3, #0
3418b878:	d00b      	beq.n	3418b892 <RCCEx_GetPLLSourceFreq+0x9a>
        pllinputfreq = HSE_VALUE;
3418b87a:	4b0c      	ldr	r3, [pc, #48]	@ (3418b8ac <RCCEx_GetPLLSourceFreq+0xb4>)
3418b87c:	60fb      	str	r3, [r7, #12]
      break;
3418b87e:	e008      	b.n	3418b892 <RCCEx_GetPLLSourceFreq+0x9a>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
3418b880:	4b0b      	ldr	r3, [pc, #44]	@ (3418b8b0 <RCCEx_GetPLLSourceFreq+0xb8>)
3418b882:	60fb      	str	r3, [r7, #12]
      break;
3418b884:	e006      	b.n	3418b894 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
3418b886:	bf00      	nop
3418b888:	e004      	b.n	3418b894 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
3418b88a:	bf00      	nop
3418b88c:	e002      	b.n	3418b894 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
3418b88e:	bf00      	nop
3418b890:	e000      	b.n	3418b894 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
3418b892:	bf00      	nop
  }

  return pllinputfreq;
3418b894:	68fb      	ldr	r3, [r7, #12]
}
3418b896:	4618      	mov	r0, r3
3418b898:	3710      	adds	r7, #16
3418b89a:	46bd      	mov	sp, r7
3418b89c:	bd80      	pop	{r7, pc}
3418b89e:	bf00      	nop
3418b8a0:	03d09000 	.word	0x03d09000
3418b8a4:	003d0900 	.word	0x003d0900
3418b8a8:	00f42400 	.word	0x00f42400
3418b8ac:	02dc6c00 	.word	0x02dc6c00
3418b8b0:	00bb8000 	.word	0x00bb8000

3418b8b4 <RCCEx_CalcPLLFreq>:
  * @param  P2     VCO output divider P2 between 1 and 7
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCCEx_CalcPLLFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t P1,
                                  uint32_t P2)
{
3418b8b4:	b480      	push	{r7}
3418b8b6:	b087      	sub	sp, #28
3418b8b8:	af00      	add	r7, sp, #0
3418b8ba:	60f8      	str	r0, [r7, #12]
3418b8bc:	60b9      	str	r1, [r7, #8]
3418b8be:	607a      	str	r2, [r7, #4]
3418b8c0:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq * ((float_t)N + ((float_t)FRACN / (float_t)0x1000000))) / (float_t)M;
3418b8c2:	68fb      	ldr	r3, [r7, #12]
3418b8c4:	ee07 3a90 	vmov	s15, r3
3418b8c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418b8cc:	687b      	ldr	r3, [r7, #4]
3418b8ce:	ee07 3a90 	vmov	s15, r3
3418b8d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
3418b8d6:	683b      	ldr	r3, [r7, #0]
3418b8d8:	ee07 3a90 	vmov	s15, r3
3418b8dc:	eeb8 6a67 	vcvt.f32.u32	s12, s15
3418b8e0:	eddf 5a19 	vldr	s11, [pc, #100]	@ 3418b948 <RCCEx_CalcPLLFreq+0x94>
3418b8e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
3418b8e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
3418b8ec:	ee67 6a27 	vmul.f32	s13, s14, s15
3418b8f0:	68bb      	ldr	r3, [r7, #8]
3418b8f2:	ee07 3a90 	vmov	s15, r3
3418b8f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418b8fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
3418b8fe:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)P1;
3418b902:	6a3b      	ldr	r3, [r7, #32]
3418b904:	ee07 3a90 	vmov	s15, r3
3418b908:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418b90c:	edd7 6a05 	vldr	s13, [r7, #20]
3418b910:	eec6 7a87 	vdiv.f32	s15, s13, s14
3418b914:	edc7 7a05 	vstr	s15, [r7, #20]
  freq = freq / (float_t)P2;
3418b918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418b91a:	ee07 3a90 	vmov	s15, r3
3418b91e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418b922:	edd7 6a05 	vldr	s13, [r7, #20]
3418b926:	eec6 7a87 	vdiv.f32	s15, s13, s14
3418b92a:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
3418b92e:	edd7 7a05 	vldr	s15, [r7, #20]
3418b932:	eefc 7ae7 	vcvt.u32.f32	s15, s15
3418b936:	ee17 3a90 	vmov	r3, s15
}
3418b93a:	4618      	mov	r0, r3
3418b93c:	371c      	adds	r7, #28
3418b93e:	46bd      	mov	sp, r7
3418b940:	f85d 7b04 	ldr.w	r7, [sp], #4
3418b944:	4770      	bx	lr
3418b946:	bf00      	nop
3418b948:	4b800000 	.word	0x4b800000

3418b94c <RCCEx_GetADCCLKFreq>:
  *         @arg @ref RCCEx_ADC_Clock_Source
  * @retval ADC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADCCLKFreq(uint32_t ADCxSource)
{
3418b94c:	b590      	push	{r4, r7, lr}
3418b94e:	b085      	sub	sp, #20
3418b950:	af00      	add	r7, sp, #0
3418b952:	6078      	str	r0, [r7, #4]
  uint32_t adc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b954:	2300      	movs	r3, #0
3418b956:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADCClockSource(ADCxSource))
3418b958:	6878      	ldr	r0, [r7, #4]
3418b95a:	f7fb fe1f 	bl	3418759c <LL_RCC_GetADCClockSource>
3418b95e:	4603      	mov	r3, r0
3418b960:	2b70      	cmp	r3, #112	@ 0x70
3418b962:	f000 80d1 	beq.w	3418bb08 <RCCEx_GetADCCLKFreq+0x1bc>
3418b966:	2b70      	cmp	r3, #112	@ 0x70
3418b968:	f200 80d8 	bhi.w	3418bb1c <RCCEx_GetADCCLKFreq+0x1d0>
3418b96c:	2b60      	cmp	r3, #96	@ 0x60
3418b96e:	f000 80c8 	beq.w	3418bb02 <RCCEx_GetADCCLKFreq+0x1b6>
3418b972:	2b60      	cmp	r3, #96	@ 0x60
3418b974:	f200 80d2 	bhi.w	3418bb1c <RCCEx_GetADCCLKFreq+0x1d0>
3418b978:	2b50      	cmp	r3, #80	@ 0x50
3418b97a:	f000 80ac 	beq.w	3418bad6 <RCCEx_GetADCCLKFreq+0x18a>
3418b97e:	2b50      	cmp	r3, #80	@ 0x50
3418b980:	f200 80cc 	bhi.w	3418bb1c <RCCEx_GetADCCLKFreq+0x1d0>
3418b984:	2b40      	cmp	r3, #64	@ 0x40
3418b986:	f000 80b4 	beq.w	3418baf2 <RCCEx_GetADCCLKFreq+0x1a6>
3418b98a:	2b40      	cmp	r3, #64	@ 0x40
3418b98c:	f200 80c6 	bhi.w	3418bb1c <RCCEx_GetADCCLKFreq+0x1d0>
3418b990:	2b30      	cmp	r3, #48	@ 0x30
3418b992:	d05d      	beq.n	3418ba50 <RCCEx_GetADCCLKFreq+0x104>
3418b994:	2b30      	cmp	r3, #48	@ 0x30
3418b996:	f200 80c1 	bhi.w	3418bb1c <RCCEx_GetADCCLKFreq+0x1d0>
3418b99a:	2b20      	cmp	r3, #32
3418b99c:	d014      	beq.n	3418b9c8 <RCCEx_GetADCCLKFreq+0x7c>
3418b99e:	2b20      	cmp	r3, #32
3418b9a0:	f200 80bc 	bhi.w	3418bb1c <RCCEx_GetADCCLKFreq+0x1d0>
3418b9a4:	2b00      	cmp	r3, #0
3418b9a6:	d002      	beq.n	3418b9ae <RCCEx_GetADCCLKFreq+0x62>
3418b9a8:	2b10      	cmp	r3, #16
3418b9aa:	d008      	beq.n	3418b9be <RCCEx_GetADCCLKFreq+0x72>
      adc_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
3418b9ac:	e0b6      	b.n	3418bb1c <RCCEx_GetADCCLKFreq+0x1d0>
      adc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418b9ae:	f7fa ff2b 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418b9b2:	4603      	mov	r3, r0
3418b9b4:	4618      	mov	r0, r3
3418b9b6:	f7ff fecb 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418b9ba:	60f8      	str	r0, [r7, #12]
      break;
3418b9bc:	e0b7      	b.n	3418bb2e <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b9be:	2007      	movs	r0, #7
3418b9c0:	f000 f9b2 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418b9c4:	60f8      	str	r0, [r7, #12]
      break;
3418b9c6:	e0b2      	b.n	3418bb2e <RCCEx_GetADCCLKFreq+0x1e2>
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418b9c8:	f7fc fad6 	bl	34187f78 <LL_RCC_IC7_IsEnabled>
3418b9cc:	4603      	mov	r3, r0
3418b9ce:	2b00      	cmp	r3, #0
3418b9d0:	f000 80a6 	beq.w	3418bb20 <RCCEx_GetADCCLKFreq+0x1d4>
        ic_divider = LL_RCC_IC7_GetDivider();
3418b9d4:	f7fc faf2 	bl	34187fbc <LL_RCC_IC7_GetDivider>
3418b9d8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418b9da:	f7fc fae1 	bl	34187fa0 <LL_RCC_IC7_GetSource>
3418b9de:	4603      	mov	r3, r0
3418b9e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b9e4:	d029      	beq.n	3418ba3a <RCCEx_GetADCCLKFreq+0xee>
3418b9e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b9ea:	d82f      	bhi.n	3418ba4c <RCCEx_GetADCCLKFreq+0x100>
3418b9ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b9f0:	d01a      	beq.n	3418ba28 <RCCEx_GetADCCLKFreq+0xdc>
3418b9f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b9f6:	d829      	bhi.n	3418ba4c <RCCEx_GetADCCLKFreq+0x100>
3418b9f8:	2b00      	cmp	r3, #0
3418b9fa:	d003      	beq.n	3418ba04 <RCCEx_GetADCCLKFreq+0xb8>
3418b9fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ba00:	d009      	beq.n	3418ba16 <RCCEx_GetADCCLKFreq+0xca>
            break;
3418ba02:	e023      	b.n	3418ba4c <RCCEx_GetADCCLKFreq+0x100>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ba04:	f7ff fd8c 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418ba08:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418ba0a:	68fa      	ldr	r2, [r7, #12]
3418ba0c:	68bb      	ldr	r3, [r7, #8]
3418ba0e:	fbb2 f3f3 	udiv	r3, r2, r3
3418ba12:	60fb      	str	r3, [r7, #12]
            break;
3418ba14:	e01b      	b.n	3418ba4e <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ba16:	f7ff fdc9 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418ba1a:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418ba1c:	68fa      	ldr	r2, [r7, #12]
3418ba1e:	68bb      	ldr	r3, [r7, #8]
3418ba20:	fbb2 f3f3 	udiv	r3, r2, r3
3418ba24:	60fb      	str	r3, [r7, #12]
            break;
3418ba26:	e012      	b.n	3418ba4e <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ba28:	f7ff fe06 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418ba2c:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418ba2e:	68fa      	ldr	r2, [r7, #12]
3418ba30:	68bb      	ldr	r3, [r7, #8]
3418ba32:	fbb2 f3f3 	udiv	r3, r2, r3
3418ba36:	60fb      	str	r3, [r7, #12]
            break;
3418ba38:	e009      	b.n	3418ba4e <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ba3a:	f7ff fe43 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418ba3e:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418ba40:	68fa      	ldr	r2, [r7, #12]
3418ba42:	68bb      	ldr	r3, [r7, #8]
3418ba44:	fbb2 f3f3 	udiv	r3, r2, r3
3418ba48:	60fb      	str	r3, [r7, #12]
            break;
3418ba4a:	e000      	b.n	3418ba4e <RCCEx_GetADCCLKFreq+0x102>
            break;
3418ba4c:	bf00      	nop
      break;
3418ba4e:	e067      	b.n	3418bb20 <RCCEx_GetADCCLKFreq+0x1d4>
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418ba50:	f7fc fad2 	bl	34187ff8 <LL_RCC_IC8_IsEnabled>
3418ba54:	4603      	mov	r3, r0
3418ba56:	2b00      	cmp	r3, #0
3418ba58:	d064      	beq.n	3418bb24 <RCCEx_GetADCCLKFreq+0x1d8>
        ic_divider = LL_RCC_IC8_GetDivider();
3418ba5a:	f7fc faef 	bl	3418803c <LL_RCC_IC8_GetDivider>
3418ba5e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418ba60:	f7fc fade 	bl	34188020 <LL_RCC_IC8_GetSource>
3418ba64:	4603      	mov	r3, r0
3418ba66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ba6a:	d029      	beq.n	3418bac0 <RCCEx_GetADCCLKFreq+0x174>
3418ba6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ba70:	d82f      	bhi.n	3418bad2 <RCCEx_GetADCCLKFreq+0x186>
3418ba72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ba76:	d01a      	beq.n	3418baae <RCCEx_GetADCCLKFreq+0x162>
3418ba78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ba7c:	d829      	bhi.n	3418bad2 <RCCEx_GetADCCLKFreq+0x186>
3418ba7e:	2b00      	cmp	r3, #0
3418ba80:	d003      	beq.n	3418ba8a <RCCEx_GetADCCLKFreq+0x13e>
3418ba82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ba86:	d009      	beq.n	3418ba9c <RCCEx_GetADCCLKFreq+0x150>
            break;
3418ba88:	e023      	b.n	3418bad2 <RCCEx_GetADCCLKFreq+0x186>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ba8a:	f7ff fd49 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418ba8e:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418ba90:	68fa      	ldr	r2, [r7, #12]
3418ba92:	68bb      	ldr	r3, [r7, #8]
3418ba94:	fbb2 f3f3 	udiv	r3, r2, r3
3418ba98:	60fb      	str	r3, [r7, #12]
            break;
3418ba9a:	e01b      	b.n	3418bad4 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ba9c:	f7ff fd86 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418baa0:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418baa2:	68fa      	ldr	r2, [r7, #12]
3418baa4:	68bb      	ldr	r3, [r7, #8]
3418baa6:	fbb2 f3f3 	udiv	r3, r2, r3
3418baaa:	60fb      	str	r3, [r7, #12]
            break;
3418baac:	e012      	b.n	3418bad4 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418baae:	f7ff fdc3 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418bab2:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418bab4:	68fa      	ldr	r2, [r7, #12]
3418bab6:	68bb      	ldr	r3, [r7, #8]
3418bab8:	fbb2 f3f3 	udiv	r3, r2, r3
3418babc:	60fb      	str	r3, [r7, #12]
            break;
3418babe:	e009      	b.n	3418bad4 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418bac0:	f7ff fe00 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418bac4:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418bac6:	68fa      	ldr	r2, [r7, #12]
3418bac8:	68bb      	ldr	r3, [r7, #8]
3418baca:	fbb2 f3f3 	udiv	r3, r2, r3
3418bace:	60fb      	str	r3, [r7, #12]
            break;
3418bad0:	e000      	b.n	3418bad4 <RCCEx_GetADCCLKFreq+0x188>
            break;
3418bad2:	bf00      	nop
      break;
3418bad4:	e026      	b.n	3418bb24 <RCCEx_GetADCCLKFreq+0x1d8>
      if (LL_RCC_HSI_IsReady() != 0U)
3418bad6:	f7fb faab 	bl	34187030 <LL_RCC_HSI_IsReady>
3418bada:	4603      	mov	r3, r0
3418badc:	2b00      	cmp	r3, #0
3418bade:	d023      	beq.n	3418bb28 <RCCEx_GetADCCLKFreq+0x1dc>
        adc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418bae0:	f7fb fab8 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418bae4:	4603      	mov	r3, r0
3418bae6:	09db      	lsrs	r3, r3, #7
3418bae8:	4a16      	ldr	r2, [pc, #88]	@ (3418bb44 <RCCEx_GetADCCLKFreq+0x1f8>)
3418baea:	fa22 f303 	lsr.w	r3, r2, r3
3418baee:	60fb      	str	r3, [r7, #12]
      break;
3418baf0:	e01a      	b.n	3418bb28 <RCCEx_GetADCCLKFreq+0x1dc>
      if (LL_RCC_MSI_IsReady() != 0U)
3418baf2:	f7fb fabd 	bl	34187070 <LL_RCC_MSI_IsReady>
3418baf6:	4603      	mov	r3, r0
3418baf8:	2b00      	cmp	r3, #0
3418bafa:	d017      	beq.n	3418bb2c <RCCEx_GetADCCLKFreq+0x1e0>
        adc_frequency = MSI_VALUE;
3418bafc:	4b12      	ldr	r3, [pc, #72]	@ (3418bb48 <RCCEx_GetADCCLKFreq+0x1fc>)
3418bafe:	60fb      	str	r3, [r7, #12]
      break;
3418bb00:	e014      	b.n	3418bb2c <RCCEx_GetADCCLKFreq+0x1e0>
      adc_frequency = EXTERNAL_CLOCK_VALUE;
3418bb02:	4b12      	ldr	r3, [pc, #72]	@ (3418bb4c <RCCEx_GetADCCLKFreq+0x200>)
3418bb04:	60fb      	str	r3, [r7, #12]
      break;
3418bb06:	e012      	b.n	3418bb2e <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
3418bb08:	f7fa fe7e 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418bb0c:	4604      	mov	r4, r0
3418bb0e:	f7fb fef7 	bl	34187900 <LL_RCC_GetTIMPrescaler>
3418bb12:	4603      	mov	r3, r0
3418bb14:	fa24 f303 	lsr.w	r3, r4, r3
3418bb18:	60fb      	str	r3, [r7, #12]
      break;
3418bb1a:	e008      	b.n	3418bb2e <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3418bb1c:	bf00      	nop
3418bb1e:	e006      	b.n	3418bb2e <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3418bb20:	bf00      	nop
3418bb22:	e004      	b.n	3418bb2e <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3418bb24:	bf00      	nop
3418bb26:	e002      	b.n	3418bb2e <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3418bb28:	bf00      	nop
3418bb2a:	e000      	b.n	3418bb2e <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3418bb2c:	bf00      	nop
  }

  return (adc_frequency / __HAL_RCC_GET_ADC_DIVIDER());
3418bb2e:	f7fb fb4f 	bl	341871d0 <LL_RCC_GetADCPrescaler>
3418bb32:	4603      	mov	r3, r0
3418bb34:	3301      	adds	r3, #1
3418bb36:	68fa      	ldr	r2, [r7, #12]
3418bb38:	fbb2 f3f3 	udiv	r3, r2, r3
}
3418bb3c:	4618      	mov	r0, r3
3418bb3e:	3714      	adds	r7, #20
3418bb40:	46bd      	mov	sp, r7
3418bb42:	bd90      	pop	{r4, r7, pc}
3418bb44:	03d09000 	.word	0x03d09000
3418bb48:	003d0900 	.word	0x003d0900
3418bb4c:	00bb8000 	.word	0x00bb8000

3418bb50 <RCCEx_GetADFCLKFreq>:
  *         @arg @ref RCCEx_ADF1_Clock_Source
  * @retval ADF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADFCLKFreq(uint32_t ADFxSource)
{
3418bb50:	b590      	push	{r4, r7, lr}
3418bb52:	b085      	sub	sp, #20
3418bb54:	af00      	add	r7, sp, #0
3418bb56:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
3418bb58:	2300      	movs	r3, #0
3418bb5a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADFClockSource(ADFxSource))
3418bb5c:	6878      	ldr	r0, [r7, #4]
3418bb5e:	f7fb fd2f 	bl	341875c0 <LL_RCC_GetADFClockSource>
3418bb62:	4603      	mov	r3, r0
3418bb64:	2b07      	cmp	r3, #7
3418bb66:	f200 80ca 	bhi.w	3418bcfe <RCCEx_GetADFCLKFreq+0x1ae>
3418bb6a:	a201      	add	r2, pc, #4	@ (adr r2, 3418bb70 <RCCEx_GetADFCLKFreq+0x20>)
3418bb6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418bb70:	3418bb91 	.word	0x3418bb91
3418bb74:	3418bba1 	.word	0x3418bba1
3418bb78:	3418bbab 	.word	0x3418bbab
3418bb7c:	3418bc33 	.word	0x3418bc33
3418bb80:	3418bcd5 	.word	0x3418bcd5
3418bb84:	3418bcb9 	.word	0x3418bcb9
3418bb88:	3418bce5 	.word	0x3418bce5
3418bb8c:	3418bceb 	.word	0x3418bceb
  {
    case LL_RCC_ADF1_CLKSOURCE_HCLK:
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418bb90:	f7fa fe3a 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418bb94:	4603      	mov	r3, r0
3418bb96:	4618      	mov	r0, r3
3418bb98:	f7ff fdda 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418bb9c:	60f8      	str	r0, [r7, #12]
      break;
3418bb9e:	e0b7      	b.n	3418bd10 <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_CLKP:
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418bba0:	2007      	movs	r0, #7
3418bba2:	f000 f8c1 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418bba6:	60f8      	str	r0, [r7, #12]
      break;
3418bba8:	e0b2      	b.n	3418bd10 <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418bbaa:	f7fc f9e5 	bl	34187f78 <LL_RCC_IC7_IsEnabled>
3418bbae:	4603      	mov	r3, r0
3418bbb0:	2b00      	cmp	r3, #0
3418bbb2:	f000 80a6 	beq.w	3418bd02 <RCCEx_GetADFCLKFreq+0x1b2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
3418bbb6:	f7fc fa01 	bl	34187fbc <LL_RCC_IC7_GetDivider>
3418bbba:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418bbbc:	f7fc f9f0 	bl	34187fa0 <LL_RCC_IC7_GetSource>
3418bbc0:	4603      	mov	r3, r0
3418bbc2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bbc6:	d029      	beq.n	3418bc1c <RCCEx_GetADFCLKFreq+0xcc>
3418bbc8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bbcc:	d82f      	bhi.n	3418bc2e <RCCEx_GetADFCLKFreq+0xde>
3418bbce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bbd2:	d01a      	beq.n	3418bc0a <RCCEx_GetADFCLKFreq+0xba>
3418bbd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bbd8:	d829      	bhi.n	3418bc2e <RCCEx_GetADFCLKFreq+0xde>
3418bbda:	2b00      	cmp	r3, #0
3418bbdc:	d003      	beq.n	3418bbe6 <RCCEx_GetADFCLKFreq+0x96>
3418bbde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418bbe2:	d009      	beq.n	3418bbf8 <RCCEx_GetADFCLKFreq+0xa8>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418bbe4:	e023      	b.n	3418bc2e <RCCEx_GetADFCLKFreq+0xde>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418bbe6:	f7ff fc9b 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418bbea:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418bbec:	68fa      	ldr	r2, [r7, #12]
3418bbee:	68bb      	ldr	r3, [r7, #8]
3418bbf0:	fbb2 f3f3 	udiv	r3, r2, r3
3418bbf4:	60fb      	str	r3, [r7, #12]
            break;
3418bbf6:	e01b      	b.n	3418bc30 <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418bbf8:	f7ff fcd8 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418bbfc:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418bbfe:	68fa      	ldr	r2, [r7, #12]
3418bc00:	68bb      	ldr	r3, [r7, #8]
3418bc02:	fbb2 f3f3 	udiv	r3, r2, r3
3418bc06:	60fb      	str	r3, [r7, #12]
            break;
3418bc08:	e012      	b.n	3418bc30 <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418bc0a:	f7ff fd15 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418bc0e:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418bc10:	68fa      	ldr	r2, [r7, #12]
3418bc12:	68bb      	ldr	r3, [r7, #8]
3418bc14:	fbb2 f3f3 	udiv	r3, r2, r3
3418bc18:	60fb      	str	r3, [r7, #12]
            break;
3418bc1a:	e009      	b.n	3418bc30 <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418bc1c:	f7ff fd52 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418bc20:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418bc22:	68fa      	ldr	r2, [r7, #12]
3418bc24:	68bb      	ldr	r3, [r7, #8]
3418bc26:	fbb2 f3f3 	udiv	r3, r2, r3
3418bc2a:	60fb      	str	r3, [r7, #12]
            break;
3418bc2c:	e000      	b.n	3418bc30 <RCCEx_GetADFCLKFreq+0xe0>
            break;
3418bc2e:	bf00      	nop
        }
      }
      break;
3418bc30:	e067      	b.n	3418bd02 <RCCEx_GetADFCLKFreq+0x1b2>

    case LL_RCC_ADF1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418bc32:	f7fc f9e1 	bl	34187ff8 <LL_RCC_IC8_IsEnabled>
3418bc36:	4603      	mov	r3, r0
3418bc38:	2b00      	cmp	r3, #0
3418bc3a:	d064      	beq.n	3418bd06 <RCCEx_GetADFCLKFreq+0x1b6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418bc3c:	f7fc f9fe 	bl	3418803c <LL_RCC_IC8_GetDivider>
3418bc40:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418bc42:	f7fc f9ed 	bl	34188020 <LL_RCC_IC8_GetSource>
3418bc46:	4603      	mov	r3, r0
3418bc48:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bc4c:	d029      	beq.n	3418bca2 <RCCEx_GetADFCLKFreq+0x152>
3418bc4e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bc52:	d82f      	bhi.n	3418bcb4 <RCCEx_GetADFCLKFreq+0x164>
3418bc54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bc58:	d01a      	beq.n	3418bc90 <RCCEx_GetADFCLKFreq+0x140>
3418bc5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bc5e:	d829      	bhi.n	3418bcb4 <RCCEx_GetADFCLKFreq+0x164>
3418bc60:	2b00      	cmp	r3, #0
3418bc62:	d003      	beq.n	3418bc6c <RCCEx_GetADFCLKFreq+0x11c>
3418bc64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418bc68:	d009      	beq.n	3418bc7e <RCCEx_GetADFCLKFreq+0x12e>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418bc6a:	e023      	b.n	3418bcb4 <RCCEx_GetADFCLKFreq+0x164>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418bc6c:	f7ff fc58 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418bc70:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418bc72:	68fa      	ldr	r2, [r7, #12]
3418bc74:	68bb      	ldr	r3, [r7, #8]
3418bc76:	fbb2 f3f3 	udiv	r3, r2, r3
3418bc7a:	60fb      	str	r3, [r7, #12]
            break;
3418bc7c:	e01b      	b.n	3418bcb6 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418bc7e:	f7ff fc95 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418bc82:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418bc84:	68fa      	ldr	r2, [r7, #12]
3418bc86:	68bb      	ldr	r3, [r7, #8]
3418bc88:	fbb2 f3f3 	udiv	r3, r2, r3
3418bc8c:	60fb      	str	r3, [r7, #12]
            break;
3418bc8e:	e012      	b.n	3418bcb6 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418bc90:	f7ff fcd2 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418bc94:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418bc96:	68fa      	ldr	r2, [r7, #12]
3418bc98:	68bb      	ldr	r3, [r7, #8]
3418bc9a:	fbb2 f3f3 	udiv	r3, r2, r3
3418bc9e:	60fb      	str	r3, [r7, #12]
            break;
3418bca0:	e009      	b.n	3418bcb6 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418bca2:	f7ff fd0f 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418bca6:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418bca8:	68fa      	ldr	r2, [r7, #12]
3418bcaa:	68bb      	ldr	r3, [r7, #8]
3418bcac:	fbb2 f3f3 	udiv	r3, r2, r3
3418bcb0:	60fb      	str	r3, [r7, #12]
            break;
3418bcb2:	e000      	b.n	3418bcb6 <RCCEx_GetADFCLKFreq+0x166>
            break;
3418bcb4:	bf00      	nop
        }
      }
      break;
3418bcb6:	e026      	b.n	3418bd06 <RCCEx_GetADFCLKFreq+0x1b6>

    case LL_RCC_ADF1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418bcb8:	f7fb f9ba 	bl	34187030 <LL_RCC_HSI_IsReady>
3418bcbc:	4603      	mov	r3, r0
3418bcbe:	2b00      	cmp	r3, #0
3418bcc0:	d023      	beq.n	3418bd0a <RCCEx_GetADFCLKFreq+0x1ba>
      {
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418bcc2:	f7fb f9c7 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418bcc6:	4603      	mov	r3, r0
3418bcc8:	09db      	lsrs	r3, r3, #7
3418bcca:	4a14      	ldr	r2, [pc, #80]	@ (3418bd1c <RCCEx_GetADFCLKFreq+0x1cc>)
3418bccc:	fa22 f303 	lsr.w	r3, r2, r3
3418bcd0:	60fb      	str	r3, [r7, #12]
      }
      break;
3418bcd2:	e01a      	b.n	3418bd0a <RCCEx_GetADFCLKFreq+0x1ba>

    case LL_RCC_ADF1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418bcd4:	f7fb f9cc 	bl	34187070 <LL_RCC_MSI_IsReady>
3418bcd8:	4603      	mov	r3, r0
3418bcda:	2b00      	cmp	r3, #0
3418bcdc:	d017      	beq.n	3418bd0e <RCCEx_GetADFCLKFreq+0x1be>
      {
        adf_frequency = MSI_VALUE;
3418bcde:	4b10      	ldr	r3, [pc, #64]	@ (3418bd20 <RCCEx_GetADFCLKFreq+0x1d0>)
3418bce0:	60fb      	str	r3, [r7, #12]
      }
      break;
3418bce2:	e014      	b.n	3418bd0e <RCCEx_GetADFCLKFreq+0x1be>

    case LL_RCC_ADF1_CLKSOURCE_I2S_CKIN:
      adf_frequency = EXTERNAL_CLOCK_VALUE;
3418bce4:	4b0f      	ldr	r3, [pc, #60]	@ (3418bd24 <RCCEx_GetADFCLKFreq+0x1d4>)
3418bce6:	60fb      	str	r3, [r7, #12]
      break;
3418bce8:	e012      	b.n	3418bd10 <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_TIMG:
      adf_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
3418bcea:	f7fa fd8d 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418bcee:	4604      	mov	r4, r0
3418bcf0:	f7fb fe06 	bl	34187900 <LL_RCC_GetTIMPrescaler>
3418bcf4:	4603      	mov	r3, r0
3418bcf6:	fa24 f303 	lsr.w	r3, r4, r3
3418bcfa:	60fb      	str	r3, [r7, #12]
      break;
3418bcfc:	e008      	b.n	3418bd10 <RCCEx_GetADFCLKFreq+0x1c0>

    default:
      /* Unexpected case */
      break;
3418bcfe:	bf00      	nop
3418bd00:	e006      	b.n	3418bd10 <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3418bd02:	bf00      	nop
3418bd04:	e004      	b.n	3418bd10 <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3418bd06:	bf00      	nop
3418bd08:	e002      	b.n	3418bd10 <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3418bd0a:	bf00      	nop
3418bd0c:	e000      	b.n	3418bd10 <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3418bd0e:	bf00      	nop
  }

  return adf_frequency;
3418bd10:	68fb      	ldr	r3, [r7, #12]
}
3418bd12:	4618      	mov	r0, r3
3418bd14:	3714      	adds	r7, #20
3418bd16:	46bd      	mov	sp, r7
3418bd18:	bd90      	pop	{r4, r7, pc}
3418bd1a:	bf00      	nop
3418bd1c:	03d09000 	.word	0x03d09000
3418bd20:	003d0900 	.word	0x003d0900
3418bd24:	00bb8000 	.word	0x00bb8000

3418bd28 <RCCEx_GetCLKPCLKFreq>:
  *         @arg @ref RCCEx_CLKP_Clock_Source
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCLKPCLKFreq(uint32_t CLKPxSource)
{
3418bd28:	b580      	push	{r7, lr}
3418bd2a:	b084      	sub	sp, #16
3418bd2c:	af00      	add	r7, sp, #0
3418bd2e:	6078      	str	r0, [r7, #4]
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
3418bd30:	2300      	movs	r3, #0
3418bd32:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  if (LL_RCC_CLKP_IsEnabled() == 1U)
3418bd34:	f7fc fc60 	bl	341885f8 <LL_RCC_CLKP_IsEnabled>
3418bd38:	4603      	mov	r3, r0
3418bd3a:	2b01      	cmp	r3, #1
3418bd3c:	f040 81a5 	bne.w	3418c08a <RCCEx_GetCLKPCLKFreq+0x362>
  {
    switch (LL_RCC_GetCLKPClockSource(CLKPxSource))
3418bd40:	6878      	ldr	r0, [r7, #4]
3418bd42:	f7fb fc4f 	bl	341875e4 <LL_RCC_GetCLKPClockSource>
3418bd46:	4603      	mov	r3, r0
3418bd48:	2b07      	cmp	r3, #7
3418bd4a:	f200 818d 	bhi.w	3418c068 <RCCEx_GetCLKPCLKFreq+0x340>
3418bd4e:	a201      	add	r2, pc, #4	@ (adr r2, 3418bd54 <RCCEx_GetCLKPCLKFreq+0x2c>)
3418bd50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418bd54:	3418bd75 	.word	0x3418bd75
3418bd58:	3418bd93 	.word	0x3418bd93
3418bd5c:	3418bda5 	.word	0x3418bda5
3418bd60:	3418bf4f 	.word	0x3418bf4f
3418bd64:	3418bdb7 	.word	0x3418bdb7
3418bd68:	3418be3f 	.word	0x3418be3f
3418bd6c:	3418bec7 	.word	0x3418bec7
3418bd70:	3418bfd7 	.word	0x3418bfd7
    {
      case LL_RCC_CLKP_CLKSOURCE_HSI:
        if (LL_RCC_HSI_IsReady() != 0U)
3418bd74:	f7fb f95c 	bl	34187030 <LL_RCC_HSI_IsReady>
3418bd78:	4603      	mov	r3, r0
3418bd7a:	2b00      	cmp	r3, #0
3418bd7c:	f000 8176 	beq.w	3418c06c <RCCEx_GetCLKPCLKFreq+0x344>
        {
          clkp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418bd80:	f7fb f968 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418bd84:	4603      	mov	r3, r0
3418bd86:	09db      	lsrs	r3, r3, #7
3418bd88:	4aa1      	ldr	r2, [pc, #644]	@ (3418c010 <RCCEx_GetCLKPCLKFreq+0x2e8>)
3418bd8a:	fa22 f303 	lsr.w	r3, r2, r3
3418bd8e:	60fb      	str	r3, [r7, #12]
        }
        break;
3418bd90:	e16c      	b.n	3418c06c <RCCEx_GetCLKPCLKFreq+0x344>

      case LL_RCC_CLKP_CLKSOURCE_MSI:
        if (LL_RCC_MSI_IsReady() != 0U)
3418bd92:	f7fb f96d 	bl	34187070 <LL_RCC_MSI_IsReady>
3418bd96:	4603      	mov	r3, r0
3418bd98:	2b00      	cmp	r3, #0
3418bd9a:	f000 8169 	beq.w	3418c070 <RCCEx_GetCLKPCLKFreq+0x348>
        {
          clkp_frequency = MSI_VALUE;
3418bd9e:	4b9d      	ldr	r3, [pc, #628]	@ (3418c014 <RCCEx_GetCLKPCLKFreq+0x2ec>)
3418bda0:	60fb      	str	r3, [r7, #12]
        }
        break;
3418bda2:	e165      	b.n	3418c070 <RCCEx_GetCLKPCLKFreq+0x348>

      case LL_RCC_CLKP_CLKSOURCE_HSE:
        if (LL_RCC_HSE_IsReady() != 0U)
3418bda4:	f7fb f932 	bl	3418700c <LL_RCC_HSE_IsReady>
3418bda8:	4603      	mov	r3, r0
3418bdaa:	2b00      	cmp	r3, #0
3418bdac:	f000 8162 	beq.w	3418c074 <RCCEx_GetCLKPCLKFreq+0x34c>
        {
          clkp_frequency = HSE_VALUE;
3418bdb0:	4b99      	ldr	r3, [pc, #612]	@ (3418c018 <RCCEx_GetCLKPCLKFreq+0x2f0>)
3418bdb2:	60fb      	str	r3, [r7, #12]
        }
        break;
3418bdb4:	e15e      	b.n	3418c074 <RCCEx_GetCLKPCLKFreq+0x34c>

      case LL_RCC_CLKP_CLKSOURCE_IC5:
        if (LL_RCC_IC5_IsEnabled() != 0U)
3418bdb6:	f7fc f89f 	bl	34187ef8 <LL_RCC_IC5_IsEnabled>
3418bdba:	4603      	mov	r3, r0
3418bdbc:	2b00      	cmp	r3, #0
3418bdbe:	f000 815b 	beq.w	3418c078 <RCCEx_GetCLKPCLKFreq+0x350>
        {
          ic_divider = LL_RCC_IC5_GetDivider();
3418bdc2:	f7fc f8bb 	bl	34187f3c <LL_RCC_IC5_GetDivider>
3418bdc6:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC5_GetSource())
3418bdc8:	f7fc f8aa 	bl	34187f20 <LL_RCC_IC5_GetSource>
3418bdcc:	4603      	mov	r3, r0
3418bdce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bdd2:	d029      	beq.n	3418be28 <RCCEx_GetCLKPCLKFreq+0x100>
3418bdd4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bdd8:	d82f      	bhi.n	3418be3a <RCCEx_GetCLKPCLKFreq+0x112>
3418bdda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bdde:	d01a      	beq.n	3418be16 <RCCEx_GetCLKPCLKFreq+0xee>
3418bde0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bde4:	d829      	bhi.n	3418be3a <RCCEx_GetCLKPCLKFreq+0x112>
3418bde6:	2b00      	cmp	r3, #0
3418bde8:	d003      	beq.n	3418bdf2 <RCCEx_GetCLKPCLKFreq+0xca>
3418bdea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418bdee:	d009      	beq.n	3418be04 <RCCEx_GetCLKPCLKFreq+0xdc>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418bdf0:	e023      	b.n	3418be3a <RCCEx_GetCLKPCLKFreq+0x112>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418bdf2:	f7ff fb95 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418bdf6:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418bdf8:	68fa      	ldr	r2, [r7, #12]
3418bdfa:	68bb      	ldr	r3, [r7, #8]
3418bdfc:	fbb2 f3f3 	udiv	r3, r2, r3
3418be00:	60fb      	str	r3, [r7, #12]
              break;
3418be02:	e01b      	b.n	3418be3c <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418be04:	f7ff fbd2 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418be08:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418be0a:	68fa      	ldr	r2, [r7, #12]
3418be0c:	68bb      	ldr	r3, [r7, #8]
3418be0e:	fbb2 f3f3 	udiv	r3, r2, r3
3418be12:	60fb      	str	r3, [r7, #12]
              break;
3418be14:	e012      	b.n	3418be3c <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418be16:	f7ff fc0f 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418be1a:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418be1c:	68fa      	ldr	r2, [r7, #12]
3418be1e:	68bb      	ldr	r3, [r7, #8]
3418be20:	fbb2 f3f3 	udiv	r3, r2, r3
3418be24:	60fb      	str	r3, [r7, #12]
              break;
3418be26:	e009      	b.n	3418be3c <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418be28:	f7ff fc4c 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418be2c:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418be2e:	68fa      	ldr	r2, [r7, #12]
3418be30:	68bb      	ldr	r3, [r7, #8]
3418be32:	fbb2 f3f3 	udiv	r3, r2, r3
3418be36:	60fb      	str	r3, [r7, #12]
              break;
3418be38:	e000      	b.n	3418be3c <RCCEx_GetCLKPCLKFreq+0x114>
              break;
3418be3a:	bf00      	nop
          }
        }
        break;
3418be3c:	e11c      	b.n	3418c078 <RCCEx_GetCLKPCLKFreq+0x350>

      case LL_RCC_CLKP_CLKSOURCE_IC10:
        if (LL_RCC_IC10_IsEnabled() != 0U)
3418be3e:	f7fc f95b 	bl	341880f8 <LL_RCC_IC10_IsEnabled>
3418be42:	4603      	mov	r3, r0
3418be44:	2b00      	cmp	r3, #0
3418be46:	f000 8119 	beq.w	3418c07c <RCCEx_GetCLKPCLKFreq+0x354>
        {
          ic_divider = LL_RCC_IC10_GetDivider();
3418be4a:	f7fc f977 	bl	3418813c <LL_RCC_IC10_GetDivider>
3418be4e:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC10_GetSource())
3418be50:	f7fc f966 	bl	34188120 <LL_RCC_IC10_GetSource>
3418be54:	4603      	mov	r3, r0
3418be56:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418be5a:	d029      	beq.n	3418beb0 <RCCEx_GetCLKPCLKFreq+0x188>
3418be5c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418be60:	d82f      	bhi.n	3418bec2 <RCCEx_GetCLKPCLKFreq+0x19a>
3418be62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418be66:	d01a      	beq.n	3418be9e <RCCEx_GetCLKPCLKFreq+0x176>
3418be68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418be6c:	d829      	bhi.n	3418bec2 <RCCEx_GetCLKPCLKFreq+0x19a>
3418be6e:	2b00      	cmp	r3, #0
3418be70:	d003      	beq.n	3418be7a <RCCEx_GetCLKPCLKFreq+0x152>
3418be72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418be76:	d009      	beq.n	3418be8c <RCCEx_GetCLKPCLKFreq+0x164>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418be78:	e023      	b.n	3418bec2 <RCCEx_GetCLKPCLKFreq+0x19a>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418be7a:	f7ff fb51 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418be7e:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418be80:	68fa      	ldr	r2, [r7, #12]
3418be82:	68bb      	ldr	r3, [r7, #8]
3418be84:	fbb2 f3f3 	udiv	r3, r2, r3
3418be88:	60fb      	str	r3, [r7, #12]
              break;
3418be8a:	e01b      	b.n	3418bec4 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418be8c:	f7ff fb8e 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418be90:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418be92:	68fa      	ldr	r2, [r7, #12]
3418be94:	68bb      	ldr	r3, [r7, #8]
3418be96:	fbb2 f3f3 	udiv	r3, r2, r3
3418be9a:	60fb      	str	r3, [r7, #12]
              break;
3418be9c:	e012      	b.n	3418bec4 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418be9e:	f7ff fbcb 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418bea2:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418bea4:	68fa      	ldr	r2, [r7, #12]
3418bea6:	68bb      	ldr	r3, [r7, #8]
3418bea8:	fbb2 f3f3 	udiv	r3, r2, r3
3418beac:	60fb      	str	r3, [r7, #12]
              break;
3418beae:	e009      	b.n	3418bec4 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418beb0:	f7ff fc08 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418beb4:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418beb6:	68fa      	ldr	r2, [r7, #12]
3418beb8:	68bb      	ldr	r3, [r7, #8]
3418beba:	fbb2 f3f3 	udiv	r3, r2, r3
3418bebe:	60fb      	str	r3, [r7, #12]
              break;
3418bec0:	e000      	b.n	3418bec4 <RCCEx_GetCLKPCLKFreq+0x19c>
              break;
3418bec2:	bf00      	nop
          }
        }
        break;
3418bec4:	e0da      	b.n	3418c07c <RCCEx_GetCLKPCLKFreq+0x354>

      case LL_RCC_CLKP_CLKSOURCE_IC15:
        if (LL_RCC_IC15_IsEnabled() != 0U)
3418bec6:	f7fc fa17 	bl	341882f8 <LL_RCC_IC15_IsEnabled>
3418beca:	4603      	mov	r3, r0
3418becc:	2b00      	cmp	r3, #0
3418bece:	f000 80d7 	beq.w	3418c080 <RCCEx_GetCLKPCLKFreq+0x358>
        {
          ic_divider = LL_RCC_IC15_GetDivider();
3418bed2:	f7fc fa33 	bl	3418833c <LL_RCC_IC15_GetDivider>
3418bed6:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC15_GetSource())
3418bed8:	f7fc fa22 	bl	34188320 <LL_RCC_IC15_GetSource>
3418bedc:	4603      	mov	r3, r0
3418bede:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bee2:	d029      	beq.n	3418bf38 <RCCEx_GetCLKPCLKFreq+0x210>
3418bee4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bee8:	d82f      	bhi.n	3418bf4a <RCCEx_GetCLKPCLKFreq+0x222>
3418beea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418beee:	d01a      	beq.n	3418bf26 <RCCEx_GetCLKPCLKFreq+0x1fe>
3418bef0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bef4:	d829      	bhi.n	3418bf4a <RCCEx_GetCLKPCLKFreq+0x222>
3418bef6:	2b00      	cmp	r3, #0
3418bef8:	d003      	beq.n	3418bf02 <RCCEx_GetCLKPCLKFreq+0x1da>
3418befa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418befe:	d009      	beq.n	3418bf14 <RCCEx_GetCLKPCLKFreq+0x1ec>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418bf00:	e023      	b.n	3418bf4a <RCCEx_GetCLKPCLKFreq+0x222>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418bf02:	f7ff fb0d 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418bf06:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418bf08:	68fa      	ldr	r2, [r7, #12]
3418bf0a:	68bb      	ldr	r3, [r7, #8]
3418bf0c:	fbb2 f3f3 	udiv	r3, r2, r3
3418bf10:	60fb      	str	r3, [r7, #12]
              break;
3418bf12:	e01b      	b.n	3418bf4c <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418bf14:	f7ff fb4a 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418bf18:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418bf1a:	68fa      	ldr	r2, [r7, #12]
3418bf1c:	68bb      	ldr	r3, [r7, #8]
3418bf1e:	fbb2 f3f3 	udiv	r3, r2, r3
3418bf22:	60fb      	str	r3, [r7, #12]
              break;
3418bf24:	e012      	b.n	3418bf4c <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418bf26:	f7ff fb87 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418bf2a:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418bf2c:	68fa      	ldr	r2, [r7, #12]
3418bf2e:	68bb      	ldr	r3, [r7, #8]
3418bf30:	fbb2 f3f3 	udiv	r3, r2, r3
3418bf34:	60fb      	str	r3, [r7, #12]
              break;
3418bf36:	e009      	b.n	3418bf4c <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418bf38:	f7ff fbc4 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418bf3c:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418bf3e:	68fa      	ldr	r2, [r7, #12]
3418bf40:	68bb      	ldr	r3, [r7, #8]
3418bf42:	fbb2 f3f3 	udiv	r3, r2, r3
3418bf46:	60fb      	str	r3, [r7, #12]
              break;
3418bf48:	e000      	b.n	3418bf4c <RCCEx_GetCLKPCLKFreq+0x224>
              break;
3418bf4a:	bf00      	nop
          }
        }
        break;
3418bf4c:	e098      	b.n	3418c080 <RCCEx_GetCLKPCLKFreq+0x358>

      case LL_RCC_CLKP_CLKSOURCE_IC19:
        if (LL_RCC_IC19_IsEnabled() != 0U)
3418bf4e:	f7fc fad3 	bl	341884f8 <LL_RCC_IC19_IsEnabled>
3418bf52:	4603      	mov	r3, r0
3418bf54:	2b00      	cmp	r3, #0
3418bf56:	f000 8095 	beq.w	3418c084 <RCCEx_GetCLKPCLKFreq+0x35c>
        {
          ic_divider = LL_RCC_IC19_GetDivider();
3418bf5a:	f7fc faef 	bl	3418853c <LL_RCC_IC19_GetDivider>
3418bf5e:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC19_GetSource())
3418bf60:	f7fc fade 	bl	34188520 <LL_RCC_IC19_GetSource>
3418bf64:	4603      	mov	r3, r0
3418bf66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bf6a:	d029      	beq.n	3418bfc0 <RCCEx_GetCLKPCLKFreq+0x298>
3418bf6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bf70:	d82f      	bhi.n	3418bfd2 <RCCEx_GetCLKPCLKFreq+0x2aa>
3418bf72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bf76:	d01a      	beq.n	3418bfae <RCCEx_GetCLKPCLKFreq+0x286>
3418bf78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bf7c:	d829      	bhi.n	3418bfd2 <RCCEx_GetCLKPCLKFreq+0x2aa>
3418bf7e:	2b00      	cmp	r3, #0
3418bf80:	d003      	beq.n	3418bf8a <RCCEx_GetCLKPCLKFreq+0x262>
3418bf82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418bf86:	d009      	beq.n	3418bf9c <RCCEx_GetCLKPCLKFreq+0x274>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418bf88:	e023      	b.n	3418bfd2 <RCCEx_GetCLKPCLKFreq+0x2aa>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418bf8a:	f7ff fac9 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418bf8e:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418bf90:	68fa      	ldr	r2, [r7, #12]
3418bf92:	68bb      	ldr	r3, [r7, #8]
3418bf94:	fbb2 f3f3 	udiv	r3, r2, r3
3418bf98:	60fb      	str	r3, [r7, #12]
              break;
3418bf9a:	e01b      	b.n	3418bfd4 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418bf9c:	f7ff fb06 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418bfa0:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418bfa2:	68fa      	ldr	r2, [r7, #12]
3418bfa4:	68bb      	ldr	r3, [r7, #8]
3418bfa6:	fbb2 f3f3 	udiv	r3, r2, r3
3418bfaa:	60fb      	str	r3, [r7, #12]
              break;
3418bfac:	e012      	b.n	3418bfd4 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418bfae:	f7ff fb43 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418bfb2:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418bfb4:	68fa      	ldr	r2, [r7, #12]
3418bfb6:	68bb      	ldr	r3, [r7, #8]
3418bfb8:	fbb2 f3f3 	udiv	r3, r2, r3
3418bfbc:	60fb      	str	r3, [r7, #12]
              break;
3418bfbe:	e009      	b.n	3418bfd4 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418bfc0:	f7ff fb80 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418bfc4:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418bfc6:	68fa      	ldr	r2, [r7, #12]
3418bfc8:	68bb      	ldr	r3, [r7, #8]
3418bfca:	fbb2 f3f3 	udiv	r3, r2, r3
3418bfce:	60fb      	str	r3, [r7, #12]
              break;
3418bfd0:	e000      	b.n	3418bfd4 <RCCEx_GetCLKPCLKFreq+0x2ac>
              break;
3418bfd2:	bf00      	nop
          }
        }
        break;
3418bfd4:	e056      	b.n	3418c084 <RCCEx_GetCLKPCLKFreq+0x35c>

      case LL_RCC_CLKP_CLKSOURCE_IC20:
        if (LL_RCC_IC20_IsEnabled() != 0U)
3418bfd6:	f7fc facf 	bl	34188578 <LL_RCC_IC20_IsEnabled>
3418bfda:	4603      	mov	r3, r0
3418bfdc:	2b00      	cmp	r3, #0
3418bfde:	d053      	beq.n	3418c088 <RCCEx_GetCLKPCLKFreq+0x360>
        {
          ic_divider = LL_RCC_IC20_GetDivider();
3418bfe0:	f7fc faec 	bl	341885bc <LL_RCC_IC20_GetDivider>
3418bfe4:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC20_GetSource())
3418bfe6:	f7fc fadb 	bl	341885a0 <LL_RCC_IC20_GetSource>
3418bfea:	4603      	mov	r3, r0
3418bfec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bff0:	d02f      	beq.n	3418c052 <RCCEx_GetCLKPCLKFreq+0x32a>
3418bff2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bff6:	d835      	bhi.n	3418c064 <RCCEx_GetCLKPCLKFreq+0x33c>
3418bff8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bffc:	d020      	beq.n	3418c040 <RCCEx_GetCLKPCLKFreq+0x318>
3418bffe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c002:	d82f      	bhi.n	3418c064 <RCCEx_GetCLKPCLKFreq+0x33c>
3418c004:	2b00      	cmp	r3, #0
3418c006:	d009      	beq.n	3418c01c <RCCEx_GetCLKPCLKFreq+0x2f4>
3418c008:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c00c:	d00f      	beq.n	3418c02e <RCCEx_GetCLKPCLKFreq+0x306>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418c00e:	e029      	b.n	3418c064 <RCCEx_GetCLKPCLKFreq+0x33c>
3418c010:	03d09000 	.word	0x03d09000
3418c014:	003d0900 	.word	0x003d0900
3418c018:	02dc6c00 	.word	0x02dc6c00
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c01c:	f7ff fa80 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418c020:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418c022:	68fa      	ldr	r2, [r7, #12]
3418c024:	68bb      	ldr	r3, [r7, #8]
3418c026:	fbb2 f3f3 	udiv	r3, r2, r3
3418c02a:	60fb      	str	r3, [r7, #12]
              break;
3418c02c:	e01b      	b.n	3418c066 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c02e:	f7ff fabd 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418c032:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418c034:	68fa      	ldr	r2, [r7, #12]
3418c036:	68bb      	ldr	r3, [r7, #8]
3418c038:	fbb2 f3f3 	udiv	r3, r2, r3
3418c03c:	60fb      	str	r3, [r7, #12]
              break;
3418c03e:	e012      	b.n	3418c066 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c040:	f7ff fafa 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418c044:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418c046:	68fa      	ldr	r2, [r7, #12]
3418c048:	68bb      	ldr	r3, [r7, #8]
3418c04a:	fbb2 f3f3 	udiv	r3, r2, r3
3418c04e:	60fb      	str	r3, [r7, #12]
              break;
3418c050:	e009      	b.n	3418c066 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c052:	f7ff fb37 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418c056:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418c058:	68fa      	ldr	r2, [r7, #12]
3418c05a:	68bb      	ldr	r3, [r7, #8]
3418c05c:	fbb2 f3f3 	udiv	r3, r2, r3
3418c060:	60fb      	str	r3, [r7, #12]
              break;
3418c062:	e000      	b.n	3418c066 <RCCEx_GetCLKPCLKFreq+0x33e>
              break;
3418c064:	bf00      	nop
          }
        }
        break;
3418c066:	e00f      	b.n	3418c088 <RCCEx_GetCLKPCLKFreq+0x360>

      default:
        /* Unexpected case */
        break;
3418c068:	bf00      	nop
3418c06a:	e00e      	b.n	3418c08a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418c06c:	bf00      	nop
3418c06e:	e00c      	b.n	3418c08a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418c070:	bf00      	nop
3418c072:	e00a      	b.n	3418c08a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418c074:	bf00      	nop
3418c076:	e008      	b.n	3418c08a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418c078:	bf00      	nop
3418c07a:	e006      	b.n	3418c08a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418c07c:	bf00      	nop
3418c07e:	e004      	b.n	3418c08a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418c080:	bf00      	nop
3418c082:	e002      	b.n	3418c08a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418c084:	bf00      	nop
3418c086:	e000      	b.n	3418c08a <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418c088:	bf00      	nop
    }
  }

  return clkp_frequency;
3418c08a:	68fb      	ldr	r3, [r7, #12]
}
3418c08c:	4618      	mov	r0, r3
3418c08e:	3710      	adds	r7, #16
3418c090:	46bd      	mov	sp, r7
3418c092:	bd80      	pop	{r7, pc}

3418c094 <RCCEx_GetCSICLKFreq>:
  * @brief  Return CSI clock frequency
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCSICLKFreq(void)
{
3418c094:	b580      	push	{r7, lr}
3418c096:	b082      	sub	sp, #8
3418c098:	af00      	add	r7, sp, #0
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c09a:	2300      	movs	r3, #0
3418c09c:	607b      	str	r3, [r7, #4]

  if (LL_RCC_IC18_IsEnabled() != 0U)
3418c09e:	f7fc f9eb 	bl	34188478 <LL_RCC_IC18_IsEnabled>
3418c0a2:	4603      	mov	r3, r0
3418c0a4:	2b00      	cmp	r3, #0
3418c0a6:	d03c      	beq.n	3418c122 <RCCEx_GetCSICLKFreq+0x8e>
  {
    uint32_t ic_divider = LL_RCC_IC18_GetDivider();
3418c0a8:	f7fc fa08 	bl	341884bc <LL_RCC_IC18_GetDivider>
3418c0ac:	6038      	str	r0, [r7, #0]
    switch (LL_RCC_IC18_GetSource())
3418c0ae:	f7fc f9f7 	bl	341884a0 <LL_RCC_IC18_GetSource>
3418c0b2:	4603      	mov	r3, r0
3418c0b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c0b8:	d029      	beq.n	3418c10e <RCCEx_GetCSICLKFreq+0x7a>
3418c0ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c0be:	d82f      	bhi.n	3418c120 <RCCEx_GetCSICLKFreq+0x8c>
3418c0c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c0c4:	d01a      	beq.n	3418c0fc <RCCEx_GetCSICLKFreq+0x68>
3418c0c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c0ca:	d829      	bhi.n	3418c120 <RCCEx_GetCSICLKFreq+0x8c>
3418c0cc:	2b00      	cmp	r3, #0
3418c0ce:	d003      	beq.n	3418c0d8 <RCCEx_GetCSICLKFreq+0x44>
3418c0d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c0d4:	d009      	beq.n	3418c0ea <RCCEx_GetCSICLKFreq+0x56>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
        clkp_frequency = clkp_frequency / ic_divider;
        break;
      default:
        /* Unexpected case */
        break;
3418c0d6:	e023      	b.n	3418c120 <RCCEx_GetCSICLKFreq+0x8c>
        clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c0d8:	f7ff fa22 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418c0dc:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418c0de:	687a      	ldr	r2, [r7, #4]
3418c0e0:	683b      	ldr	r3, [r7, #0]
3418c0e2:	fbb2 f3f3 	udiv	r3, r2, r3
3418c0e6:	607b      	str	r3, [r7, #4]
        break;
3418c0e8:	e01b      	b.n	3418c122 <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c0ea:	f7ff fa5f 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418c0ee:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418c0f0:	687a      	ldr	r2, [r7, #4]
3418c0f2:	683b      	ldr	r3, [r7, #0]
3418c0f4:	fbb2 f3f3 	udiv	r3, r2, r3
3418c0f8:	607b      	str	r3, [r7, #4]
        break;
3418c0fa:	e012      	b.n	3418c122 <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c0fc:	f7ff fa9c 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418c100:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418c102:	687a      	ldr	r2, [r7, #4]
3418c104:	683b      	ldr	r3, [r7, #0]
3418c106:	fbb2 f3f3 	udiv	r3, r2, r3
3418c10a:	607b      	str	r3, [r7, #4]
        break;
3418c10c:	e009      	b.n	3418c122 <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c10e:	f7ff fad9 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418c112:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418c114:	687a      	ldr	r2, [r7, #4]
3418c116:	683b      	ldr	r3, [r7, #0]
3418c118:	fbb2 f3f3 	udiv	r3, r2, r3
3418c11c:	607b      	str	r3, [r7, #4]
        break;
3418c11e:	e000      	b.n	3418c122 <RCCEx_GetCSICLKFreq+0x8e>
        break;
3418c120:	bf00      	nop
    }
  }

  return clkp_frequency;
3418c122:	687b      	ldr	r3, [r7, #4]
}
3418c124:	4618      	mov	r0, r3
3418c126:	3708      	adds	r7, #8
3418c128:	46bd      	mov	sp, r7
3418c12a:	bd80      	pop	{r7, pc}

3418c12c <RCCEx_GetDCMIPPCLKFreq>:
  *         @arg @ref RCCEx_DCMIPP_Clock_Source
  * @retval DCMIPP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetDCMIPPCLKFreq(uint32_t DCMIPPxSource)
{
3418c12c:	b580      	push	{r7, lr}
3418c12e:	b084      	sub	sp, #16
3418c130:	af00      	add	r7, sp, #0
3418c132:	6078      	str	r0, [r7, #4]
  uint32_t dcmipp_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c134:	2300      	movs	r3, #0
3418c136:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetDCMIPPClockSource(DCMIPPxSource))
3418c138:	6878      	ldr	r0, [r7, #4]
3418c13a:	f7fb fa65 	bl	34187608 <LL_RCC_GetDCMIPPClockSource>
3418c13e:	4603      	mov	r3, r0
3418c140:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418c144:	d062      	beq.n	3418c20c <RCCEx_GetDCMIPPCLKFreq+0xe0>
3418c146:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418c14a:	d86d      	bhi.n	3418c228 <RCCEx_GetDCMIPPCLKFreq+0xfc>
3418c14c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418c150:	d019      	beq.n	3418c186 <RCCEx_GetDCMIPPCLKFreq+0x5a>
3418c152:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418c156:	d867      	bhi.n	3418c228 <RCCEx_GetDCMIPPCLKFreq+0xfc>
3418c158:	2b00      	cmp	r3, #0
3418c15a:	d003      	beq.n	3418c164 <RCCEx_GetDCMIPPCLKFreq+0x38>
3418c15c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3418c160:	d00c      	beq.n	3418c17c <RCCEx_GetDCMIPPCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418c162:	e061      	b.n	3418c228 <RCCEx_GetDCMIPPCLKFreq+0xfc>
      dcmipp_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418c164:	f7fa fb50 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418c168:	4603      	mov	r3, r0
3418c16a:	4618      	mov	r0, r3
3418c16c:	f7ff faf0 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418c170:	4603      	mov	r3, r0
3418c172:	4618      	mov	r0, r3
3418c174:	f7ff fb2f 	bl	3418b7d6 <RCCEx_GetPCLK5Freq>
3418c178:	60f8      	str	r0, [r7, #12]
      break;
3418c17a:	e05a      	b.n	3418c232 <RCCEx_GetDCMIPPCLKFreq+0x106>
      dcmipp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c17c:	2007      	movs	r0, #7
3418c17e:	f7ff fdd3 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418c182:	60f8      	str	r0, [r7, #12]
      break;
3418c184:	e055      	b.n	3418c232 <RCCEx_GetDCMIPPCLKFreq+0x106>
      if (LL_RCC_IC17_IsEnabled() != 0U)
3418c186:	f7fc f937 	bl	341883f8 <LL_RCC_IC17_IsEnabled>
3418c18a:	4603      	mov	r3, r0
3418c18c:	2b00      	cmp	r3, #0
3418c18e:	d04d      	beq.n	3418c22c <RCCEx_GetDCMIPPCLKFreq+0x100>
        ic_divider = LL_RCC_IC17_GetDivider();
3418c190:	f7fc f954 	bl	3418843c <LL_RCC_IC17_GetDivider>
3418c194:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC17_GetSource())
3418c196:	f7fc f943 	bl	34188420 <LL_RCC_IC17_GetSource>
3418c19a:	4603      	mov	r3, r0
3418c19c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c1a0:	d029      	beq.n	3418c1f6 <RCCEx_GetDCMIPPCLKFreq+0xca>
3418c1a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c1a6:	d82f      	bhi.n	3418c208 <RCCEx_GetDCMIPPCLKFreq+0xdc>
3418c1a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c1ac:	d01a      	beq.n	3418c1e4 <RCCEx_GetDCMIPPCLKFreq+0xb8>
3418c1ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c1b2:	d829      	bhi.n	3418c208 <RCCEx_GetDCMIPPCLKFreq+0xdc>
3418c1b4:	2b00      	cmp	r3, #0
3418c1b6:	d003      	beq.n	3418c1c0 <RCCEx_GetDCMIPPCLKFreq+0x94>
3418c1b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c1bc:	d009      	beq.n	3418c1d2 <RCCEx_GetDCMIPPCLKFreq+0xa6>
            break;
3418c1be:	e023      	b.n	3418c208 <RCCEx_GetDCMIPPCLKFreq+0xdc>
            dcmipp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c1c0:	f7ff f9ae 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418c1c4:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
3418c1c6:	68fa      	ldr	r2, [r7, #12]
3418c1c8:	68bb      	ldr	r3, [r7, #8]
3418c1ca:	fbb2 f3f3 	udiv	r3, r2, r3
3418c1ce:	60fb      	str	r3, [r7, #12]
            break;
3418c1d0:	e01b      	b.n	3418c20a <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c1d2:	f7ff f9eb 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418c1d6:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
3418c1d8:	68fa      	ldr	r2, [r7, #12]
3418c1da:	68bb      	ldr	r3, [r7, #8]
3418c1dc:	fbb2 f3f3 	udiv	r3, r2, r3
3418c1e0:	60fb      	str	r3, [r7, #12]
            break;
3418c1e2:	e012      	b.n	3418c20a <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c1e4:	f7ff fa28 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418c1e8:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
3418c1ea:	68fa      	ldr	r2, [r7, #12]
3418c1ec:	68bb      	ldr	r3, [r7, #8]
3418c1ee:	fbb2 f3f3 	udiv	r3, r2, r3
3418c1f2:	60fb      	str	r3, [r7, #12]
            break;
3418c1f4:	e009      	b.n	3418c20a <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c1f6:	f7ff fa65 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418c1fa:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
3418c1fc:	68fa      	ldr	r2, [r7, #12]
3418c1fe:	68bb      	ldr	r3, [r7, #8]
3418c200:	fbb2 f3f3 	udiv	r3, r2, r3
3418c204:	60fb      	str	r3, [r7, #12]
            break;
3418c206:	e000      	b.n	3418c20a <RCCEx_GetDCMIPPCLKFreq+0xde>
            break;
3418c208:	bf00      	nop
      break;
3418c20a:	e00f      	b.n	3418c22c <RCCEx_GetDCMIPPCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
3418c20c:	f7fa ff10 	bl	34187030 <LL_RCC_HSI_IsReady>
3418c210:	4603      	mov	r3, r0
3418c212:	2b00      	cmp	r3, #0
3418c214:	d00c      	beq.n	3418c230 <RCCEx_GetDCMIPPCLKFreq+0x104>
        dcmipp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418c216:	f7fa ff1d 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418c21a:	4603      	mov	r3, r0
3418c21c:	09db      	lsrs	r3, r3, #7
3418c21e:	4a07      	ldr	r2, [pc, #28]	@ (3418c23c <RCCEx_GetDCMIPPCLKFreq+0x110>)
3418c220:	fa22 f303 	lsr.w	r3, r2, r3
3418c224:	60fb      	str	r3, [r7, #12]
      break;
3418c226:	e003      	b.n	3418c230 <RCCEx_GetDCMIPPCLKFreq+0x104>
      break;
3418c228:	bf00      	nop
3418c22a:	e002      	b.n	3418c232 <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
3418c22c:	bf00      	nop
3418c22e:	e000      	b.n	3418c232 <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
3418c230:	bf00      	nop
  }

  return dcmipp_frequency;
3418c232:	68fb      	ldr	r3, [r7, #12]
}
3418c234:	4618      	mov	r0, r3
3418c236:	3710      	adds	r7, #16
3418c238:	46bd      	mov	sp, r7
3418c23a:	bd80      	pop	{r7, pc}
3418c23c:	03d09000 	.word	0x03d09000

3418c240 <RCCEx_GetETH1CLKFreq>:
  *         @arg @ref RCCEx_ETH1_Clock_Source
  * @retval ETH1 clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1CLKFreq(uint32_t ETH1xSource)
{
3418c240:	b580      	push	{r7, lr}
3418c242:	b084      	sub	sp, #16
3418c244:	af00      	add	r7, sp, #0
3418c246:	6078      	str	r0, [r7, #4]
  uint32_t eth1_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c248:	2300      	movs	r3, #0
3418c24a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHClockSource(ETH1xSource))
3418c24c:	6878      	ldr	r0, [r7, #4]
3418c24e:	f7fb f9ed 	bl	3418762c <LL_RCC_GetETHClockSource>
3418c252:	4603      	mov	r3, r0
3418c254:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
3418c258:	d05e      	beq.n	3418c318 <RCCEx_GetETH1CLKFreq+0xd8>
3418c25a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
3418c25e:	d863      	bhi.n	3418c328 <RCCEx_GetETH1CLKFreq+0xe8>
3418c260:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
3418c264:	d015      	beq.n	3418c292 <RCCEx_GetETH1CLKFreq+0x52>
3418c266:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
3418c26a:	d85d      	bhi.n	3418c328 <RCCEx_GetETH1CLKFreq+0xe8>
3418c26c:	2b00      	cmp	r3, #0
3418c26e:	d003      	beq.n	3418c278 <RCCEx_GetETH1CLKFreq+0x38>
3418c270:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3418c274:	d008      	beq.n	3418c288 <RCCEx_GetETH1CLKFreq+0x48>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418c276:	e057      	b.n	3418c328 <RCCEx_GetETH1CLKFreq+0xe8>
      eth1_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418c278:	f7fa fac6 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418c27c:	4603      	mov	r3, r0
3418c27e:	4618      	mov	r0, r3
3418c280:	f7ff fa66 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418c284:	60f8      	str	r0, [r7, #12]
      break;
3418c286:	e054      	b.n	3418c332 <RCCEx_GetETH1CLKFreq+0xf2>
      eth1_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c288:	2007      	movs	r0, #7
3418c28a:	f7ff fd4d 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418c28e:	60f8      	str	r0, [r7, #12]
      break;
3418c290:	e04f      	b.n	3418c332 <RCCEx_GetETH1CLKFreq+0xf2>
      if (LL_RCC_IC12_IsEnabled() != 0U)
3418c292:	f7fb ff71 	bl	34188178 <LL_RCC_IC12_IsEnabled>
3418c296:	4603      	mov	r3, r0
3418c298:	2b00      	cmp	r3, #0
3418c29a:	d047      	beq.n	3418c32c <RCCEx_GetETH1CLKFreq+0xec>
        ic_divider = LL_RCC_IC12_GetDivider();
3418c29c:	f7fb ff8e 	bl	341881bc <LL_RCC_IC12_GetDivider>
3418c2a0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC12_GetSource())
3418c2a2:	f7fb ff7d 	bl	341881a0 <LL_RCC_IC12_GetSource>
3418c2a6:	4603      	mov	r3, r0
3418c2a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c2ac:	d029      	beq.n	3418c302 <RCCEx_GetETH1CLKFreq+0xc2>
3418c2ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c2b2:	d82f      	bhi.n	3418c314 <RCCEx_GetETH1CLKFreq+0xd4>
3418c2b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c2b8:	d01a      	beq.n	3418c2f0 <RCCEx_GetETH1CLKFreq+0xb0>
3418c2ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c2be:	d829      	bhi.n	3418c314 <RCCEx_GetETH1CLKFreq+0xd4>
3418c2c0:	2b00      	cmp	r3, #0
3418c2c2:	d003      	beq.n	3418c2cc <RCCEx_GetETH1CLKFreq+0x8c>
3418c2c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c2c8:	d009      	beq.n	3418c2de <RCCEx_GetETH1CLKFreq+0x9e>
            break;
3418c2ca:	e023      	b.n	3418c314 <RCCEx_GetETH1CLKFreq+0xd4>
            eth1_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c2cc:	f7ff f928 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418c2d0:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
3418c2d2:	68fa      	ldr	r2, [r7, #12]
3418c2d4:	68bb      	ldr	r3, [r7, #8]
3418c2d6:	fbb2 f3f3 	udiv	r3, r2, r3
3418c2da:	60fb      	str	r3, [r7, #12]
            break;
3418c2dc:	e01b      	b.n	3418c316 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c2de:	f7ff f965 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418c2e2:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
3418c2e4:	68fa      	ldr	r2, [r7, #12]
3418c2e6:	68bb      	ldr	r3, [r7, #8]
3418c2e8:	fbb2 f3f3 	udiv	r3, r2, r3
3418c2ec:	60fb      	str	r3, [r7, #12]
            break;
3418c2ee:	e012      	b.n	3418c316 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c2f0:	f7ff f9a2 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418c2f4:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
3418c2f6:	68fa      	ldr	r2, [r7, #12]
3418c2f8:	68bb      	ldr	r3, [r7, #8]
3418c2fa:	fbb2 f3f3 	udiv	r3, r2, r3
3418c2fe:	60fb      	str	r3, [r7, #12]
            break;
3418c300:	e009      	b.n	3418c316 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c302:	f7ff f9df 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418c306:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
3418c308:	68fa      	ldr	r2, [r7, #12]
3418c30a:	68bb      	ldr	r3, [r7, #8]
3418c30c:	fbb2 f3f3 	udiv	r3, r2, r3
3418c310:	60fb      	str	r3, [r7, #12]
            break;
3418c312:	e000      	b.n	3418c316 <RCCEx_GetETH1CLKFreq+0xd6>
            break;
3418c314:	bf00      	nop
      break;
3418c316:	e009      	b.n	3418c32c <RCCEx_GetETH1CLKFreq+0xec>
      if (LL_RCC_HSE_IsReady() != 0U)
3418c318:	f7fa fe78 	bl	3418700c <LL_RCC_HSE_IsReady>
3418c31c:	4603      	mov	r3, r0
3418c31e:	2b00      	cmp	r3, #0
3418c320:	d006      	beq.n	3418c330 <RCCEx_GetETH1CLKFreq+0xf0>
        eth1_frequency = HSE_VALUE;
3418c322:	4b06      	ldr	r3, [pc, #24]	@ (3418c33c <RCCEx_GetETH1CLKFreq+0xfc>)
3418c324:	60fb      	str	r3, [r7, #12]
      break;
3418c326:	e003      	b.n	3418c330 <RCCEx_GetETH1CLKFreq+0xf0>
      break;
3418c328:	bf00      	nop
3418c32a:	e002      	b.n	3418c332 <RCCEx_GetETH1CLKFreq+0xf2>
      break;
3418c32c:	bf00      	nop
3418c32e:	e000      	b.n	3418c332 <RCCEx_GetETH1CLKFreq+0xf2>
      break;
3418c330:	bf00      	nop
  }

  return eth1_frequency;
3418c332:	68fb      	ldr	r3, [r7, #12]
}
3418c334:	4618      	mov	r0, r3
3418c336:	3710      	adds	r7, #16
3418c338:	46bd      	mov	sp, r7
3418c33a:	bd80      	pop	{r7, pc}
3418c33c:	02dc6c00 	.word	0x02dc6c00

3418c340 <RCCEx_GetETH1PTPCLKFreq>:
  *         @arg @ref RCCEx_ETH1_PTP_Clock_Source
  * @retval ETH1PTP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1PTPCLKFreq(uint32_t ETH1PTPxSource)
{
3418c340:	b580      	push	{r7, lr}
3418c342:	b084      	sub	sp, #16
3418c344:	af00      	add	r7, sp, #0
3418c346:	6078      	str	r0, [r7, #4]
  uint32_t eth1ptp_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c348:	2300      	movs	r3, #0
3418c34a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHPTPClockSource(ETH1PTPxSource))
3418c34c:	6878      	ldr	r0, [r7, #4]
3418c34e:	f7fb f97f 	bl	34187650 <LL_RCC_GetETHPTPClockSource>
3418c352:	4603      	mov	r3, r0
3418c354:	2b03      	cmp	r3, #3
3418c356:	d863      	bhi.n	3418c420 <RCCEx_GetETH1PTPCLKFreq+0xe0>
3418c358:	a201      	add	r2, pc, #4	@ (adr r2, 3418c360 <RCCEx_GetETH1PTPCLKFreq+0x20>)
3418c35a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418c35e:	bf00      	nop
3418c360:	3418c371 	.word	0x3418c371
3418c364:	3418c381 	.word	0x3418c381
3418c368:	3418c38b 	.word	0x3418c38b
3418c36c:	3418c411 	.word	0x3418c411
  {
    case LL_RCC_ETH1PTP_CLKSOURCE_HCLK:
      eth1ptp_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418c370:	f7fa fa4a 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418c374:	4603      	mov	r3, r0
3418c376:	4618      	mov	r0, r3
3418c378:	f7ff f9ea 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418c37c:	60f8      	str	r0, [r7, #12]
      break;
3418c37e:	e054      	b.n	3418c42a <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_CLKP:
      eth1ptp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c380:	2007      	movs	r0, #7
3418c382:	f7ff fcd1 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418c386:	60f8      	str	r0, [r7, #12]
      break;
3418c388:	e04f      	b.n	3418c42a <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_IC13:
      if (LL_RCC_IC13_IsEnabled() != 0U)
3418c38a:	f7fb ff35 	bl	341881f8 <LL_RCC_IC13_IsEnabled>
3418c38e:	4603      	mov	r3, r0
3418c390:	2b00      	cmp	r3, #0
3418c392:	d047      	beq.n	3418c424 <RCCEx_GetETH1PTPCLKFreq+0xe4>
      {
        ic_divider = LL_RCC_IC13_GetDivider();
3418c394:	f7fb ff52 	bl	3418823c <LL_RCC_IC13_GetDivider>
3418c398:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC13_GetSource())
3418c39a:	f7fb ff41 	bl	34188220 <LL_RCC_IC13_GetSource>
3418c39e:	4603      	mov	r3, r0
3418c3a0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c3a4:	d029      	beq.n	3418c3fa <RCCEx_GetETH1PTPCLKFreq+0xba>
3418c3a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c3aa:	d82f      	bhi.n	3418c40c <RCCEx_GetETH1PTPCLKFreq+0xcc>
3418c3ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c3b0:	d01a      	beq.n	3418c3e8 <RCCEx_GetETH1PTPCLKFreq+0xa8>
3418c3b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c3b6:	d829      	bhi.n	3418c40c <RCCEx_GetETH1PTPCLKFreq+0xcc>
3418c3b8:	2b00      	cmp	r3, #0
3418c3ba:	d003      	beq.n	3418c3c4 <RCCEx_GetETH1PTPCLKFreq+0x84>
3418c3bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c3c0:	d009      	beq.n	3418c3d6 <RCCEx_GetETH1PTPCLKFreq+0x96>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418c3c2:	e023      	b.n	3418c40c <RCCEx_GetETH1PTPCLKFreq+0xcc>
            eth1ptp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c3c4:	f7ff f8ac 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418c3c8:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
3418c3ca:	68fa      	ldr	r2, [r7, #12]
3418c3cc:	68bb      	ldr	r3, [r7, #8]
3418c3ce:	fbb2 f3f3 	udiv	r3, r2, r3
3418c3d2:	60fb      	str	r3, [r7, #12]
            break;
3418c3d4:	e01b      	b.n	3418c40e <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c3d6:	f7ff f8e9 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418c3da:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
3418c3dc:	68fa      	ldr	r2, [r7, #12]
3418c3de:	68bb      	ldr	r3, [r7, #8]
3418c3e0:	fbb2 f3f3 	udiv	r3, r2, r3
3418c3e4:	60fb      	str	r3, [r7, #12]
            break;
3418c3e6:	e012      	b.n	3418c40e <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c3e8:	f7ff f926 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418c3ec:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
3418c3ee:	68fa      	ldr	r2, [r7, #12]
3418c3f0:	68bb      	ldr	r3, [r7, #8]
3418c3f2:	fbb2 f3f3 	udiv	r3, r2, r3
3418c3f6:	60fb      	str	r3, [r7, #12]
            break;
3418c3f8:	e009      	b.n	3418c40e <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c3fa:	f7ff f963 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418c3fe:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
3418c400:	68fa      	ldr	r2, [r7, #12]
3418c402:	68bb      	ldr	r3, [r7, #8]
3418c404:	fbb2 f3f3 	udiv	r3, r2, r3
3418c408:	60fb      	str	r3, [r7, #12]
            break;
3418c40a:	e000      	b.n	3418c40e <RCCEx_GetETH1PTPCLKFreq+0xce>
            break;
3418c40c:	bf00      	nop
        }
      }
      break;
3418c40e:	e009      	b.n	3418c424 <RCCEx_GetETH1PTPCLKFreq+0xe4>

    case LL_RCC_ETH1PTP_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
3418c410:	f7fa fdfc 	bl	3418700c <LL_RCC_HSE_IsReady>
3418c414:	4603      	mov	r3, r0
3418c416:	2b00      	cmp	r3, #0
3418c418:	d006      	beq.n	3418c428 <RCCEx_GetETH1PTPCLKFreq+0xe8>
      {
        eth1ptp_frequency = HSE_VALUE;
3418c41a:	4b0a      	ldr	r3, [pc, #40]	@ (3418c444 <RCCEx_GetETH1PTPCLKFreq+0x104>)
3418c41c:	60fb      	str	r3, [r7, #12]
      }
      break;
3418c41e:	e003      	b.n	3418c428 <RCCEx_GetETH1PTPCLKFreq+0xe8>

    default:
      /* Unexpected case */
      break;
3418c420:	bf00      	nop
3418c422:	e002      	b.n	3418c42a <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
3418c424:	bf00      	nop
3418c426:	e000      	b.n	3418c42a <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
3418c428:	bf00      	nop
  }

  return (eth1ptp_frequency / __HAL_RCC_GET_ETH1PTP_DIVIDER());
3418c42a:	f7fa ff4d 	bl	341872c8 <LL_RCC_GetETH1PTPDivider>
3418c42e:	4603      	mov	r3, r0
3418c430:	091b      	lsrs	r3, r3, #4
3418c432:	3301      	adds	r3, #1
3418c434:	68fa      	ldr	r2, [r7, #12]
3418c436:	fbb2 f3f3 	udiv	r3, r2, r3
}
3418c43a:	4618      	mov	r0, r3
3418c43c:	3710      	adds	r7, #16
3418c43e:	46bd      	mov	sp, r7
3418c440:	bd80      	pop	{r7, pc}
3418c442:	bf00      	nop
3418c444:	02dc6c00 	.word	0x02dc6c00

3418c448 <RCCEx_GetFDCANCLKFreq>:
  *         @arg @ref RCCEx_FDCAN_Clock_Source
  * @retval FDCAN clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFDCANCLKFreq(uint32_t FDCANxSource)
{
3418c448:	b580      	push	{r7, lr}
3418c44a:	b084      	sub	sp, #16
3418c44c:	af00      	add	r7, sp, #0
3418c44e:	6078      	str	r0, [r7, #4]
  uint32_t fdcan_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c450:	2300      	movs	r3, #0
3418c452:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFDCANClockSource(FDCANxSource))
3418c454:	6878      	ldr	r0, [r7, #4]
3418c456:	f7fb f90d 	bl	34187674 <LL_RCC_GetFDCANClockSource>
3418c45a:	4603      	mov	r3, r0
3418c45c:	2b03      	cmp	r3, #3
3418c45e:	d867      	bhi.n	3418c530 <RCCEx_GetFDCANCLKFreq+0xe8>
3418c460:	a201      	add	r2, pc, #4	@ (adr r2, 3418c468 <RCCEx_GetFDCANCLKFreq+0x20>)
3418c462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418c466:	bf00      	nop
3418c468:	3418c479 	.word	0x3418c479
3418c46c:	3418c491 	.word	0x3418c491
3418c470:	3418c49b 	.word	0x3418c49b
3418c474:	3418c521 	.word	0x3418c521
  {
    case LL_RCC_FDCAN_CLKSOURCE_PCLK1:
      fdcan_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418c478:	f7fa f9c6 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418c47c:	4603      	mov	r3, r0
3418c47e:	4618      	mov	r0, r3
3418c480:	f7ff f966 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418c484:	4603      	mov	r3, r0
3418c486:	4618      	mov	r0, r3
3418c488:	f7ff f973 	bl	3418b772 <RCCEx_GetPCLK1Freq>
3418c48c:	60f8      	str	r0, [r7, #12]
      break;
3418c48e:	e054      	b.n	3418c53a <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_CLKP:
      fdcan_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c490:	2007      	movs	r0, #7
3418c492:	f7ff fc49 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418c496:	60f8      	str	r0, [r7, #12]
      break;
3418c498:	e04f      	b.n	3418c53a <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_IC19:
      if (LL_RCC_IC19_IsEnabled() != 0U)
3418c49a:	f7fc f82d 	bl	341884f8 <LL_RCC_IC19_IsEnabled>
3418c49e:	4603      	mov	r3, r0
3418c4a0:	2b00      	cmp	r3, #0
3418c4a2:	d047      	beq.n	3418c534 <RCCEx_GetFDCANCLKFreq+0xec>
      {
        ic_divider = LL_RCC_IC19_GetDivider();
3418c4a4:	f7fc f84a 	bl	3418853c <LL_RCC_IC19_GetDivider>
3418c4a8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC19_GetSource())
3418c4aa:	f7fc f839 	bl	34188520 <LL_RCC_IC19_GetSource>
3418c4ae:	4603      	mov	r3, r0
3418c4b0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c4b4:	d029      	beq.n	3418c50a <RCCEx_GetFDCANCLKFreq+0xc2>
3418c4b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c4ba:	d82f      	bhi.n	3418c51c <RCCEx_GetFDCANCLKFreq+0xd4>
3418c4bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c4c0:	d01a      	beq.n	3418c4f8 <RCCEx_GetFDCANCLKFreq+0xb0>
3418c4c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c4c6:	d829      	bhi.n	3418c51c <RCCEx_GetFDCANCLKFreq+0xd4>
3418c4c8:	2b00      	cmp	r3, #0
3418c4ca:	d003      	beq.n	3418c4d4 <RCCEx_GetFDCANCLKFreq+0x8c>
3418c4cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c4d0:	d009      	beq.n	3418c4e6 <RCCEx_GetFDCANCLKFreq+0x9e>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            fdcan_frequency = fdcan_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418c4d2:	e023      	b.n	3418c51c <RCCEx_GetFDCANCLKFreq+0xd4>
            fdcan_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c4d4:	f7ff f824 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418c4d8:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
3418c4da:	68fa      	ldr	r2, [r7, #12]
3418c4dc:	68bb      	ldr	r3, [r7, #8]
3418c4de:	fbb2 f3f3 	udiv	r3, r2, r3
3418c4e2:	60fb      	str	r3, [r7, #12]
            break;
3418c4e4:	e01b      	b.n	3418c51e <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c4e6:	f7ff f861 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418c4ea:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
3418c4ec:	68fa      	ldr	r2, [r7, #12]
3418c4ee:	68bb      	ldr	r3, [r7, #8]
3418c4f0:	fbb2 f3f3 	udiv	r3, r2, r3
3418c4f4:	60fb      	str	r3, [r7, #12]
            break;
3418c4f6:	e012      	b.n	3418c51e <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c4f8:	f7ff f89e 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418c4fc:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
3418c4fe:	68fa      	ldr	r2, [r7, #12]
3418c500:	68bb      	ldr	r3, [r7, #8]
3418c502:	fbb2 f3f3 	udiv	r3, r2, r3
3418c506:	60fb      	str	r3, [r7, #12]
            break;
3418c508:	e009      	b.n	3418c51e <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c50a:	f7ff f8db 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418c50e:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
3418c510:	68fa      	ldr	r2, [r7, #12]
3418c512:	68bb      	ldr	r3, [r7, #8]
3418c514:	fbb2 f3f3 	udiv	r3, r2, r3
3418c518:	60fb      	str	r3, [r7, #12]
            break;
3418c51a:	e000      	b.n	3418c51e <RCCEx_GetFDCANCLKFreq+0xd6>
            break;
3418c51c:	bf00      	nop
        }
      }
      break;
3418c51e:	e009      	b.n	3418c534 <RCCEx_GetFDCANCLKFreq+0xec>

    case LL_RCC_FDCAN_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
3418c520:	f7fa fd74 	bl	3418700c <LL_RCC_HSE_IsReady>
3418c524:	4603      	mov	r3, r0
3418c526:	2b00      	cmp	r3, #0
3418c528:	d006      	beq.n	3418c538 <RCCEx_GetFDCANCLKFreq+0xf0>
      {
        fdcan_frequency = HSE_VALUE;
3418c52a:	4b06      	ldr	r3, [pc, #24]	@ (3418c544 <RCCEx_GetFDCANCLKFreq+0xfc>)
3418c52c:	60fb      	str	r3, [r7, #12]
      }
      break;
3418c52e:	e003      	b.n	3418c538 <RCCEx_GetFDCANCLKFreq+0xf0>

    default:
      /* Unexpected case */
      break;
3418c530:	bf00      	nop
3418c532:	e002      	b.n	3418c53a <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
3418c534:	bf00      	nop
3418c536:	e000      	b.n	3418c53a <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
3418c538:	bf00      	nop
  }

  return fdcan_frequency;
3418c53a:	68fb      	ldr	r3, [r7, #12]
}
3418c53c:	4618      	mov	r0, r3
3418c53e:	3710      	adds	r7, #16
3418c540:	46bd      	mov	sp, r7
3418c542:	bd80      	pop	{r7, pc}
3418c544:	02dc6c00 	.word	0x02dc6c00

3418c548 <RCCEx_GetFMCCLKFreq>:
  *         @arg @ref RCCEx_FMC_Clock_Source
  * @retval FMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFMCCLKFreq(uint32_t FMCxSource)
{
3418c548:	b580      	push	{r7, lr}
3418c54a:	b084      	sub	sp, #16
3418c54c:	af00      	add	r7, sp, #0
3418c54e:	6078      	str	r0, [r7, #4]
  uint32_t fmc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c550:	2300      	movs	r3, #0
3418c552:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFMCClockSource(FMCxSource))
3418c554:	6878      	ldr	r0, [r7, #4]
3418c556:	f7fb f89f 	bl	34187698 <LL_RCC_GetFMCClockSource>
3418c55a:	4603      	mov	r3, r0
3418c55c:	2b30      	cmp	r3, #48	@ 0x30
3418c55e:	d05d      	beq.n	3418c61c <RCCEx_GetFMCCLKFreq+0xd4>
3418c560:	2b30      	cmp	r3, #48	@ 0x30
3418c562:	f200 809e 	bhi.w	3418c6a2 <RCCEx_GetFMCCLKFreq+0x15a>
3418c566:	2b20      	cmp	r3, #32
3418c568:	d014      	beq.n	3418c594 <RCCEx_GetFMCCLKFreq+0x4c>
3418c56a:	2b20      	cmp	r3, #32
3418c56c:	f200 8099 	bhi.w	3418c6a2 <RCCEx_GetFMCCLKFreq+0x15a>
3418c570:	2b00      	cmp	r3, #0
3418c572:	d002      	beq.n	3418c57a <RCCEx_GetFMCCLKFreq+0x32>
3418c574:	2b10      	cmp	r3, #16
3418c576:	d008      	beq.n	3418c58a <RCCEx_GetFMCCLKFreq+0x42>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418c578:	e093      	b.n	3418c6a2 <RCCEx_GetFMCCLKFreq+0x15a>
      fmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418c57a:	f7fa f945 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418c57e:	4603      	mov	r3, r0
3418c580:	4618      	mov	r0, r3
3418c582:	f7ff f8e5 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418c586:	60f8      	str	r0, [r7, #12]
      break;
3418c588:	e090      	b.n	3418c6ac <RCCEx_GetFMCCLKFreq+0x164>
      fmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c58a:	2007      	movs	r0, #7
3418c58c:	f7ff fbcc 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418c590:	60f8      	str	r0, [r7, #12]
      break;
3418c592:	e08b      	b.n	3418c6ac <RCCEx_GetFMCCLKFreq+0x164>
      if (LL_RCC_IC3_IsEnabled() != 0U)
3418c594:	f7fb fc30 	bl	34187df8 <LL_RCC_IC3_IsEnabled>
3418c598:	4603      	mov	r3, r0
3418c59a:	2b00      	cmp	r3, #0
3418c59c:	f000 8083 	beq.w	3418c6a6 <RCCEx_GetFMCCLKFreq+0x15e>
        ic_divider = LL_RCC_IC3_GetDivider();
3418c5a0:	f7fb fc4c 	bl	34187e3c <LL_RCC_IC3_GetDivider>
3418c5a4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
3418c5a6:	f7fb fc3b 	bl	34187e20 <LL_RCC_IC3_GetSource>
3418c5aa:	4603      	mov	r3, r0
3418c5ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c5b0:	d029      	beq.n	3418c606 <RCCEx_GetFMCCLKFreq+0xbe>
3418c5b2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c5b6:	d82f      	bhi.n	3418c618 <RCCEx_GetFMCCLKFreq+0xd0>
3418c5b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c5bc:	d01a      	beq.n	3418c5f4 <RCCEx_GetFMCCLKFreq+0xac>
3418c5be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c5c2:	d829      	bhi.n	3418c618 <RCCEx_GetFMCCLKFreq+0xd0>
3418c5c4:	2b00      	cmp	r3, #0
3418c5c6:	d003      	beq.n	3418c5d0 <RCCEx_GetFMCCLKFreq+0x88>
3418c5c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c5cc:	d009      	beq.n	3418c5e2 <RCCEx_GetFMCCLKFreq+0x9a>
            break;
3418c5ce:	e023      	b.n	3418c618 <RCCEx_GetFMCCLKFreq+0xd0>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c5d0:	f7fe ffa6 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418c5d4:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418c5d6:	68fa      	ldr	r2, [r7, #12]
3418c5d8:	68bb      	ldr	r3, [r7, #8]
3418c5da:	fbb2 f3f3 	udiv	r3, r2, r3
3418c5de:	60fb      	str	r3, [r7, #12]
            break;
3418c5e0:	e01b      	b.n	3418c61a <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c5e2:	f7fe ffe3 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418c5e6:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418c5e8:	68fa      	ldr	r2, [r7, #12]
3418c5ea:	68bb      	ldr	r3, [r7, #8]
3418c5ec:	fbb2 f3f3 	udiv	r3, r2, r3
3418c5f0:	60fb      	str	r3, [r7, #12]
            break;
3418c5f2:	e012      	b.n	3418c61a <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c5f4:	f7ff f820 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418c5f8:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418c5fa:	68fa      	ldr	r2, [r7, #12]
3418c5fc:	68bb      	ldr	r3, [r7, #8]
3418c5fe:	fbb2 f3f3 	udiv	r3, r2, r3
3418c602:	60fb      	str	r3, [r7, #12]
            break;
3418c604:	e009      	b.n	3418c61a <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c606:	f7ff f85d 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418c60a:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418c60c:	68fa      	ldr	r2, [r7, #12]
3418c60e:	68bb      	ldr	r3, [r7, #8]
3418c610:	fbb2 f3f3 	udiv	r3, r2, r3
3418c614:	60fb      	str	r3, [r7, #12]
            break;
3418c616:	e000      	b.n	3418c61a <RCCEx_GetFMCCLKFreq+0xd2>
            break;
3418c618:	bf00      	nop
      break;
3418c61a:	e044      	b.n	3418c6a6 <RCCEx_GetFMCCLKFreq+0x15e>
      if (LL_RCC_IC4_IsEnabled() != 0U)
3418c61c:	f7fb fc2c 	bl	34187e78 <LL_RCC_IC4_IsEnabled>
3418c620:	4603      	mov	r3, r0
3418c622:	2b00      	cmp	r3, #0
3418c624:	d041      	beq.n	3418c6aa <RCCEx_GetFMCCLKFreq+0x162>
        ic_divider = LL_RCC_IC4_GetDivider();
3418c626:	f7fb fc49 	bl	34187ebc <LL_RCC_IC4_GetDivider>
3418c62a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
3418c62c:	f7fb fc38 	bl	34187ea0 <LL_RCC_IC4_GetSource>
3418c630:	4603      	mov	r3, r0
3418c632:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c636:	d029      	beq.n	3418c68c <RCCEx_GetFMCCLKFreq+0x144>
3418c638:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c63c:	d82f      	bhi.n	3418c69e <RCCEx_GetFMCCLKFreq+0x156>
3418c63e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c642:	d01a      	beq.n	3418c67a <RCCEx_GetFMCCLKFreq+0x132>
3418c644:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c648:	d829      	bhi.n	3418c69e <RCCEx_GetFMCCLKFreq+0x156>
3418c64a:	2b00      	cmp	r3, #0
3418c64c:	d003      	beq.n	3418c656 <RCCEx_GetFMCCLKFreq+0x10e>
3418c64e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c652:	d009      	beq.n	3418c668 <RCCEx_GetFMCCLKFreq+0x120>
            break;
3418c654:	e023      	b.n	3418c69e <RCCEx_GetFMCCLKFreq+0x156>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c656:	f7fe ff63 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418c65a:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418c65c:	68fa      	ldr	r2, [r7, #12]
3418c65e:	68bb      	ldr	r3, [r7, #8]
3418c660:	fbb2 f3f3 	udiv	r3, r2, r3
3418c664:	60fb      	str	r3, [r7, #12]
            break;
3418c666:	e01b      	b.n	3418c6a0 <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c668:	f7fe ffa0 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418c66c:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418c66e:	68fa      	ldr	r2, [r7, #12]
3418c670:	68bb      	ldr	r3, [r7, #8]
3418c672:	fbb2 f3f3 	udiv	r3, r2, r3
3418c676:	60fb      	str	r3, [r7, #12]
            break;
3418c678:	e012      	b.n	3418c6a0 <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c67a:	f7fe ffdd 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418c67e:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418c680:	68fa      	ldr	r2, [r7, #12]
3418c682:	68bb      	ldr	r3, [r7, #8]
3418c684:	fbb2 f3f3 	udiv	r3, r2, r3
3418c688:	60fb      	str	r3, [r7, #12]
            break;
3418c68a:	e009      	b.n	3418c6a0 <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c68c:	f7ff f81a 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418c690:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
3418c692:	68fa      	ldr	r2, [r7, #12]
3418c694:	68bb      	ldr	r3, [r7, #8]
3418c696:	fbb2 f3f3 	udiv	r3, r2, r3
3418c69a:	60fb      	str	r3, [r7, #12]
            break;
3418c69c:	e000      	b.n	3418c6a0 <RCCEx_GetFMCCLKFreq+0x158>
            break;
3418c69e:	bf00      	nop
      break;
3418c6a0:	e003      	b.n	3418c6aa <RCCEx_GetFMCCLKFreq+0x162>
      break;
3418c6a2:	bf00      	nop
3418c6a4:	e002      	b.n	3418c6ac <RCCEx_GetFMCCLKFreq+0x164>
      break;
3418c6a6:	bf00      	nop
3418c6a8:	e000      	b.n	3418c6ac <RCCEx_GetFMCCLKFreq+0x164>
      break;
3418c6aa:	bf00      	nop
  }

  return fmc_frequency;
3418c6ac:	68fb      	ldr	r3, [r7, #12]
}
3418c6ae:	4618      	mov	r0, r3
3418c6b0:	3710      	adds	r7, #16
3418c6b2:	46bd      	mov	sp, r7
3418c6b4:	bd80      	pop	{r7, pc}
	...

3418c6b8 <RCCEx_GetI2CCLKFreq>:
  *         @arg @ref RCCEx_I2C4_Clock_Source
  * @retval I2C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI2CCLKFreq(uint32_t I2CxSource)
{
3418c6b8:	b580      	push	{r7, lr}
3418c6ba:	b084      	sub	sp, #16
3418c6bc:	af00      	add	r7, sp, #0
3418c6be:	6078      	str	r0, [r7, #4]
  uint32_t i2c_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c6c0:	2300      	movs	r3, #0
3418c6c2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI2CClockSource(I2CxSource))
3418c6c4:	6878      	ldr	r0, [r7, #4]
3418c6c6:	f7fa fff9 	bl	341876bc <LL_RCC_GetI2CClockSource>
3418c6ca:	4603      	mov	r3, r0
3418c6cc:	4aa2      	ldr	r2, [pc, #648]	@ (3418c958 <RCCEx_GetI2CCLKFreq+0x2a0>)
3418c6ce:	4293      	cmp	r3, r2
3418c6d0:	f000 8172 	beq.w	3418c9b8 <RCCEx_GetI2CCLKFreq+0x300>
3418c6d4:	4aa0      	ldr	r2, [pc, #640]	@ (3418c958 <RCCEx_GetI2CCLKFreq+0x2a0>)
3418c6d6:	4293      	cmp	r3, r2
3418c6d8:	f200 8184 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c6dc:	4a9f      	ldr	r2, [pc, #636]	@ (3418c95c <RCCEx_GetI2CCLKFreq+0x2a4>)
3418c6de:	4293      	cmp	r3, r2
3418c6e0:	f000 816a 	beq.w	3418c9b8 <RCCEx_GetI2CCLKFreq+0x300>
3418c6e4:	4a9d      	ldr	r2, [pc, #628]	@ (3418c95c <RCCEx_GetI2CCLKFreq+0x2a4>)
3418c6e6:	4293      	cmp	r3, r2
3418c6e8:	f200 817c 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c6ec:	4a9c      	ldr	r2, [pc, #624]	@ (3418c960 <RCCEx_GetI2CCLKFreq+0x2a8>)
3418c6ee:	4293      	cmp	r3, r2
3418c6f0:	f000 8162 	beq.w	3418c9b8 <RCCEx_GetI2CCLKFreq+0x300>
3418c6f4:	4a9a      	ldr	r2, [pc, #616]	@ (3418c960 <RCCEx_GetI2CCLKFreq+0x2a8>)
3418c6f6:	4293      	cmp	r3, r2
3418c6f8:	f200 8174 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c6fc:	4a99      	ldr	r2, [pc, #612]	@ (3418c964 <RCCEx_GetI2CCLKFreq+0x2ac>)
3418c6fe:	4293      	cmp	r3, r2
3418c700:	f000 815a 	beq.w	3418c9b8 <RCCEx_GetI2CCLKFreq+0x300>
3418c704:	4a97      	ldr	r2, [pc, #604]	@ (3418c964 <RCCEx_GetI2CCLKFreq+0x2ac>)
3418c706:	4293      	cmp	r3, r2
3418c708:	f200 816c 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c70c:	4a96      	ldr	r2, [pc, #600]	@ (3418c968 <RCCEx_GetI2CCLKFreq+0x2b0>)
3418c70e:	4293      	cmp	r3, r2
3418c710:	f000 8160 	beq.w	3418c9d4 <RCCEx_GetI2CCLKFreq+0x31c>
3418c714:	4a94      	ldr	r2, [pc, #592]	@ (3418c968 <RCCEx_GetI2CCLKFreq+0x2b0>)
3418c716:	4293      	cmp	r3, r2
3418c718:	f200 8164 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c71c:	4a93      	ldr	r2, [pc, #588]	@ (3418c96c <RCCEx_GetI2CCLKFreq+0x2b4>)
3418c71e:	4293      	cmp	r3, r2
3418c720:	f000 8158 	beq.w	3418c9d4 <RCCEx_GetI2CCLKFreq+0x31c>
3418c724:	4a91      	ldr	r2, [pc, #580]	@ (3418c96c <RCCEx_GetI2CCLKFreq+0x2b4>)
3418c726:	4293      	cmp	r3, r2
3418c728:	f200 815c 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c72c:	4a90      	ldr	r2, [pc, #576]	@ (3418c970 <RCCEx_GetI2CCLKFreq+0x2b8>)
3418c72e:	4293      	cmp	r3, r2
3418c730:	f000 8150 	beq.w	3418c9d4 <RCCEx_GetI2CCLKFreq+0x31c>
3418c734:	4a8e      	ldr	r2, [pc, #568]	@ (3418c970 <RCCEx_GetI2CCLKFreq+0x2b8>)
3418c736:	4293      	cmp	r3, r2
3418c738:	f200 8154 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c73c:	4a8d      	ldr	r2, [pc, #564]	@ (3418c974 <RCCEx_GetI2CCLKFreq+0x2bc>)
3418c73e:	4293      	cmp	r3, r2
3418c740:	f000 8148 	beq.w	3418c9d4 <RCCEx_GetI2CCLKFreq+0x31c>
3418c744:	4a8b      	ldr	r2, [pc, #556]	@ (3418c974 <RCCEx_GetI2CCLKFreq+0x2bc>)
3418c746:	4293      	cmp	r3, r2
3418c748:	f200 814c 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c74c:	4a8a      	ldr	r2, [pc, #552]	@ (3418c978 <RCCEx_GetI2CCLKFreq+0x2c0>)
3418c74e:	4293      	cmp	r3, r2
3418c750:	f000 80be 	beq.w	3418c8d0 <RCCEx_GetI2CCLKFreq+0x218>
3418c754:	4a88      	ldr	r2, [pc, #544]	@ (3418c978 <RCCEx_GetI2CCLKFreq+0x2c0>)
3418c756:	4293      	cmp	r3, r2
3418c758:	f200 8144 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c75c:	4a87      	ldr	r2, [pc, #540]	@ (3418c97c <RCCEx_GetI2CCLKFreq+0x2c4>)
3418c75e:	4293      	cmp	r3, r2
3418c760:	f000 80b6 	beq.w	3418c8d0 <RCCEx_GetI2CCLKFreq+0x218>
3418c764:	4a85      	ldr	r2, [pc, #532]	@ (3418c97c <RCCEx_GetI2CCLKFreq+0x2c4>)
3418c766:	4293      	cmp	r3, r2
3418c768:	f200 813c 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c76c:	4a84      	ldr	r2, [pc, #528]	@ (3418c980 <RCCEx_GetI2CCLKFreq+0x2c8>)
3418c76e:	4293      	cmp	r3, r2
3418c770:	f000 80ae 	beq.w	3418c8d0 <RCCEx_GetI2CCLKFreq+0x218>
3418c774:	4a82      	ldr	r2, [pc, #520]	@ (3418c980 <RCCEx_GetI2CCLKFreq+0x2c8>)
3418c776:	4293      	cmp	r3, r2
3418c778:	f200 8134 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c77c:	4a81      	ldr	r2, [pc, #516]	@ (3418c984 <RCCEx_GetI2CCLKFreq+0x2cc>)
3418c77e:	4293      	cmp	r3, r2
3418c780:	f000 80a6 	beq.w	3418c8d0 <RCCEx_GetI2CCLKFreq+0x218>
3418c784:	4a7f      	ldr	r2, [pc, #508]	@ (3418c984 <RCCEx_GetI2CCLKFreq+0x2cc>)
3418c786:	4293      	cmp	r3, r2
3418c788:	f200 812c 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c78c:	4a7e      	ldr	r2, [pc, #504]	@ (3418c988 <RCCEx_GetI2CCLKFreq+0x2d0>)
3418c78e:	4293      	cmp	r3, r2
3418c790:	d05a      	beq.n	3418c848 <RCCEx_GetI2CCLKFreq+0x190>
3418c792:	4a7d      	ldr	r2, [pc, #500]	@ (3418c988 <RCCEx_GetI2CCLKFreq+0x2d0>)
3418c794:	4293      	cmp	r3, r2
3418c796:	f200 8125 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c79a:	4a7c      	ldr	r2, [pc, #496]	@ (3418c98c <RCCEx_GetI2CCLKFreq+0x2d4>)
3418c79c:	4293      	cmp	r3, r2
3418c79e:	d053      	beq.n	3418c848 <RCCEx_GetI2CCLKFreq+0x190>
3418c7a0:	4a7a      	ldr	r2, [pc, #488]	@ (3418c98c <RCCEx_GetI2CCLKFreq+0x2d4>)
3418c7a2:	4293      	cmp	r3, r2
3418c7a4:	f200 811e 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c7a8:	4a79      	ldr	r2, [pc, #484]	@ (3418c990 <RCCEx_GetI2CCLKFreq+0x2d8>)
3418c7aa:	4293      	cmp	r3, r2
3418c7ac:	d04c      	beq.n	3418c848 <RCCEx_GetI2CCLKFreq+0x190>
3418c7ae:	4a78      	ldr	r2, [pc, #480]	@ (3418c990 <RCCEx_GetI2CCLKFreq+0x2d8>)
3418c7b0:	4293      	cmp	r3, r2
3418c7b2:	f200 8117 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c7b6:	4a77      	ldr	r2, [pc, #476]	@ (3418c994 <RCCEx_GetI2CCLKFreq+0x2dc>)
3418c7b8:	4293      	cmp	r3, r2
3418c7ba:	d045      	beq.n	3418c848 <RCCEx_GetI2CCLKFreq+0x190>
3418c7bc:	4a75      	ldr	r2, [pc, #468]	@ (3418c994 <RCCEx_GetI2CCLKFreq+0x2dc>)
3418c7be:	4293      	cmp	r3, r2
3418c7c0:	f200 8110 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c7c4:	4a74      	ldr	r2, [pc, #464]	@ (3418c998 <RCCEx_GetI2CCLKFreq+0x2e0>)
3418c7c6:	4293      	cmp	r3, r2
3418c7c8:	d039      	beq.n	3418c83e <RCCEx_GetI2CCLKFreq+0x186>
3418c7ca:	4a73      	ldr	r2, [pc, #460]	@ (3418c998 <RCCEx_GetI2CCLKFreq+0x2e0>)
3418c7cc:	4293      	cmp	r3, r2
3418c7ce:	f200 8109 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c7d2:	4a72      	ldr	r2, [pc, #456]	@ (3418c99c <RCCEx_GetI2CCLKFreq+0x2e4>)
3418c7d4:	4293      	cmp	r3, r2
3418c7d6:	d032      	beq.n	3418c83e <RCCEx_GetI2CCLKFreq+0x186>
3418c7d8:	4a70      	ldr	r2, [pc, #448]	@ (3418c99c <RCCEx_GetI2CCLKFreq+0x2e4>)
3418c7da:	4293      	cmp	r3, r2
3418c7dc:	f200 8102 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c7e0:	4a6f      	ldr	r2, [pc, #444]	@ (3418c9a0 <RCCEx_GetI2CCLKFreq+0x2e8>)
3418c7e2:	4293      	cmp	r3, r2
3418c7e4:	d02b      	beq.n	3418c83e <RCCEx_GetI2CCLKFreq+0x186>
3418c7e6:	4a6e      	ldr	r2, [pc, #440]	@ (3418c9a0 <RCCEx_GetI2CCLKFreq+0x2e8>)
3418c7e8:	4293      	cmp	r3, r2
3418c7ea:	f200 80fb 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c7ee:	4a6d      	ldr	r2, [pc, #436]	@ (3418c9a4 <RCCEx_GetI2CCLKFreq+0x2ec>)
3418c7f0:	4293      	cmp	r3, r2
3418c7f2:	d024      	beq.n	3418c83e <RCCEx_GetI2CCLKFreq+0x186>
3418c7f4:	4a6b      	ldr	r2, [pc, #428]	@ (3418c9a4 <RCCEx_GetI2CCLKFreq+0x2ec>)
3418c7f6:	4293      	cmp	r3, r2
3418c7f8:	f200 80f4 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c7fc:	4a6a      	ldr	r2, [pc, #424]	@ (3418c9a8 <RCCEx_GetI2CCLKFreq+0x2f0>)
3418c7fe:	4293      	cmp	r3, r2
3418c800:	d011      	beq.n	3418c826 <RCCEx_GetI2CCLKFreq+0x16e>
3418c802:	4a69      	ldr	r2, [pc, #420]	@ (3418c9a8 <RCCEx_GetI2CCLKFreq+0x2f0>)
3418c804:	4293      	cmp	r3, r2
3418c806:	f200 80ed 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c80a:	4a68      	ldr	r2, [pc, #416]	@ (3418c9ac <RCCEx_GetI2CCLKFreq+0x2f4>)
3418c80c:	4293      	cmp	r3, r2
3418c80e:	d00a      	beq.n	3418c826 <RCCEx_GetI2CCLKFreq+0x16e>
3418c810:	4a66      	ldr	r2, [pc, #408]	@ (3418c9ac <RCCEx_GetI2CCLKFreq+0x2f4>)
3418c812:	4293      	cmp	r3, r2
3418c814:	f200 80e6 	bhi.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
3418c818:	4a65      	ldr	r2, [pc, #404]	@ (3418c9b0 <RCCEx_GetI2CCLKFreq+0x2f8>)
3418c81a:	4293      	cmp	r3, r2
3418c81c:	d003      	beq.n	3418c826 <RCCEx_GetI2CCLKFreq+0x16e>
3418c81e:	4a65      	ldr	r2, [pc, #404]	@ (3418c9b4 <RCCEx_GetI2CCLKFreq+0x2fc>)
3418c820:	4293      	cmp	r3, r2
3418c822:	f040 80df 	bne.w	3418c9e4 <RCCEx_GetI2CCLKFreq+0x32c>
  {
    case LL_RCC_I2C1_CLKSOURCE_PCLK1:
    case LL_RCC_I2C2_CLKSOURCE_PCLK1:
    case LL_RCC_I2C3_CLKSOURCE_PCLK1:
    case LL_RCC_I2C4_CLKSOURCE_PCLK1:
      i2c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418c826:	f7f9 ffef 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418c82a:	4603      	mov	r3, r0
3418c82c:	4618      	mov	r0, r3
3418c82e:	f7fe ff8f 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418c832:	4603      	mov	r3, r0
3418c834:	4618      	mov	r0, r3
3418c836:	f7fe ff9c 	bl	3418b772 <RCCEx_GetPCLK1Freq>
3418c83a:	60f8      	str	r0, [r7, #12]
      break;
3418c83c:	e0db      	b.n	3418c9f6 <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_CLKP:
    case LL_RCC_I2C2_CLKSOURCE_CLKP:
    case LL_RCC_I2C3_CLKSOURCE_CLKP:
    case LL_RCC_I2C4_CLKSOURCE_CLKP:
      i2c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c83e:	2007      	movs	r0, #7
3418c840:	f7ff fa72 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418c844:	60f8      	str	r0, [r7, #12]
      break;
3418c846:	e0d6      	b.n	3418c9f6 <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_IC10:
    case LL_RCC_I2C2_CLKSOURCE_IC10:
    case LL_RCC_I2C3_CLKSOURCE_IC10:
    case LL_RCC_I2C4_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
3418c848:	f7fb fc56 	bl	341880f8 <LL_RCC_IC10_IsEnabled>
3418c84c:	4603      	mov	r3, r0
3418c84e:	2b00      	cmp	r3, #0
3418c850:	f000 80ca 	beq.w	3418c9e8 <RCCEx_GetI2CCLKFreq+0x330>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
3418c854:	f7fb fc72 	bl	3418813c <LL_RCC_IC10_GetDivider>
3418c858:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
3418c85a:	f7fb fc61 	bl	34188120 <LL_RCC_IC10_GetSource>
3418c85e:	4603      	mov	r3, r0
3418c860:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c864:	d029      	beq.n	3418c8ba <RCCEx_GetI2CCLKFreq+0x202>
3418c866:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c86a:	d82f      	bhi.n	3418c8cc <RCCEx_GetI2CCLKFreq+0x214>
3418c86c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c870:	d01a      	beq.n	3418c8a8 <RCCEx_GetI2CCLKFreq+0x1f0>
3418c872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c876:	d829      	bhi.n	3418c8cc <RCCEx_GetI2CCLKFreq+0x214>
3418c878:	2b00      	cmp	r3, #0
3418c87a:	d003      	beq.n	3418c884 <RCCEx_GetI2CCLKFreq+0x1cc>
3418c87c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c880:	d009      	beq.n	3418c896 <RCCEx_GetI2CCLKFreq+0x1de>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418c882:	e023      	b.n	3418c8cc <RCCEx_GetI2CCLKFreq+0x214>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c884:	f7fe fe4c 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418c888:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418c88a:	68fa      	ldr	r2, [r7, #12]
3418c88c:	68bb      	ldr	r3, [r7, #8]
3418c88e:	fbb2 f3f3 	udiv	r3, r2, r3
3418c892:	60fb      	str	r3, [r7, #12]
            break;
3418c894:	e01b      	b.n	3418c8ce <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c896:	f7fe fe89 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418c89a:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418c89c:	68fa      	ldr	r2, [r7, #12]
3418c89e:	68bb      	ldr	r3, [r7, #8]
3418c8a0:	fbb2 f3f3 	udiv	r3, r2, r3
3418c8a4:	60fb      	str	r3, [r7, #12]
            break;
3418c8a6:	e012      	b.n	3418c8ce <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c8a8:	f7fe fec6 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418c8ac:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418c8ae:	68fa      	ldr	r2, [r7, #12]
3418c8b0:	68bb      	ldr	r3, [r7, #8]
3418c8b2:	fbb2 f3f3 	udiv	r3, r2, r3
3418c8b6:	60fb      	str	r3, [r7, #12]
            break;
3418c8b8:	e009      	b.n	3418c8ce <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c8ba:	f7fe ff03 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418c8be:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418c8c0:	68fa      	ldr	r2, [r7, #12]
3418c8c2:	68bb      	ldr	r3, [r7, #8]
3418c8c4:	fbb2 f3f3 	udiv	r3, r2, r3
3418c8c8:	60fb      	str	r3, [r7, #12]
            break;
3418c8ca:	e000      	b.n	3418c8ce <RCCEx_GetI2CCLKFreq+0x216>
            break;
3418c8cc:	bf00      	nop
        }
      }
      break;
3418c8ce:	e08b      	b.n	3418c9e8 <RCCEx_GetI2CCLKFreq+0x330>

    case LL_RCC_I2C1_CLKSOURCE_IC15:
    case LL_RCC_I2C2_CLKSOURCE_IC15:
    case LL_RCC_I2C3_CLKSOURCE_IC15:
    case LL_RCC_I2C4_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418c8d0:	f7fb fd12 	bl	341882f8 <LL_RCC_IC15_IsEnabled>
3418c8d4:	4603      	mov	r3, r0
3418c8d6:	2b00      	cmp	r3, #0
3418c8d8:	f000 8088 	beq.w	3418c9ec <RCCEx_GetI2CCLKFreq+0x334>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
3418c8dc:	f7fb fd2e 	bl	3418833c <LL_RCC_IC15_GetDivider>
3418c8e0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418c8e2:	f7fb fd1d 	bl	34188320 <LL_RCC_IC15_GetSource>
3418c8e6:	4603      	mov	r3, r0
3418c8e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c8ec:	d029      	beq.n	3418c942 <RCCEx_GetI2CCLKFreq+0x28a>
3418c8ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c8f2:	d82f      	bhi.n	3418c954 <RCCEx_GetI2CCLKFreq+0x29c>
3418c8f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c8f8:	d01a      	beq.n	3418c930 <RCCEx_GetI2CCLKFreq+0x278>
3418c8fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c8fe:	d829      	bhi.n	3418c954 <RCCEx_GetI2CCLKFreq+0x29c>
3418c900:	2b00      	cmp	r3, #0
3418c902:	d003      	beq.n	3418c90c <RCCEx_GetI2CCLKFreq+0x254>
3418c904:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c908:	d009      	beq.n	3418c91e <RCCEx_GetI2CCLKFreq+0x266>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418c90a:	e023      	b.n	3418c954 <RCCEx_GetI2CCLKFreq+0x29c>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c90c:	f7fe fe08 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418c910:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418c912:	68fa      	ldr	r2, [r7, #12]
3418c914:	68bb      	ldr	r3, [r7, #8]
3418c916:	fbb2 f3f3 	udiv	r3, r2, r3
3418c91a:	60fb      	str	r3, [r7, #12]
            break;
3418c91c:	e01b      	b.n	3418c956 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c91e:	f7fe fe45 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418c922:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418c924:	68fa      	ldr	r2, [r7, #12]
3418c926:	68bb      	ldr	r3, [r7, #8]
3418c928:	fbb2 f3f3 	udiv	r3, r2, r3
3418c92c:	60fb      	str	r3, [r7, #12]
            break;
3418c92e:	e012      	b.n	3418c956 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c930:	f7fe fe82 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418c934:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418c936:	68fa      	ldr	r2, [r7, #12]
3418c938:	68bb      	ldr	r3, [r7, #8]
3418c93a:	fbb2 f3f3 	udiv	r3, r2, r3
3418c93e:	60fb      	str	r3, [r7, #12]
            break;
3418c940:	e009      	b.n	3418c956 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c942:	f7fe febf 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418c946:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418c948:	68fa      	ldr	r2, [r7, #12]
3418c94a:	68bb      	ldr	r3, [r7, #8]
3418c94c:	fbb2 f3f3 	udiv	r3, r2, r3
3418c950:	60fb      	str	r3, [r7, #12]
            break;
3418c952:	e000      	b.n	3418c956 <RCCEx_GetI2CCLKFreq+0x29e>
            break;
3418c954:	bf00      	nop
        }
      }
      break;
3418c956:	e049      	b.n	3418c9ec <RCCEx_GetI2CCLKFreq+0x334>
3418c958:	07050c0c 	.word	0x07050c0c
3418c95c:	0705080c 	.word	0x0705080c
3418c960:	0705040c 	.word	0x0705040c
3418c964:	0705000c 	.word	0x0705000c
3418c968:	07040c0c 	.word	0x07040c0c
3418c96c:	0704080c 	.word	0x0704080c
3418c970:	0704040c 	.word	0x0704040c
3418c974:	0704000c 	.word	0x0704000c
3418c978:	07030c0c 	.word	0x07030c0c
3418c97c:	0703080c 	.word	0x0703080c
3418c980:	0703040c 	.word	0x0703040c
3418c984:	0703000c 	.word	0x0703000c
3418c988:	07020c0c 	.word	0x07020c0c
3418c98c:	0702080c 	.word	0x0702080c
3418c990:	0702040c 	.word	0x0702040c
3418c994:	0702000c 	.word	0x0702000c
3418c998:	07010c0c 	.word	0x07010c0c
3418c99c:	0701080c 	.word	0x0701080c
3418c9a0:	0701040c 	.word	0x0701040c
3418c9a4:	0701000c 	.word	0x0701000c
3418c9a8:	07000c0c 	.word	0x07000c0c
3418c9ac:	0700080c 	.word	0x0700080c
3418c9b0:	0700000c 	.word	0x0700000c
3418c9b4:	0700040c 	.word	0x0700040c

    case LL_RCC_I2C1_CLKSOURCE_HSI:
    case LL_RCC_I2C2_CLKSOURCE_HSI:
    case LL_RCC_I2C3_CLKSOURCE_HSI:
    case LL_RCC_I2C4_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418c9b8:	f7fa fb3a 	bl	34187030 <LL_RCC_HSI_IsReady>
3418c9bc:	4603      	mov	r3, r0
3418c9be:	2b00      	cmp	r3, #0
3418c9c0:	d016      	beq.n	3418c9f0 <RCCEx_GetI2CCLKFreq+0x338>
      {
        i2c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418c9c2:	f7fa fb47 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418c9c6:	4603      	mov	r3, r0
3418c9c8:	09db      	lsrs	r3, r3, #7
3418c9ca:	4a0d      	ldr	r2, [pc, #52]	@ (3418ca00 <RCCEx_GetI2CCLKFreq+0x348>)
3418c9cc:	fa22 f303 	lsr.w	r3, r2, r3
3418c9d0:	60fb      	str	r3, [r7, #12]
      }
      break;
3418c9d2:	e00d      	b.n	3418c9f0 <RCCEx_GetI2CCLKFreq+0x338>

    case LL_RCC_I2C1_CLKSOURCE_MSI:
    case LL_RCC_I2C2_CLKSOURCE_MSI:
    case LL_RCC_I2C3_CLKSOURCE_MSI:
    case LL_RCC_I2C4_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418c9d4:	f7fa fb4c 	bl	34187070 <LL_RCC_MSI_IsReady>
3418c9d8:	4603      	mov	r3, r0
3418c9da:	2b00      	cmp	r3, #0
3418c9dc:	d00a      	beq.n	3418c9f4 <RCCEx_GetI2CCLKFreq+0x33c>
      {
        i2c_frequency = MSI_VALUE;
3418c9de:	4b09      	ldr	r3, [pc, #36]	@ (3418ca04 <RCCEx_GetI2CCLKFreq+0x34c>)
3418c9e0:	60fb      	str	r3, [r7, #12]
      }
      break;
3418c9e2:	e007      	b.n	3418c9f4 <RCCEx_GetI2CCLKFreq+0x33c>

    default:
      /* Unexpected case */
      break;
3418c9e4:	bf00      	nop
3418c9e6:	e006      	b.n	3418c9f6 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418c9e8:	bf00      	nop
3418c9ea:	e004      	b.n	3418c9f6 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418c9ec:	bf00      	nop
3418c9ee:	e002      	b.n	3418c9f6 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418c9f0:	bf00      	nop
3418c9f2:	e000      	b.n	3418c9f6 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418c9f4:	bf00      	nop
  }

  return i2c_frequency;
3418c9f6:	68fb      	ldr	r3, [r7, #12]
}
3418c9f8:	4618      	mov	r0, r3
3418c9fa:	3710      	adds	r7, #16
3418c9fc:	46bd      	mov	sp, r7
3418c9fe:	bd80      	pop	{r7, pc}
3418ca00:	03d09000 	.word	0x03d09000
3418ca04:	003d0900 	.word	0x003d0900

3418ca08 <RCCEx_GetI3CCLKFreq>:
  *         @arg @ref RCCEx_I3C2_Clock_Source
  * @retval I3C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI3CCLKFreq(uint32_t I3CxSource)
{
3418ca08:	b580      	push	{r7, lr}
3418ca0a:	b084      	sub	sp, #16
3418ca0c:	af00      	add	r7, sp, #0
3418ca0e:	6078      	str	r0, [r7, #4]
  uint32_t i3c_frequency = RCC_PERIPH_FREQUENCY_NO;
3418ca10:	2300      	movs	r3, #0
3418ca12:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI3CClockSource(I3CxSource))
3418ca14:	6878      	ldr	r0, [r7, #4]
3418ca16:	f7fa fe5d 	bl	341876d4 <LL_RCC_GetI3CClockSource>
3418ca1a:	4603      	mov	r3, r0
3418ca1c:	4a86      	ldr	r2, [pc, #536]	@ (3418cc38 <RCCEx_GetI3CCLKFreq+0x230>)
3418ca1e:	4293      	cmp	r3, r2
3418ca20:	f000 80e6 	beq.w	3418cbf0 <RCCEx_GetI3CCLKFreq+0x1e8>
3418ca24:	4a84      	ldr	r2, [pc, #528]	@ (3418cc38 <RCCEx_GetI3CCLKFreq+0x230>)
3418ca26:	4293      	cmp	r3, r2
3418ca28:	f200 80f8 	bhi.w	3418cc1c <RCCEx_GetI3CCLKFreq+0x214>
3418ca2c:	4a83      	ldr	r2, [pc, #524]	@ (3418cc3c <RCCEx_GetI3CCLKFreq+0x234>)
3418ca2e:	4293      	cmp	r3, r2
3418ca30:	f000 80de 	beq.w	3418cbf0 <RCCEx_GetI3CCLKFreq+0x1e8>
3418ca34:	4a81      	ldr	r2, [pc, #516]	@ (3418cc3c <RCCEx_GetI3CCLKFreq+0x234>)
3418ca36:	4293      	cmp	r3, r2
3418ca38:	f200 80f0 	bhi.w	3418cc1c <RCCEx_GetI3CCLKFreq+0x214>
3418ca3c:	4a80      	ldr	r2, [pc, #512]	@ (3418cc40 <RCCEx_GetI3CCLKFreq+0x238>)
3418ca3e:	4293      	cmp	r3, r2
3418ca40:	f000 80e4 	beq.w	3418cc0c <RCCEx_GetI3CCLKFreq+0x204>
3418ca44:	4a7e      	ldr	r2, [pc, #504]	@ (3418cc40 <RCCEx_GetI3CCLKFreq+0x238>)
3418ca46:	4293      	cmp	r3, r2
3418ca48:	f200 80e8 	bhi.w	3418cc1c <RCCEx_GetI3CCLKFreq+0x214>
3418ca4c:	4a7d      	ldr	r2, [pc, #500]	@ (3418cc44 <RCCEx_GetI3CCLKFreq+0x23c>)
3418ca4e:	4293      	cmp	r3, r2
3418ca50:	f000 80dc 	beq.w	3418cc0c <RCCEx_GetI3CCLKFreq+0x204>
3418ca54:	4a7b      	ldr	r2, [pc, #492]	@ (3418cc44 <RCCEx_GetI3CCLKFreq+0x23c>)
3418ca56:	4293      	cmp	r3, r2
3418ca58:	f200 80e0 	bhi.w	3418cc1c <RCCEx_GetI3CCLKFreq+0x214>
3418ca5c:	4a7a      	ldr	r2, [pc, #488]	@ (3418cc48 <RCCEx_GetI3CCLKFreq+0x240>)
3418ca5e:	4293      	cmp	r3, r2
3418ca60:	f000 8083 	beq.w	3418cb6a <RCCEx_GetI3CCLKFreq+0x162>
3418ca64:	4a78      	ldr	r2, [pc, #480]	@ (3418cc48 <RCCEx_GetI3CCLKFreq+0x240>)
3418ca66:	4293      	cmp	r3, r2
3418ca68:	f200 80d8 	bhi.w	3418cc1c <RCCEx_GetI3CCLKFreq+0x214>
3418ca6c:	4a77      	ldr	r2, [pc, #476]	@ (3418cc4c <RCCEx_GetI3CCLKFreq+0x244>)
3418ca6e:	4293      	cmp	r3, r2
3418ca70:	d07b      	beq.n	3418cb6a <RCCEx_GetI3CCLKFreq+0x162>
3418ca72:	4a76      	ldr	r2, [pc, #472]	@ (3418cc4c <RCCEx_GetI3CCLKFreq+0x244>)
3418ca74:	4293      	cmp	r3, r2
3418ca76:	f200 80d1 	bhi.w	3418cc1c <RCCEx_GetI3CCLKFreq+0x214>
3418ca7a:	4a75      	ldr	r2, [pc, #468]	@ (3418cc50 <RCCEx_GetI3CCLKFreq+0x248>)
3418ca7c:	4293      	cmp	r3, r2
3418ca7e:	d030      	beq.n	3418cae2 <RCCEx_GetI3CCLKFreq+0xda>
3418ca80:	4a73      	ldr	r2, [pc, #460]	@ (3418cc50 <RCCEx_GetI3CCLKFreq+0x248>)
3418ca82:	4293      	cmp	r3, r2
3418ca84:	f200 80ca 	bhi.w	3418cc1c <RCCEx_GetI3CCLKFreq+0x214>
3418ca88:	4a72      	ldr	r2, [pc, #456]	@ (3418cc54 <RCCEx_GetI3CCLKFreq+0x24c>)
3418ca8a:	4293      	cmp	r3, r2
3418ca8c:	d029      	beq.n	3418cae2 <RCCEx_GetI3CCLKFreq+0xda>
3418ca8e:	4a71      	ldr	r2, [pc, #452]	@ (3418cc54 <RCCEx_GetI3CCLKFreq+0x24c>)
3418ca90:	4293      	cmp	r3, r2
3418ca92:	f200 80c3 	bhi.w	3418cc1c <RCCEx_GetI3CCLKFreq+0x214>
3418ca96:	4a70      	ldr	r2, [pc, #448]	@ (3418cc58 <RCCEx_GetI3CCLKFreq+0x250>)
3418ca98:	4293      	cmp	r3, r2
3418ca9a:	d01d      	beq.n	3418cad8 <RCCEx_GetI3CCLKFreq+0xd0>
3418ca9c:	4a6e      	ldr	r2, [pc, #440]	@ (3418cc58 <RCCEx_GetI3CCLKFreq+0x250>)
3418ca9e:	4293      	cmp	r3, r2
3418caa0:	f200 80bc 	bhi.w	3418cc1c <RCCEx_GetI3CCLKFreq+0x214>
3418caa4:	4a6d      	ldr	r2, [pc, #436]	@ (3418cc5c <RCCEx_GetI3CCLKFreq+0x254>)
3418caa6:	4293      	cmp	r3, r2
3418caa8:	d016      	beq.n	3418cad8 <RCCEx_GetI3CCLKFreq+0xd0>
3418caaa:	4a6c      	ldr	r2, [pc, #432]	@ (3418cc5c <RCCEx_GetI3CCLKFreq+0x254>)
3418caac:	4293      	cmp	r3, r2
3418caae:	f200 80b5 	bhi.w	3418cc1c <RCCEx_GetI3CCLKFreq+0x214>
3418cab2:	4a6b      	ldr	r2, [pc, #428]	@ (3418cc60 <RCCEx_GetI3CCLKFreq+0x258>)
3418cab4:	4293      	cmp	r3, r2
3418cab6:	d003      	beq.n	3418cac0 <RCCEx_GetI3CCLKFreq+0xb8>
3418cab8:	4a6a      	ldr	r2, [pc, #424]	@ (3418cc64 <RCCEx_GetI3CCLKFreq+0x25c>)
3418caba:	4293      	cmp	r3, r2
3418cabc:	f040 80ae 	bne.w	3418cc1c <RCCEx_GetI3CCLKFreq+0x214>
  {
    case LL_RCC_I3C1_CLKSOURCE_PCLK1:
    case LL_RCC_I3C2_CLKSOURCE_PCLK1:
      i3c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418cac0:	f7f9 fea2 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418cac4:	4603      	mov	r3, r0
3418cac6:	4618      	mov	r0, r3
3418cac8:	f7fe fe42 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418cacc:	4603      	mov	r3, r0
3418cace:	4618      	mov	r0, r3
3418cad0:	f7fe fe4f 	bl	3418b772 <RCCEx_GetPCLK1Freq>
3418cad4:	60f8      	str	r0, [r7, #12]
      break;
3418cad6:	e0aa      	b.n	3418cc2e <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_CLKP:
    case LL_RCC_I3C2_CLKSOURCE_CLKP:
      i3c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418cad8:	2007      	movs	r0, #7
3418cada:	f7ff f925 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418cade:	60f8      	str	r0, [r7, #12]
      break;
3418cae0:	e0a5      	b.n	3418cc2e <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_IC10:
    case LL_RCC_I3C2_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
3418cae2:	f7fb fb09 	bl	341880f8 <LL_RCC_IC10_IsEnabled>
3418cae6:	4603      	mov	r3, r0
3418cae8:	2b00      	cmp	r3, #0
3418caea:	f000 8099 	beq.w	3418cc20 <RCCEx_GetI3CCLKFreq+0x218>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
3418caee:	f7fb fb25 	bl	3418813c <LL_RCC_IC10_GetDivider>
3418caf2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
3418caf4:	f7fb fb14 	bl	34188120 <LL_RCC_IC10_GetSource>
3418caf8:	4603      	mov	r3, r0
3418cafa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418cafe:	d029      	beq.n	3418cb54 <RCCEx_GetI3CCLKFreq+0x14c>
3418cb00:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418cb04:	d82f      	bhi.n	3418cb66 <RCCEx_GetI3CCLKFreq+0x15e>
3418cb06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418cb0a:	d01a      	beq.n	3418cb42 <RCCEx_GetI3CCLKFreq+0x13a>
3418cb0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418cb10:	d829      	bhi.n	3418cb66 <RCCEx_GetI3CCLKFreq+0x15e>
3418cb12:	2b00      	cmp	r3, #0
3418cb14:	d003      	beq.n	3418cb1e <RCCEx_GetI3CCLKFreq+0x116>
3418cb16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418cb1a:	d009      	beq.n	3418cb30 <RCCEx_GetI3CCLKFreq+0x128>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418cb1c:	e023      	b.n	3418cb66 <RCCEx_GetI3CCLKFreq+0x15e>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418cb1e:	f7fe fcff 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418cb22:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418cb24:	68fa      	ldr	r2, [r7, #12]
3418cb26:	68bb      	ldr	r3, [r7, #8]
3418cb28:	fbb2 f3f3 	udiv	r3, r2, r3
3418cb2c:	60fb      	str	r3, [r7, #12]
            break;
3418cb2e:	e01b      	b.n	3418cb68 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418cb30:	f7fe fd3c 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418cb34:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418cb36:	68fa      	ldr	r2, [r7, #12]
3418cb38:	68bb      	ldr	r3, [r7, #8]
3418cb3a:	fbb2 f3f3 	udiv	r3, r2, r3
3418cb3e:	60fb      	str	r3, [r7, #12]
            break;
3418cb40:	e012      	b.n	3418cb68 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418cb42:	f7fe fd79 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418cb46:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418cb48:	68fa      	ldr	r2, [r7, #12]
3418cb4a:	68bb      	ldr	r3, [r7, #8]
3418cb4c:	fbb2 f3f3 	udiv	r3, r2, r3
3418cb50:	60fb      	str	r3, [r7, #12]
            break;
3418cb52:	e009      	b.n	3418cb68 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418cb54:	f7fe fdb6 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418cb58:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418cb5a:	68fa      	ldr	r2, [r7, #12]
3418cb5c:	68bb      	ldr	r3, [r7, #8]
3418cb5e:	fbb2 f3f3 	udiv	r3, r2, r3
3418cb62:	60fb      	str	r3, [r7, #12]
            break;
3418cb64:	e000      	b.n	3418cb68 <RCCEx_GetI3CCLKFreq+0x160>
            break;
3418cb66:	bf00      	nop
        }
      }
      break;
3418cb68:	e05a      	b.n	3418cc20 <RCCEx_GetI3CCLKFreq+0x218>

    case LL_RCC_I3C1_CLKSOURCE_IC15:
    case LL_RCC_I3C2_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418cb6a:	f7fb fbc5 	bl	341882f8 <LL_RCC_IC15_IsEnabled>
3418cb6e:	4603      	mov	r3, r0
3418cb70:	2b00      	cmp	r3, #0
3418cb72:	d057      	beq.n	3418cc24 <RCCEx_GetI3CCLKFreq+0x21c>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
3418cb74:	f7fb fbe2 	bl	3418833c <LL_RCC_IC15_GetDivider>
3418cb78:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418cb7a:	f7fb fbd1 	bl	34188320 <LL_RCC_IC15_GetSource>
3418cb7e:	4603      	mov	r3, r0
3418cb80:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418cb84:	d029      	beq.n	3418cbda <RCCEx_GetI3CCLKFreq+0x1d2>
3418cb86:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418cb8a:	d82f      	bhi.n	3418cbec <RCCEx_GetI3CCLKFreq+0x1e4>
3418cb8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418cb90:	d01a      	beq.n	3418cbc8 <RCCEx_GetI3CCLKFreq+0x1c0>
3418cb92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418cb96:	d829      	bhi.n	3418cbec <RCCEx_GetI3CCLKFreq+0x1e4>
3418cb98:	2b00      	cmp	r3, #0
3418cb9a:	d003      	beq.n	3418cba4 <RCCEx_GetI3CCLKFreq+0x19c>
3418cb9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418cba0:	d009      	beq.n	3418cbb6 <RCCEx_GetI3CCLKFreq+0x1ae>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418cba2:	e023      	b.n	3418cbec <RCCEx_GetI3CCLKFreq+0x1e4>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418cba4:	f7fe fcbc 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418cba8:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418cbaa:	68fa      	ldr	r2, [r7, #12]
3418cbac:	68bb      	ldr	r3, [r7, #8]
3418cbae:	fbb2 f3f3 	udiv	r3, r2, r3
3418cbb2:	60fb      	str	r3, [r7, #12]
            break;
3418cbb4:	e01b      	b.n	3418cbee <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418cbb6:	f7fe fcf9 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418cbba:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418cbbc:	68fa      	ldr	r2, [r7, #12]
3418cbbe:	68bb      	ldr	r3, [r7, #8]
3418cbc0:	fbb2 f3f3 	udiv	r3, r2, r3
3418cbc4:	60fb      	str	r3, [r7, #12]
            break;
3418cbc6:	e012      	b.n	3418cbee <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418cbc8:	f7fe fd36 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418cbcc:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418cbce:	68fa      	ldr	r2, [r7, #12]
3418cbd0:	68bb      	ldr	r3, [r7, #8]
3418cbd2:	fbb2 f3f3 	udiv	r3, r2, r3
3418cbd6:	60fb      	str	r3, [r7, #12]
            break;
3418cbd8:	e009      	b.n	3418cbee <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418cbda:	f7fe fd73 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418cbde:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418cbe0:	68fa      	ldr	r2, [r7, #12]
3418cbe2:	68bb      	ldr	r3, [r7, #8]
3418cbe4:	fbb2 f3f3 	udiv	r3, r2, r3
3418cbe8:	60fb      	str	r3, [r7, #12]
            break;
3418cbea:	e000      	b.n	3418cbee <RCCEx_GetI3CCLKFreq+0x1e6>
            break;
3418cbec:	bf00      	nop
        }
      }
      break;
3418cbee:	e019      	b.n	3418cc24 <RCCEx_GetI3CCLKFreq+0x21c>

    case LL_RCC_I3C1_CLKSOURCE_HSI:
    case LL_RCC_I3C2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418cbf0:	f7fa fa1e 	bl	34187030 <LL_RCC_HSI_IsReady>
3418cbf4:	4603      	mov	r3, r0
3418cbf6:	2b00      	cmp	r3, #0
3418cbf8:	d016      	beq.n	3418cc28 <RCCEx_GetI3CCLKFreq+0x220>
      {
        i3c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418cbfa:	f7fa fa2b 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418cbfe:	4603      	mov	r3, r0
3418cc00:	09db      	lsrs	r3, r3, #7
3418cc02:	4a19      	ldr	r2, [pc, #100]	@ (3418cc68 <RCCEx_GetI3CCLKFreq+0x260>)
3418cc04:	fa22 f303 	lsr.w	r3, r2, r3
3418cc08:	60fb      	str	r3, [r7, #12]
      }
      break;
3418cc0a:	e00d      	b.n	3418cc28 <RCCEx_GetI3CCLKFreq+0x220>

    case LL_RCC_I3C1_CLKSOURCE_MSI:
    case LL_RCC_I3C2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418cc0c:	f7fa fa30 	bl	34187070 <LL_RCC_MSI_IsReady>
3418cc10:	4603      	mov	r3, r0
3418cc12:	2b00      	cmp	r3, #0
3418cc14:	d00a      	beq.n	3418cc2c <RCCEx_GetI3CCLKFreq+0x224>
      {
        i3c_frequency = MSI_VALUE;
3418cc16:	4b15      	ldr	r3, [pc, #84]	@ (3418cc6c <RCCEx_GetI3CCLKFreq+0x264>)
3418cc18:	60fb      	str	r3, [r7, #12]
      }
      break;
3418cc1a:	e007      	b.n	3418cc2c <RCCEx_GetI3CCLKFreq+0x224>

    default:
      /* Unexpected case */
      break;
3418cc1c:	bf00      	nop
3418cc1e:	e006      	b.n	3418cc2e <RCCEx_GetI3CCLKFreq+0x226>
      break;
3418cc20:	bf00      	nop
3418cc22:	e004      	b.n	3418cc2e <RCCEx_GetI3CCLKFreq+0x226>
      break;
3418cc24:	bf00      	nop
3418cc26:	e002      	b.n	3418cc2e <RCCEx_GetI3CCLKFreq+0x226>
      break;
3418cc28:	bf00      	nop
3418cc2a:	e000      	b.n	3418cc2e <RCCEx_GetI3CCLKFreq+0x226>
      break;
3418cc2c:	bf00      	nop
  }

  return i3c_frequency;
3418cc2e:	68fb      	ldr	r3, [r7, #12]
}
3418cc30:	4618      	mov	r0, r3
3418cc32:	3710      	adds	r7, #16
3418cc34:	46bd      	mov	sp, r7
3418cc36:	bd80      	pop	{r7, pc}
3418cc38:	0705140c 	.word	0x0705140c
3418cc3c:	0705100c 	.word	0x0705100c
3418cc40:	0704140c 	.word	0x0704140c
3418cc44:	0704100c 	.word	0x0704100c
3418cc48:	0703140c 	.word	0x0703140c
3418cc4c:	0703100c 	.word	0x0703100c
3418cc50:	0702140c 	.word	0x0702140c
3418cc54:	0702100c 	.word	0x0702100c
3418cc58:	0701140c 	.word	0x0701140c
3418cc5c:	0701100c 	.word	0x0701100c
3418cc60:	0700100c 	.word	0x0700100c
3418cc64:	0700140c 	.word	0x0700140c
3418cc68:	03d09000 	.word	0x03d09000
3418cc6c:	003d0900 	.word	0x003d0900

3418cc70 <RCCEx_GetLPTIMCLKFreq>:
  *         @arg @ref RCCEx_LPTIM5_Clock_Source
  * @retval LPTIM clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPTIMCLKFreq(uint32_t LPTIMxSource)
{
3418cc70:	b590      	push	{r4, r7, lr}
3418cc72:	b085      	sub	sp, #20
3418cc74:	af00      	add	r7, sp, #0
3418cc76:	6078      	str	r0, [r7, #4]
  uint32_t lptim_frequency = RCC_PERIPH_FREQUENCY_NO;
3418cc78:	2300      	movs	r3, #0
3418cc7a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
3418cc7c:	6878      	ldr	r0, [r7, #4]
3418cc7e:	f7fa fd35 	bl	341876ec <LL_RCC_GetLPTIMClockSource>
3418cc82:	4603      	mov	r3, r0
3418cc84:	4aa1      	ldr	r2, [pc, #644]	@ (3418cf0c <RCCEx_GetLPTIMCLKFreq+0x29c>)
3418cc86:	4293      	cmp	r3, r2
3418cc88:	f000 8185 	beq.w	3418cf96 <RCCEx_GetLPTIMCLKFreq+0x326>
3418cc8c:	4a9f      	ldr	r2, [pc, #636]	@ (3418cf0c <RCCEx_GetLPTIMCLKFreq+0x29c>)
3418cc8e:	4293      	cmp	r3, r2
3418cc90:	f200 818b 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cc94:	4a9e      	ldr	r2, [pc, #632]	@ (3418cf10 <RCCEx_GetLPTIMCLKFreq+0x2a0>)
3418cc96:	4293      	cmp	r3, r2
3418cc98:	f000 817d 	beq.w	3418cf96 <RCCEx_GetLPTIMCLKFreq+0x326>
3418cc9c:	4a9c      	ldr	r2, [pc, #624]	@ (3418cf10 <RCCEx_GetLPTIMCLKFreq+0x2a0>)
3418cc9e:	4293      	cmp	r3, r2
3418cca0:	f200 8183 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cca4:	4a9b      	ldr	r2, [pc, #620]	@ (3418cf14 <RCCEx_GetLPTIMCLKFreq+0x2a4>)
3418cca6:	4293      	cmp	r3, r2
3418cca8:	f000 8175 	beq.w	3418cf96 <RCCEx_GetLPTIMCLKFreq+0x326>
3418ccac:	4a99      	ldr	r2, [pc, #612]	@ (3418cf14 <RCCEx_GetLPTIMCLKFreq+0x2a4>)
3418ccae:	4293      	cmp	r3, r2
3418ccb0:	f200 817b 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ccb4:	4a98      	ldr	r2, [pc, #608]	@ (3418cf18 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
3418ccb6:	4293      	cmp	r3, r2
3418ccb8:	f000 816d 	beq.w	3418cf96 <RCCEx_GetLPTIMCLKFreq+0x326>
3418ccbc:	4a96      	ldr	r2, [pc, #600]	@ (3418cf18 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
3418ccbe:	4293      	cmp	r3, r2
3418ccc0:	f200 8173 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ccc4:	4a95      	ldr	r2, [pc, #596]	@ (3418cf1c <RCCEx_GetLPTIMCLKFreq+0x2ac>)
3418ccc6:	4293      	cmp	r3, r2
3418ccc8:	f000 8165 	beq.w	3418cf96 <RCCEx_GetLPTIMCLKFreq+0x326>
3418cccc:	4a93      	ldr	r2, [pc, #588]	@ (3418cf1c <RCCEx_GetLPTIMCLKFreq+0x2ac>)
3418ccce:	4293      	cmp	r3, r2
3418ccd0:	f200 816b 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ccd4:	4a92      	ldr	r2, [pc, #584]	@ (3418cf20 <RCCEx_GetLPTIMCLKFreq+0x2b0>)
3418ccd6:	4293      	cmp	r3, r2
3418ccd8:	f000 8154 	beq.w	3418cf84 <RCCEx_GetLPTIMCLKFreq+0x314>
3418ccdc:	4a90      	ldr	r2, [pc, #576]	@ (3418cf20 <RCCEx_GetLPTIMCLKFreq+0x2b0>)
3418ccde:	4293      	cmp	r3, r2
3418cce0:	f200 8163 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cce4:	4a8f      	ldr	r2, [pc, #572]	@ (3418cf24 <RCCEx_GetLPTIMCLKFreq+0x2b4>)
3418cce6:	4293      	cmp	r3, r2
3418cce8:	f000 814c 	beq.w	3418cf84 <RCCEx_GetLPTIMCLKFreq+0x314>
3418ccec:	4a8d      	ldr	r2, [pc, #564]	@ (3418cf24 <RCCEx_GetLPTIMCLKFreq+0x2b4>)
3418ccee:	4293      	cmp	r3, r2
3418ccf0:	f200 815b 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ccf4:	4a8c      	ldr	r2, [pc, #560]	@ (3418cf28 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
3418ccf6:	4293      	cmp	r3, r2
3418ccf8:	f000 8144 	beq.w	3418cf84 <RCCEx_GetLPTIMCLKFreq+0x314>
3418ccfc:	4a8a      	ldr	r2, [pc, #552]	@ (3418cf28 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
3418ccfe:	4293      	cmp	r3, r2
3418cd00:	f200 8153 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cd04:	4a89      	ldr	r2, [pc, #548]	@ (3418cf2c <RCCEx_GetLPTIMCLKFreq+0x2bc>)
3418cd06:	4293      	cmp	r3, r2
3418cd08:	f000 813c 	beq.w	3418cf84 <RCCEx_GetLPTIMCLKFreq+0x314>
3418cd0c:	4a87      	ldr	r2, [pc, #540]	@ (3418cf2c <RCCEx_GetLPTIMCLKFreq+0x2bc>)
3418cd0e:	4293      	cmp	r3, r2
3418cd10:	f200 814b 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cd14:	4a86      	ldr	r2, [pc, #536]	@ (3418cf30 <RCCEx_GetLPTIMCLKFreq+0x2c0>)
3418cd16:	4293      	cmp	r3, r2
3418cd18:	f000 8134 	beq.w	3418cf84 <RCCEx_GetLPTIMCLKFreq+0x314>
3418cd1c:	4a84      	ldr	r2, [pc, #528]	@ (3418cf30 <RCCEx_GetLPTIMCLKFreq+0x2c0>)
3418cd1e:	4293      	cmp	r3, r2
3418cd20:	f200 8143 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cd24:	4a83      	ldr	r2, [pc, #524]	@ (3418cf34 <RCCEx_GetLPTIMCLKFreq+0x2c4>)
3418cd26:	4293      	cmp	r3, r2
3418cd28:	f000 80e7 	beq.w	3418cefa <RCCEx_GetLPTIMCLKFreq+0x28a>
3418cd2c:	4a81      	ldr	r2, [pc, #516]	@ (3418cf34 <RCCEx_GetLPTIMCLKFreq+0x2c4>)
3418cd2e:	4293      	cmp	r3, r2
3418cd30:	f200 813b 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cd34:	4a80      	ldr	r2, [pc, #512]	@ (3418cf38 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
3418cd36:	4293      	cmp	r3, r2
3418cd38:	f000 80df 	beq.w	3418cefa <RCCEx_GetLPTIMCLKFreq+0x28a>
3418cd3c:	4a7e      	ldr	r2, [pc, #504]	@ (3418cf38 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
3418cd3e:	4293      	cmp	r3, r2
3418cd40:	f200 8133 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cd44:	4a7d      	ldr	r2, [pc, #500]	@ (3418cf3c <RCCEx_GetLPTIMCLKFreq+0x2cc>)
3418cd46:	4293      	cmp	r3, r2
3418cd48:	f000 80d7 	beq.w	3418cefa <RCCEx_GetLPTIMCLKFreq+0x28a>
3418cd4c:	4a7b      	ldr	r2, [pc, #492]	@ (3418cf3c <RCCEx_GetLPTIMCLKFreq+0x2cc>)
3418cd4e:	4293      	cmp	r3, r2
3418cd50:	f200 812b 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cd54:	4a7a      	ldr	r2, [pc, #488]	@ (3418cf40 <RCCEx_GetLPTIMCLKFreq+0x2d0>)
3418cd56:	4293      	cmp	r3, r2
3418cd58:	f000 80cf 	beq.w	3418cefa <RCCEx_GetLPTIMCLKFreq+0x28a>
3418cd5c:	4a78      	ldr	r2, [pc, #480]	@ (3418cf40 <RCCEx_GetLPTIMCLKFreq+0x2d0>)
3418cd5e:	4293      	cmp	r3, r2
3418cd60:	f200 8123 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cd64:	4a77      	ldr	r2, [pc, #476]	@ (3418cf44 <RCCEx_GetLPTIMCLKFreq+0x2d4>)
3418cd66:	4293      	cmp	r3, r2
3418cd68:	f000 80c7 	beq.w	3418cefa <RCCEx_GetLPTIMCLKFreq+0x28a>
3418cd6c:	4a75      	ldr	r2, [pc, #468]	@ (3418cf44 <RCCEx_GetLPTIMCLKFreq+0x2d4>)
3418cd6e:	4293      	cmp	r3, r2
3418cd70:	f200 811b 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cd74:	4a74      	ldr	r2, [pc, #464]	@ (3418cf48 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
3418cd76:	4293      	cmp	r3, r2
3418cd78:	d07b      	beq.n	3418ce72 <RCCEx_GetLPTIMCLKFreq+0x202>
3418cd7a:	4a73      	ldr	r2, [pc, #460]	@ (3418cf48 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
3418cd7c:	4293      	cmp	r3, r2
3418cd7e:	f200 8114 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cd82:	4a72      	ldr	r2, [pc, #456]	@ (3418cf4c <RCCEx_GetLPTIMCLKFreq+0x2dc>)
3418cd84:	4293      	cmp	r3, r2
3418cd86:	d074      	beq.n	3418ce72 <RCCEx_GetLPTIMCLKFreq+0x202>
3418cd88:	4a70      	ldr	r2, [pc, #448]	@ (3418cf4c <RCCEx_GetLPTIMCLKFreq+0x2dc>)
3418cd8a:	4293      	cmp	r3, r2
3418cd8c:	f200 810d 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cd90:	4a6f      	ldr	r2, [pc, #444]	@ (3418cf50 <RCCEx_GetLPTIMCLKFreq+0x2e0>)
3418cd92:	4293      	cmp	r3, r2
3418cd94:	d06d      	beq.n	3418ce72 <RCCEx_GetLPTIMCLKFreq+0x202>
3418cd96:	4a6e      	ldr	r2, [pc, #440]	@ (3418cf50 <RCCEx_GetLPTIMCLKFreq+0x2e0>)
3418cd98:	4293      	cmp	r3, r2
3418cd9a:	f200 8106 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cd9e:	4a6d      	ldr	r2, [pc, #436]	@ (3418cf54 <RCCEx_GetLPTIMCLKFreq+0x2e4>)
3418cda0:	4293      	cmp	r3, r2
3418cda2:	d066      	beq.n	3418ce72 <RCCEx_GetLPTIMCLKFreq+0x202>
3418cda4:	4a6b      	ldr	r2, [pc, #428]	@ (3418cf54 <RCCEx_GetLPTIMCLKFreq+0x2e4>)
3418cda6:	4293      	cmp	r3, r2
3418cda8:	f200 80ff 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cdac:	4a6a      	ldr	r2, [pc, #424]	@ (3418cf58 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
3418cdae:	4293      	cmp	r3, r2
3418cdb0:	d05f      	beq.n	3418ce72 <RCCEx_GetLPTIMCLKFreq+0x202>
3418cdb2:	4a69      	ldr	r2, [pc, #420]	@ (3418cf58 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
3418cdb4:	4293      	cmp	r3, r2
3418cdb6:	f200 80f8 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cdba:	4a68      	ldr	r2, [pc, #416]	@ (3418cf5c <RCCEx_GetLPTIMCLKFreq+0x2ec>)
3418cdbc:	4293      	cmp	r3, r2
3418cdbe:	d053      	beq.n	3418ce68 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418cdc0:	4a66      	ldr	r2, [pc, #408]	@ (3418cf5c <RCCEx_GetLPTIMCLKFreq+0x2ec>)
3418cdc2:	4293      	cmp	r3, r2
3418cdc4:	f200 80f1 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cdc8:	4a65      	ldr	r2, [pc, #404]	@ (3418cf60 <RCCEx_GetLPTIMCLKFreq+0x2f0>)
3418cdca:	4293      	cmp	r3, r2
3418cdcc:	d04c      	beq.n	3418ce68 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418cdce:	4a64      	ldr	r2, [pc, #400]	@ (3418cf60 <RCCEx_GetLPTIMCLKFreq+0x2f0>)
3418cdd0:	4293      	cmp	r3, r2
3418cdd2:	f200 80ea 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cdd6:	4a63      	ldr	r2, [pc, #396]	@ (3418cf64 <RCCEx_GetLPTIMCLKFreq+0x2f4>)
3418cdd8:	4293      	cmp	r3, r2
3418cdda:	d045      	beq.n	3418ce68 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418cddc:	4a61      	ldr	r2, [pc, #388]	@ (3418cf64 <RCCEx_GetLPTIMCLKFreq+0x2f4>)
3418cdde:	4293      	cmp	r3, r2
3418cde0:	f200 80e3 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cde4:	4a60      	ldr	r2, [pc, #384]	@ (3418cf68 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
3418cde6:	4293      	cmp	r3, r2
3418cde8:	d03e      	beq.n	3418ce68 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418cdea:	4a5f      	ldr	r2, [pc, #380]	@ (3418cf68 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
3418cdec:	4293      	cmp	r3, r2
3418cdee:	f200 80dc 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418cdf2:	4a5e      	ldr	r2, [pc, #376]	@ (3418cf6c <RCCEx_GetLPTIMCLKFreq+0x2fc>)
3418cdf4:	4293      	cmp	r3, r2
3418cdf6:	d037      	beq.n	3418ce68 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418cdf8:	4a5c      	ldr	r2, [pc, #368]	@ (3418cf6c <RCCEx_GetLPTIMCLKFreq+0x2fc>)
3418cdfa:	4293      	cmp	r3, r2
3418cdfc:	f200 80d5 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ce00:	4a5b      	ldr	r2, [pc, #364]	@ (3418cf70 <RCCEx_GetLPTIMCLKFreq+0x300>)
3418ce02:	4293      	cmp	r3, r2
3418ce04:	d024      	beq.n	3418ce50 <RCCEx_GetLPTIMCLKFreq+0x1e0>
3418ce06:	4a5a      	ldr	r2, [pc, #360]	@ (3418cf70 <RCCEx_GetLPTIMCLKFreq+0x300>)
3418ce08:	4293      	cmp	r3, r2
3418ce0a:	f200 80ce 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ce0e:	4a59      	ldr	r2, [pc, #356]	@ (3418cf74 <RCCEx_GetLPTIMCLKFreq+0x304>)
3418ce10:	4293      	cmp	r3, r2
3418ce12:	d01d      	beq.n	3418ce50 <RCCEx_GetLPTIMCLKFreq+0x1e0>
3418ce14:	4a57      	ldr	r2, [pc, #348]	@ (3418cf74 <RCCEx_GetLPTIMCLKFreq+0x304>)
3418ce16:	4293      	cmp	r3, r2
3418ce18:	f200 80c7 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ce1c:	4a56      	ldr	r2, [pc, #344]	@ (3418cf78 <RCCEx_GetLPTIMCLKFreq+0x308>)
3418ce1e:	4293      	cmp	r3, r2
3418ce20:	d016      	beq.n	3418ce50 <RCCEx_GetLPTIMCLKFreq+0x1e0>
3418ce22:	4a55      	ldr	r2, [pc, #340]	@ (3418cf78 <RCCEx_GetLPTIMCLKFreq+0x308>)
3418ce24:	4293      	cmp	r3, r2
3418ce26:	f200 80c0 	bhi.w	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
3418ce2a:	4a54      	ldr	r2, [pc, #336]	@ (3418cf7c <RCCEx_GetLPTIMCLKFreq+0x30c>)
3418ce2c:	4293      	cmp	r3, r2
3418ce2e:	d003      	beq.n	3418ce38 <RCCEx_GetLPTIMCLKFreq+0x1c8>
3418ce30:	4a53      	ldr	r2, [pc, #332]	@ (3418cf80 <RCCEx_GetLPTIMCLKFreq+0x310>)
3418ce32:	4293      	cmp	r3, r2
3418ce34:	d00c      	beq.n	3418ce50 <RCCEx_GetLPTIMCLKFreq+0x1e0>
      lptim_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
3418ce36:	e0b8      	b.n	3418cfaa <RCCEx_GetLPTIMCLKFreq+0x33a>
      lptim_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418ce38:	f7f9 fce6 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418ce3c:	4603      	mov	r3, r0
3418ce3e:	4618      	mov	r0, r3
3418ce40:	f7fe fc86 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418ce44:	4603      	mov	r3, r0
3418ce46:	4618      	mov	r0, r3
3418ce48:	f7fe fc93 	bl	3418b772 <RCCEx_GetPCLK1Freq>
3418ce4c:	60f8      	str	r0, [r7, #12]
      break;
3418ce4e:	e0b3      	b.n	3418cfb8 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418ce50:	f7f9 fcda 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418ce54:	4603      	mov	r3, r0
3418ce56:	4618      	mov	r0, r3
3418ce58:	f7fe fc7a 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418ce5c:	4603      	mov	r3, r0
3418ce5e:	4618      	mov	r0, r3
3418ce60:	f7fe fca8 	bl	3418b7b4 <RCCEx_GetPCLK4Freq>
3418ce64:	60f8      	str	r0, [r7, #12]
      break;
3418ce66:	e0a7      	b.n	3418cfb8 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418ce68:	2007      	movs	r0, #7
3418ce6a:	f7fe ff5d 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418ce6e:	60f8      	str	r0, [r7, #12]
      break;
3418ce70:	e0a2      	b.n	3418cfb8 <RCCEx_GetLPTIMCLKFreq+0x348>
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418ce72:	f7fb fa41 	bl	341882f8 <LL_RCC_IC15_IsEnabled>
3418ce76:	4603      	mov	r3, r0
3418ce78:	2b00      	cmp	r3, #0
3418ce7a:	f000 8098 	beq.w	3418cfae <RCCEx_GetLPTIMCLKFreq+0x33e>
        ic_divider = LL_RCC_IC15_GetDivider();
3418ce7e:	f7fb fa5d 	bl	3418833c <LL_RCC_IC15_GetDivider>
3418ce82:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418ce84:	f7fb fa4c 	bl	34188320 <LL_RCC_IC15_GetSource>
3418ce88:	4603      	mov	r3, r0
3418ce8a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ce8e:	d029      	beq.n	3418cee4 <RCCEx_GetLPTIMCLKFreq+0x274>
3418ce90:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ce94:	d82f      	bhi.n	3418cef6 <RCCEx_GetLPTIMCLKFreq+0x286>
3418ce96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ce9a:	d01a      	beq.n	3418ced2 <RCCEx_GetLPTIMCLKFreq+0x262>
3418ce9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418cea0:	d829      	bhi.n	3418cef6 <RCCEx_GetLPTIMCLKFreq+0x286>
3418cea2:	2b00      	cmp	r3, #0
3418cea4:	d003      	beq.n	3418ceae <RCCEx_GetLPTIMCLKFreq+0x23e>
3418cea6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ceaa:	d009      	beq.n	3418cec0 <RCCEx_GetLPTIMCLKFreq+0x250>
            break;
3418ceac:	e023      	b.n	3418cef6 <RCCEx_GetLPTIMCLKFreq+0x286>
            lptim_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ceae:	f7fe fb37 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418ceb2:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
3418ceb4:	68fa      	ldr	r2, [r7, #12]
3418ceb6:	68bb      	ldr	r3, [r7, #8]
3418ceb8:	fbb2 f3f3 	udiv	r3, r2, r3
3418cebc:	60fb      	str	r3, [r7, #12]
            break;
3418cebe:	e01b      	b.n	3418cef8 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418cec0:	f7fe fb74 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418cec4:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
3418cec6:	68fa      	ldr	r2, [r7, #12]
3418cec8:	68bb      	ldr	r3, [r7, #8]
3418ceca:	fbb2 f3f3 	udiv	r3, r2, r3
3418cece:	60fb      	str	r3, [r7, #12]
            break;
3418ced0:	e012      	b.n	3418cef8 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ced2:	f7fe fbb1 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418ced6:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
3418ced8:	68fa      	ldr	r2, [r7, #12]
3418ceda:	68bb      	ldr	r3, [r7, #8]
3418cedc:	fbb2 f3f3 	udiv	r3, r2, r3
3418cee0:	60fb      	str	r3, [r7, #12]
            break;
3418cee2:	e009      	b.n	3418cef8 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418cee4:	f7fe fbee 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418cee8:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
3418ceea:	68fa      	ldr	r2, [r7, #12]
3418ceec:	68bb      	ldr	r3, [r7, #8]
3418ceee:	fbb2 f3f3 	udiv	r3, r2, r3
3418cef2:	60fb      	str	r3, [r7, #12]
            break;
3418cef4:	e000      	b.n	3418cef8 <RCCEx_GetLPTIMCLKFreq+0x288>
            break;
3418cef6:	bf00      	nop
      break;
3418cef8:	e059      	b.n	3418cfae <RCCEx_GetLPTIMCLKFreq+0x33e>
      if (LL_RCC_LSE_IsReady() != 0U)
3418cefa:	f7fa f8d9 	bl	341870b0 <LL_RCC_LSE_IsReady>
3418cefe:	4603      	mov	r3, r0
3418cf00:	2b00      	cmp	r3, #0
3418cf02:	d056      	beq.n	3418cfb2 <RCCEx_GetLPTIMCLKFreq+0x342>
        lptim_frequency = LSE_VALUE;
3418cf04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418cf08:	60fb      	str	r3, [r7, #12]
      break;
3418cf0a:	e052      	b.n	3418cfb2 <RCCEx_GetLPTIMCLKFreq+0x342>
3418cf0c:	0705182c 	.word	0x0705182c
3418cf10:	0705142c 	.word	0x0705142c
3418cf14:	0705102c 	.word	0x0705102c
3418cf18:	07050c2c 	.word	0x07050c2c
3418cf1c:	0705082c 	.word	0x0705082c
3418cf20:	0704182c 	.word	0x0704182c
3418cf24:	0704142c 	.word	0x0704142c
3418cf28:	0704102c 	.word	0x0704102c
3418cf2c:	07040c2c 	.word	0x07040c2c
3418cf30:	0704082c 	.word	0x0704082c
3418cf34:	0703182c 	.word	0x0703182c
3418cf38:	0703142c 	.word	0x0703142c
3418cf3c:	0703102c 	.word	0x0703102c
3418cf40:	07030c2c 	.word	0x07030c2c
3418cf44:	0703082c 	.word	0x0703082c
3418cf48:	0702182c 	.word	0x0702182c
3418cf4c:	0702142c 	.word	0x0702142c
3418cf50:	0702102c 	.word	0x0702102c
3418cf54:	07020c2c 	.word	0x07020c2c
3418cf58:	0702082c 	.word	0x0702082c
3418cf5c:	0701182c 	.word	0x0701182c
3418cf60:	0701142c 	.word	0x0701142c
3418cf64:	0701102c 	.word	0x0701102c
3418cf68:	07010c2c 	.word	0x07010c2c
3418cf6c:	0701082c 	.word	0x0701082c
3418cf70:	0700182c 	.word	0x0700182c
3418cf74:	0700142c 	.word	0x0700142c
3418cf78:	0700102c 	.word	0x0700102c
3418cf7c:	0700082c 	.word	0x0700082c
3418cf80:	07000c2c 	.word	0x07000c2c
      if (LL_RCC_LSI_IsReady() != 0U)
3418cf84:	f7fa f8a6 	bl	341870d4 <LL_RCC_LSI_IsReady>
3418cf88:	4603      	mov	r3, r0
3418cf8a:	2b00      	cmp	r3, #0
3418cf8c:	d013      	beq.n	3418cfb6 <RCCEx_GetLPTIMCLKFreq+0x346>
        lptim_frequency = LSI_VALUE;
3418cf8e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
3418cf92:	60fb      	str	r3, [r7, #12]
      break;
3418cf94:	e00f      	b.n	3418cfb6 <RCCEx_GetLPTIMCLKFreq+0x346>
      lptim_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
3418cf96:	f7f9 fc37 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418cf9a:	4604      	mov	r4, r0
3418cf9c:	f7fa fcb0 	bl	34187900 <LL_RCC_GetTIMPrescaler>
3418cfa0:	4603      	mov	r3, r0
3418cfa2:	fa24 f303 	lsr.w	r3, r4, r3
3418cfa6:	60fb      	str	r3, [r7, #12]
      break;
3418cfa8:	e006      	b.n	3418cfb8 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418cfaa:	bf00      	nop
3418cfac:	e004      	b.n	3418cfb8 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418cfae:	bf00      	nop
3418cfb0:	e002      	b.n	3418cfb8 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418cfb2:	bf00      	nop
3418cfb4:	e000      	b.n	3418cfb8 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418cfb6:	bf00      	nop
  }

  return lptim_frequency;
3418cfb8:	68fb      	ldr	r3, [r7, #12]
}
3418cfba:	4618      	mov	r0, r3
3418cfbc:	3714      	adds	r7, #20
3418cfbe:	46bd      	mov	sp, r7
3418cfc0:	bd90      	pop	{r4, r7, pc}
3418cfc2:	bf00      	nop

3418cfc4 <RCCEx_GetLPUARTCLKFreq>:
  *         @arg @ref RCCEx_LPUART1_Clock_Source
  * @retval LPUART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPUARTCLKFreq(uint32_t LPUARTxSource)
{
3418cfc4:	b580      	push	{r7, lr}
3418cfc6:	b084      	sub	sp, #16
3418cfc8:	af00      	add	r7, sp, #0
3418cfca:	6078      	str	r0, [r7, #4]
  uint32_t lpuart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418cfcc:	2300      	movs	r3, #0
3418cfce:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
3418cfd0:	6878      	ldr	r0, [r7, #4]
3418cfd2:	f7fa fb97 	bl	34187704 <LL_RCC_GetLPUARTClockSource>
3418cfd6:	4603      	mov	r3, r0
3418cfd8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
3418cfdc:	f000 80c0 	beq.w	3418d160 <RCCEx_GetLPUARTCLKFreq+0x19c>
3418cfe0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
3418cfe4:	f200 80db 	bhi.w	3418d19e <RCCEx_GetLPUARTCLKFreq+0x1da>
3418cfe8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
3418cfec:	f000 80c6 	beq.w	3418d17c <RCCEx_GetLPUARTCLKFreq+0x1b8>
3418cff0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
3418cff4:	f200 80d3 	bhi.w	3418d19e <RCCEx_GetLPUARTCLKFreq+0x1da>
3418cff8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
3418cffc:	f000 80c6 	beq.w	3418d18c <RCCEx_GetLPUARTCLKFreq+0x1c8>
3418d000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
3418d004:	f200 80cb 	bhi.w	3418d19e <RCCEx_GetLPUARTCLKFreq+0x1da>
3418d008:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418d00c:	d065      	beq.n	3418d0da <RCCEx_GetLPUARTCLKFreq+0x116>
3418d00e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418d012:	f200 80c4 	bhi.w	3418d19e <RCCEx_GetLPUARTCLKFreq+0x1da>
3418d016:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418d01a:	d01a      	beq.n	3418d052 <RCCEx_GetLPUARTCLKFreq+0x8e>
3418d01c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418d020:	f200 80bd 	bhi.w	3418d19e <RCCEx_GetLPUARTCLKFreq+0x1da>
3418d024:	2b00      	cmp	r3, #0
3418d026:	d003      	beq.n	3418d030 <RCCEx_GetLPUARTCLKFreq+0x6c>
3418d028:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3418d02c:	d00c      	beq.n	3418d048 <RCCEx_GetLPUARTCLKFreq+0x84>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418d02e:	e0b6      	b.n	3418d19e <RCCEx_GetLPUARTCLKFreq+0x1da>
      lpuart_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418d030:	f7f9 fbea 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418d034:	4603      	mov	r3, r0
3418d036:	4618      	mov	r0, r3
3418d038:	f7fe fb8a 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418d03c:	4603      	mov	r3, r0
3418d03e:	4618      	mov	r0, r3
3418d040:	f7fe fbb8 	bl	3418b7b4 <RCCEx_GetPCLK4Freq>
3418d044:	60f8      	str	r0, [r7, #12]
      break;
3418d046:	e0b5      	b.n	3418d1b4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      lpuart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418d048:	2007      	movs	r0, #7
3418d04a:	f7fe fe6d 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418d04e:	60f8      	str	r0, [r7, #12]
      break;
3418d050:	e0b0      	b.n	3418d1b4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418d052:	f7fb f811 	bl	34188078 <LL_RCC_IC9_IsEnabled>
3418d056:	4603      	mov	r3, r0
3418d058:	2b00      	cmp	r3, #0
3418d05a:	f000 80a2 	beq.w	3418d1a2 <RCCEx_GetLPUARTCLKFreq+0x1de>
        ic_divider = LL_RCC_IC9_GetDivider();
3418d05e:	f7fb f82d 	bl	341880bc <LL_RCC_IC9_GetDivider>
3418d062:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418d064:	f7fb f81c 	bl	341880a0 <LL_RCC_IC9_GetSource>
3418d068:	4603      	mov	r3, r0
3418d06a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d06e:	d029      	beq.n	3418d0c4 <RCCEx_GetLPUARTCLKFreq+0x100>
3418d070:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d074:	d82f      	bhi.n	3418d0d6 <RCCEx_GetLPUARTCLKFreq+0x112>
3418d076:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d07a:	d01a      	beq.n	3418d0b2 <RCCEx_GetLPUARTCLKFreq+0xee>
3418d07c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d080:	d829      	bhi.n	3418d0d6 <RCCEx_GetLPUARTCLKFreq+0x112>
3418d082:	2b00      	cmp	r3, #0
3418d084:	d003      	beq.n	3418d08e <RCCEx_GetLPUARTCLKFreq+0xca>
3418d086:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d08a:	d009      	beq.n	3418d0a0 <RCCEx_GetLPUARTCLKFreq+0xdc>
            break;
3418d08c:	e023      	b.n	3418d0d6 <RCCEx_GetLPUARTCLKFreq+0x112>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d08e:	f7fe fa47 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418d092:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418d094:	68fa      	ldr	r2, [r7, #12]
3418d096:	68bb      	ldr	r3, [r7, #8]
3418d098:	fbb2 f3f3 	udiv	r3, r2, r3
3418d09c:	60fb      	str	r3, [r7, #12]
            break;
3418d09e:	e01b      	b.n	3418d0d8 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d0a0:	f7fe fa84 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418d0a4:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418d0a6:	68fa      	ldr	r2, [r7, #12]
3418d0a8:	68bb      	ldr	r3, [r7, #8]
3418d0aa:	fbb2 f3f3 	udiv	r3, r2, r3
3418d0ae:	60fb      	str	r3, [r7, #12]
            break;
3418d0b0:	e012      	b.n	3418d0d8 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d0b2:	f7fe fac1 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418d0b6:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418d0b8:	68fa      	ldr	r2, [r7, #12]
3418d0ba:	68bb      	ldr	r3, [r7, #8]
3418d0bc:	fbb2 f3f3 	udiv	r3, r2, r3
3418d0c0:	60fb      	str	r3, [r7, #12]
            break;
3418d0c2:	e009      	b.n	3418d0d8 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d0c4:	f7fe fafe 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418d0c8:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418d0ca:	68fa      	ldr	r2, [r7, #12]
3418d0cc:	68bb      	ldr	r3, [r7, #8]
3418d0ce:	fbb2 f3f3 	udiv	r3, r2, r3
3418d0d2:	60fb      	str	r3, [r7, #12]
            break;
3418d0d4:	e000      	b.n	3418d0d8 <RCCEx_GetLPUARTCLKFreq+0x114>
            break;
3418d0d6:	bf00      	nop
      break;
3418d0d8:	e063      	b.n	3418d1a2 <RCCEx_GetLPUARTCLKFreq+0x1de>
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418d0da:	f7fb f8cd 	bl	34188278 <LL_RCC_IC14_IsEnabled>
3418d0de:	4603      	mov	r3, r0
3418d0e0:	2b00      	cmp	r3, #0
3418d0e2:	d060      	beq.n	3418d1a6 <RCCEx_GetLPUARTCLKFreq+0x1e2>
        ic_divider = LL_RCC_IC14_GetDivider();
3418d0e4:	f7fb f8ea 	bl	341882bc <LL_RCC_IC14_GetDivider>
3418d0e8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418d0ea:	f7fb f8d9 	bl	341882a0 <LL_RCC_IC14_GetSource>
3418d0ee:	4603      	mov	r3, r0
3418d0f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d0f4:	d029      	beq.n	3418d14a <RCCEx_GetLPUARTCLKFreq+0x186>
3418d0f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d0fa:	d82f      	bhi.n	3418d15c <RCCEx_GetLPUARTCLKFreq+0x198>
3418d0fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d100:	d01a      	beq.n	3418d138 <RCCEx_GetLPUARTCLKFreq+0x174>
3418d102:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d106:	d829      	bhi.n	3418d15c <RCCEx_GetLPUARTCLKFreq+0x198>
3418d108:	2b00      	cmp	r3, #0
3418d10a:	d003      	beq.n	3418d114 <RCCEx_GetLPUARTCLKFreq+0x150>
3418d10c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d110:	d009      	beq.n	3418d126 <RCCEx_GetLPUARTCLKFreq+0x162>
            break;
3418d112:	e023      	b.n	3418d15c <RCCEx_GetLPUARTCLKFreq+0x198>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d114:	f7fe fa04 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418d118:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418d11a:	68fa      	ldr	r2, [r7, #12]
3418d11c:	68bb      	ldr	r3, [r7, #8]
3418d11e:	fbb2 f3f3 	udiv	r3, r2, r3
3418d122:	60fb      	str	r3, [r7, #12]
            break;
3418d124:	e01b      	b.n	3418d15e <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d126:	f7fe fa41 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418d12a:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418d12c:	68fa      	ldr	r2, [r7, #12]
3418d12e:	68bb      	ldr	r3, [r7, #8]
3418d130:	fbb2 f3f3 	udiv	r3, r2, r3
3418d134:	60fb      	str	r3, [r7, #12]
            break;
3418d136:	e012      	b.n	3418d15e <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d138:	f7fe fa7e 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418d13c:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418d13e:	68fa      	ldr	r2, [r7, #12]
3418d140:	68bb      	ldr	r3, [r7, #8]
3418d142:	fbb2 f3f3 	udiv	r3, r2, r3
3418d146:	60fb      	str	r3, [r7, #12]
            break;
3418d148:	e009      	b.n	3418d15e <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d14a:	f7fe fabb 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418d14e:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418d150:	68fa      	ldr	r2, [r7, #12]
3418d152:	68bb      	ldr	r3, [r7, #8]
3418d154:	fbb2 f3f3 	udiv	r3, r2, r3
3418d158:	60fb      	str	r3, [r7, #12]
            break;
3418d15a:	e000      	b.n	3418d15e <RCCEx_GetLPUARTCLKFreq+0x19a>
            break;
3418d15c:	bf00      	nop
      break;
3418d15e:	e022      	b.n	3418d1a6 <RCCEx_GetLPUARTCLKFreq+0x1e2>
      if (LL_RCC_HSI_IsReady() != 0U)
3418d160:	f7f9 ff66 	bl	34187030 <LL_RCC_HSI_IsReady>
3418d164:	4603      	mov	r3, r0
3418d166:	2b00      	cmp	r3, #0
3418d168:	d01f      	beq.n	3418d1aa <RCCEx_GetLPUARTCLKFreq+0x1e6>
        lpuart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418d16a:	f7f9 ff73 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418d16e:	4603      	mov	r3, r0
3418d170:	09db      	lsrs	r3, r3, #7
3418d172:	4a13      	ldr	r2, [pc, #76]	@ (3418d1c0 <RCCEx_GetLPUARTCLKFreq+0x1fc>)
3418d174:	fa22 f303 	lsr.w	r3, r2, r3
3418d178:	60fb      	str	r3, [r7, #12]
      break;
3418d17a:	e016      	b.n	3418d1aa <RCCEx_GetLPUARTCLKFreq+0x1e6>
      if (LL_RCC_MSI_IsReady() != 0U)
3418d17c:	f7f9 ff78 	bl	34187070 <LL_RCC_MSI_IsReady>
3418d180:	4603      	mov	r3, r0
3418d182:	2b00      	cmp	r3, #0
3418d184:	d013      	beq.n	3418d1ae <RCCEx_GetLPUARTCLKFreq+0x1ea>
        lpuart_frequency = MSI_VALUE;
3418d186:	4b0f      	ldr	r3, [pc, #60]	@ (3418d1c4 <RCCEx_GetLPUARTCLKFreq+0x200>)
3418d188:	60fb      	str	r3, [r7, #12]
      break;
3418d18a:	e010      	b.n	3418d1ae <RCCEx_GetLPUARTCLKFreq+0x1ea>
      if (LL_RCC_LSE_IsReady() != 0U)
3418d18c:	f7f9 ff90 	bl	341870b0 <LL_RCC_LSE_IsReady>
3418d190:	4603      	mov	r3, r0
3418d192:	2b00      	cmp	r3, #0
3418d194:	d00d      	beq.n	3418d1b2 <RCCEx_GetLPUARTCLKFreq+0x1ee>
        lpuart_frequency = LSE_VALUE;
3418d196:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418d19a:	60fb      	str	r3, [r7, #12]
      break;
3418d19c:	e009      	b.n	3418d1b2 <RCCEx_GetLPUARTCLKFreq+0x1ee>
      break;
3418d19e:	bf00      	nop
3418d1a0:	e008      	b.n	3418d1b4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418d1a2:	bf00      	nop
3418d1a4:	e006      	b.n	3418d1b4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418d1a6:	bf00      	nop
3418d1a8:	e004      	b.n	3418d1b4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418d1aa:	bf00      	nop
3418d1ac:	e002      	b.n	3418d1b4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418d1ae:	bf00      	nop
3418d1b0:	e000      	b.n	3418d1b4 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418d1b2:	bf00      	nop
  }

  return lpuart_frequency;
3418d1b4:	68fb      	ldr	r3, [r7, #12]
}
3418d1b6:	4618      	mov	r0, r3
3418d1b8:	3710      	adds	r7, #16
3418d1ba:	46bd      	mov	sp, r7
3418d1bc:	bd80      	pop	{r7, pc}
3418d1be:	bf00      	nop
3418d1c0:	03d09000 	.word	0x03d09000
3418d1c4:	003d0900 	.word	0x003d0900

3418d1c8 <RCCEx_GetLTDCCLKFreq>:
  *         @arg @ref RCCEx_LTDC_Clock_Source
  * @retval LTDC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLTDCCLKFreq(uint32_t LTDCxSource)
{
3418d1c8:	b580      	push	{r7, lr}
3418d1ca:	b084      	sub	sp, #16
3418d1cc:	af00      	add	r7, sp, #0
3418d1ce:	6078      	str	r0, [r7, #4]
  uint32_t ltdc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418d1d0:	2300      	movs	r3, #0
3418d1d2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLTDCClockSource(LTDCxSource))
3418d1d4:	6878      	ldr	r0, [r7, #4]
3418d1d6:	f7fa faa7 	bl	34187728 <LL_RCC_GetLTDCClockSource>
3418d1da:	4603      	mov	r3, r0
3418d1dc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3418d1e0:	d062      	beq.n	3418d2a8 <RCCEx_GetLTDCCLKFreq+0xe0>
3418d1e2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3418d1e6:	d86d      	bhi.n	3418d2c4 <RCCEx_GetLTDCCLKFreq+0xfc>
3418d1e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418d1ec:	d019      	beq.n	3418d222 <RCCEx_GetLTDCCLKFreq+0x5a>
3418d1ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418d1f2:	d867      	bhi.n	3418d2c4 <RCCEx_GetLTDCCLKFreq+0xfc>
3418d1f4:	2b00      	cmp	r3, #0
3418d1f6:	d003      	beq.n	3418d200 <RCCEx_GetLTDCCLKFreq+0x38>
3418d1f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3418d1fc:	d00c      	beq.n	3418d218 <RCCEx_GetLTDCCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418d1fe:	e061      	b.n	3418d2c4 <RCCEx_GetLTDCCLKFreq+0xfc>
      ltdc_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418d200:	f7f9 fb02 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418d204:	4603      	mov	r3, r0
3418d206:	4618      	mov	r0, r3
3418d208:	f7fe faa2 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418d20c:	4603      	mov	r3, r0
3418d20e:	4618      	mov	r0, r3
3418d210:	f7fe fae1 	bl	3418b7d6 <RCCEx_GetPCLK5Freq>
3418d214:	60f8      	str	r0, [r7, #12]
      break;
3418d216:	e05a      	b.n	3418d2ce <RCCEx_GetLTDCCLKFreq+0x106>
      ltdc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418d218:	2007      	movs	r0, #7
3418d21a:	f7fe fd85 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418d21e:	60f8      	str	r0, [r7, #12]
      break;
3418d220:	e055      	b.n	3418d2ce <RCCEx_GetLTDCCLKFreq+0x106>
      if (LL_RCC_IC16_IsEnabled() != 0U)
3418d222:	f7fb f8a9 	bl	34188378 <LL_RCC_IC16_IsEnabled>
3418d226:	4603      	mov	r3, r0
3418d228:	2b00      	cmp	r3, #0
3418d22a:	d04d      	beq.n	3418d2c8 <RCCEx_GetLTDCCLKFreq+0x100>
        ic_divider = LL_RCC_IC16_GetDivider();
3418d22c:	f7fb f8c6 	bl	341883bc <LL_RCC_IC16_GetDivider>
3418d230:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC16_GetSource())
3418d232:	f7fb f8b5 	bl	341883a0 <LL_RCC_IC16_GetSource>
3418d236:	4603      	mov	r3, r0
3418d238:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d23c:	d029      	beq.n	3418d292 <RCCEx_GetLTDCCLKFreq+0xca>
3418d23e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d242:	d82f      	bhi.n	3418d2a4 <RCCEx_GetLTDCCLKFreq+0xdc>
3418d244:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d248:	d01a      	beq.n	3418d280 <RCCEx_GetLTDCCLKFreq+0xb8>
3418d24a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d24e:	d829      	bhi.n	3418d2a4 <RCCEx_GetLTDCCLKFreq+0xdc>
3418d250:	2b00      	cmp	r3, #0
3418d252:	d003      	beq.n	3418d25c <RCCEx_GetLTDCCLKFreq+0x94>
3418d254:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d258:	d009      	beq.n	3418d26e <RCCEx_GetLTDCCLKFreq+0xa6>
            break;
3418d25a:	e023      	b.n	3418d2a4 <RCCEx_GetLTDCCLKFreq+0xdc>
            ltdc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d25c:	f7fe f960 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418d260:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418d262:	68fa      	ldr	r2, [r7, #12]
3418d264:	68bb      	ldr	r3, [r7, #8]
3418d266:	fbb2 f3f3 	udiv	r3, r2, r3
3418d26a:	60fb      	str	r3, [r7, #12]
            break;
3418d26c:	e01b      	b.n	3418d2a6 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d26e:	f7fe f99d 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418d272:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418d274:	68fa      	ldr	r2, [r7, #12]
3418d276:	68bb      	ldr	r3, [r7, #8]
3418d278:	fbb2 f3f3 	udiv	r3, r2, r3
3418d27c:	60fb      	str	r3, [r7, #12]
            break;
3418d27e:	e012      	b.n	3418d2a6 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d280:	f7fe f9da 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418d284:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418d286:	68fa      	ldr	r2, [r7, #12]
3418d288:	68bb      	ldr	r3, [r7, #8]
3418d28a:	fbb2 f3f3 	udiv	r3, r2, r3
3418d28e:	60fb      	str	r3, [r7, #12]
            break;
3418d290:	e009      	b.n	3418d2a6 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d292:	f7fe fa17 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418d296:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418d298:	68fa      	ldr	r2, [r7, #12]
3418d29a:	68bb      	ldr	r3, [r7, #8]
3418d29c:	fbb2 f3f3 	udiv	r3, r2, r3
3418d2a0:	60fb      	str	r3, [r7, #12]
            break;
3418d2a2:	e000      	b.n	3418d2a6 <RCCEx_GetLTDCCLKFreq+0xde>
            break;
3418d2a4:	bf00      	nop
      break;
3418d2a6:	e00f      	b.n	3418d2c8 <RCCEx_GetLTDCCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
3418d2a8:	f7f9 fec2 	bl	34187030 <LL_RCC_HSI_IsReady>
3418d2ac:	4603      	mov	r3, r0
3418d2ae:	2b00      	cmp	r3, #0
3418d2b0:	d00c      	beq.n	3418d2cc <RCCEx_GetLTDCCLKFreq+0x104>
        ltdc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418d2b2:	f7f9 fecf 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418d2b6:	4603      	mov	r3, r0
3418d2b8:	09db      	lsrs	r3, r3, #7
3418d2ba:	4a07      	ldr	r2, [pc, #28]	@ (3418d2d8 <RCCEx_GetLTDCCLKFreq+0x110>)
3418d2bc:	fa22 f303 	lsr.w	r3, r2, r3
3418d2c0:	60fb      	str	r3, [r7, #12]
      break;
3418d2c2:	e003      	b.n	3418d2cc <RCCEx_GetLTDCCLKFreq+0x104>
      break;
3418d2c4:	bf00      	nop
3418d2c6:	e002      	b.n	3418d2ce <RCCEx_GetLTDCCLKFreq+0x106>
      break;
3418d2c8:	bf00      	nop
3418d2ca:	e000      	b.n	3418d2ce <RCCEx_GetLTDCCLKFreq+0x106>
      break;
3418d2cc:	bf00      	nop
  }

  return ltdc_frequency;
3418d2ce:	68fb      	ldr	r3, [r7, #12]
}
3418d2d0:	4618      	mov	r0, r3
3418d2d2:	3710      	adds	r7, #16
3418d2d4:	46bd      	mov	sp, r7
3418d2d6:	bd80      	pop	{r7, pc}
3418d2d8:	03d09000 	.word	0x03d09000

3418d2dc <RCCEx_GetMDFCLKFreq>:
  *         @arg @ref RCCEx_MDF1_Clock_Source
  * @retval MDF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetMDFCLKFreq(uint32_t MDFxSource)
{
3418d2dc:	b590      	push	{r4, r7, lr}
3418d2de:	b085      	sub	sp, #20
3418d2e0:	af00      	add	r7, sp, #0
3418d2e2:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
3418d2e4:	2300      	movs	r3, #0
3418d2e6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetMDFClockSource(MDFxSource))
3418d2e8:	6878      	ldr	r0, [r7, #4]
3418d2ea:	f7fa fa2f 	bl	3418774c <LL_RCC_GetMDFClockSource>
3418d2ee:	4603      	mov	r3, r0
3418d2f0:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
3418d2f4:	f000 80dd 	beq.w	3418d4b2 <RCCEx_GetMDFCLKFreq+0x1d6>
3418d2f8:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
3418d2fc:	f200 80e3 	bhi.w	3418d4c6 <RCCEx_GetMDFCLKFreq+0x1ea>
3418d300:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
3418d304:	f000 80d2 	beq.w	3418d4ac <RCCEx_GetMDFCLKFreq+0x1d0>
3418d308:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
3418d30c:	f200 80db 	bhi.w	3418d4c6 <RCCEx_GetMDFCLKFreq+0x1ea>
3418d310:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
3418d314:	f000 80b4 	beq.w	3418d480 <RCCEx_GetMDFCLKFreq+0x1a4>
3418d318:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
3418d31c:	f200 80d3 	bhi.w	3418d4c6 <RCCEx_GetMDFCLKFreq+0x1ea>
3418d320:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3418d324:	f000 80ba 	beq.w	3418d49c <RCCEx_GetMDFCLKFreq+0x1c0>
3418d328:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3418d32c:	f200 80cb 	bhi.w	3418d4c6 <RCCEx_GetMDFCLKFreq+0x1ea>
3418d330:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3418d334:	d061      	beq.n	3418d3fa <RCCEx_GetMDFCLKFreq+0x11e>
3418d336:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3418d33a:	f200 80c4 	bhi.w	3418d4c6 <RCCEx_GetMDFCLKFreq+0x1ea>
3418d33e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3418d342:	d016      	beq.n	3418d372 <RCCEx_GetMDFCLKFreq+0x96>
3418d344:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3418d348:	f200 80bd 	bhi.w	3418d4c6 <RCCEx_GetMDFCLKFreq+0x1ea>
3418d34c:	2b00      	cmp	r3, #0
3418d34e:	d003      	beq.n	3418d358 <RCCEx_GetMDFCLKFreq+0x7c>
3418d350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3418d354:	d008      	beq.n	3418d368 <RCCEx_GetMDFCLKFreq+0x8c>
      adf_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
3418d356:	e0b6      	b.n	3418d4c6 <RCCEx_GetMDFCLKFreq+0x1ea>
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418d358:	f7f9 fa56 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418d35c:	4603      	mov	r3, r0
3418d35e:	4618      	mov	r0, r3
3418d360:	f7fe f9f6 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418d364:	60f8      	str	r0, [r7, #12]
      break;
3418d366:	e0b7      	b.n	3418d4d8 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418d368:	2007      	movs	r0, #7
3418d36a:	f7fe fcdd 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418d36e:	60f8      	str	r0, [r7, #12]
      break;
3418d370:	e0b2      	b.n	3418d4d8 <RCCEx_GetMDFCLKFreq+0x1fc>
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418d372:	f7fa fe01 	bl	34187f78 <LL_RCC_IC7_IsEnabled>
3418d376:	4603      	mov	r3, r0
3418d378:	2b00      	cmp	r3, #0
3418d37a:	f000 80a6 	beq.w	3418d4ca <RCCEx_GetMDFCLKFreq+0x1ee>
        ic_divider = LL_RCC_IC7_GetDivider();
3418d37e:	f7fa fe1d 	bl	34187fbc <LL_RCC_IC7_GetDivider>
3418d382:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418d384:	f7fa fe0c 	bl	34187fa0 <LL_RCC_IC7_GetSource>
3418d388:	4603      	mov	r3, r0
3418d38a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d38e:	d029      	beq.n	3418d3e4 <RCCEx_GetMDFCLKFreq+0x108>
3418d390:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d394:	d82f      	bhi.n	3418d3f6 <RCCEx_GetMDFCLKFreq+0x11a>
3418d396:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d39a:	d01a      	beq.n	3418d3d2 <RCCEx_GetMDFCLKFreq+0xf6>
3418d39c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d3a0:	d829      	bhi.n	3418d3f6 <RCCEx_GetMDFCLKFreq+0x11a>
3418d3a2:	2b00      	cmp	r3, #0
3418d3a4:	d003      	beq.n	3418d3ae <RCCEx_GetMDFCLKFreq+0xd2>
3418d3a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d3aa:	d009      	beq.n	3418d3c0 <RCCEx_GetMDFCLKFreq+0xe4>
            break;
3418d3ac:	e023      	b.n	3418d3f6 <RCCEx_GetMDFCLKFreq+0x11a>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d3ae:	f7fe f8b7 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418d3b2:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418d3b4:	68fa      	ldr	r2, [r7, #12]
3418d3b6:	68bb      	ldr	r3, [r7, #8]
3418d3b8:	fbb2 f3f3 	udiv	r3, r2, r3
3418d3bc:	60fb      	str	r3, [r7, #12]
            break;
3418d3be:	e01b      	b.n	3418d3f8 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d3c0:	f7fe f8f4 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418d3c4:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418d3c6:	68fa      	ldr	r2, [r7, #12]
3418d3c8:	68bb      	ldr	r3, [r7, #8]
3418d3ca:	fbb2 f3f3 	udiv	r3, r2, r3
3418d3ce:	60fb      	str	r3, [r7, #12]
            break;
3418d3d0:	e012      	b.n	3418d3f8 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d3d2:	f7fe f931 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418d3d6:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418d3d8:	68fa      	ldr	r2, [r7, #12]
3418d3da:	68bb      	ldr	r3, [r7, #8]
3418d3dc:	fbb2 f3f3 	udiv	r3, r2, r3
3418d3e0:	60fb      	str	r3, [r7, #12]
            break;
3418d3e2:	e009      	b.n	3418d3f8 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d3e4:	f7fe f96e 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418d3e8:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418d3ea:	68fa      	ldr	r2, [r7, #12]
3418d3ec:	68bb      	ldr	r3, [r7, #8]
3418d3ee:	fbb2 f3f3 	udiv	r3, r2, r3
3418d3f2:	60fb      	str	r3, [r7, #12]
            break;
3418d3f4:	e000      	b.n	3418d3f8 <RCCEx_GetMDFCLKFreq+0x11c>
            break;
3418d3f6:	bf00      	nop
      break;
3418d3f8:	e067      	b.n	3418d4ca <RCCEx_GetMDFCLKFreq+0x1ee>
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418d3fa:	f7fa fdfd 	bl	34187ff8 <LL_RCC_IC8_IsEnabled>
3418d3fe:	4603      	mov	r3, r0
3418d400:	2b00      	cmp	r3, #0
3418d402:	d064      	beq.n	3418d4ce <RCCEx_GetMDFCLKFreq+0x1f2>
        ic_divider = LL_RCC_IC8_GetDivider();
3418d404:	f7fa fe1a 	bl	3418803c <LL_RCC_IC8_GetDivider>
3418d408:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418d40a:	f7fa fe09 	bl	34188020 <LL_RCC_IC8_GetSource>
3418d40e:	4603      	mov	r3, r0
3418d410:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d414:	d029      	beq.n	3418d46a <RCCEx_GetMDFCLKFreq+0x18e>
3418d416:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d41a:	d82f      	bhi.n	3418d47c <RCCEx_GetMDFCLKFreq+0x1a0>
3418d41c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d420:	d01a      	beq.n	3418d458 <RCCEx_GetMDFCLKFreq+0x17c>
3418d422:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d426:	d829      	bhi.n	3418d47c <RCCEx_GetMDFCLKFreq+0x1a0>
3418d428:	2b00      	cmp	r3, #0
3418d42a:	d003      	beq.n	3418d434 <RCCEx_GetMDFCLKFreq+0x158>
3418d42c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d430:	d009      	beq.n	3418d446 <RCCEx_GetMDFCLKFreq+0x16a>
            break;
3418d432:	e023      	b.n	3418d47c <RCCEx_GetMDFCLKFreq+0x1a0>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d434:	f7fe f874 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418d438:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418d43a:	68fa      	ldr	r2, [r7, #12]
3418d43c:	68bb      	ldr	r3, [r7, #8]
3418d43e:	fbb2 f3f3 	udiv	r3, r2, r3
3418d442:	60fb      	str	r3, [r7, #12]
            break;
3418d444:	e01b      	b.n	3418d47e <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d446:	f7fe f8b1 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418d44a:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418d44c:	68fa      	ldr	r2, [r7, #12]
3418d44e:	68bb      	ldr	r3, [r7, #8]
3418d450:	fbb2 f3f3 	udiv	r3, r2, r3
3418d454:	60fb      	str	r3, [r7, #12]
            break;
3418d456:	e012      	b.n	3418d47e <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d458:	f7fe f8ee 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418d45c:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418d45e:	68fa      	ldr	r2, [r7, #12]
3418d460:	68bb      	ldr	r3, [r7, #8]
3418d462:	fbb2 f3f3 	udiv	r3, r2, r3
3418d466:	60fb      	str	r3, [r7, #12]
            break;
3418d468:	e009      	b.n	3418d47e <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d46a:	f7fe f92b 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418d46e:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418d470:	68fa      	ldr	r2, [r7, #12]
3418d472:	68bb      	ldr	r3, [r7, #8]
3418d474:	fbb2 f3f3 	udiv	r3, r2, r3
3418d478:	60fb      	str	r3, [r7, #12]
            break;
3418d47a:	e000      	b.n	3418d47e <RCCEx_GetMDFCLKFreq+0x1a2>
            break;
3418d47c:	bf00      	nop
      break;
3418d47e:	e026      	b.n	3418d4ce <RCCEx_GetMDFCLKFreq+0x1f2>
      if (LL_RCC_HSI_IsReady() != 0U)
3418d480:	f7f9 fdd6 	bl	34187030 <LL_RCC_HSI_IsReady>
3418d484:	4603      	mov	r3, r0
3418d486:	2b00      	cmp	r3, #0
3418d488:	d023      	beq.n	3418d4d2 <RCCEx_GetMDFCLKFreq+0x1f6>
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418d48a:	f7f9 fde3 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418d48e:	4603      	mov	r3, r0
3418d490:	09db      	lsrs	r3, r3, #7
3418d492:	4a14      	ldr	r2, [pc, #80]	@ (3418d4e4 <RCCEx_GetMDFCLKFreq+0x208>)
3418d494:	fa22 f303 	lsr.w	r3, r2, r3
3418d498:	60fb      	str	r3, [r7, #12]
      break;
3418d49a:	e01a      	b.n	3418d4d2 <RCCEx_GetMDFCLKFreq+0x1f6>
      if (LL_RCC_MSI_IsReady() != 0U)
3418d49c:	f7f9 fde8 	bl	34187070 <LL_RCC_MSI_IsReady>
3418d4a0:	4603      	mov	r3, r0
3418d4a2:	2b00      	cmp	r3, #0
3418d4a4:	d017      	beq.n	3418d4d6 <RCCEx_GetMDFCLKFreq+0x1fa>
        adf_frequency = MSI_VALUE;
3418d4a6:	4b10      	ldr	r3, [pc, #64]	@ (3418d4e8 <RCCEx_GetMDFCLKFreq+0x20c>)
3418d4a8:	60fb      	str	r3, [r7, #12]
      break;
3418d4aa:	e014      	b.n	3418d4d6 <RCCEx_GetMDFCLKFreq+0x1fa>
      adf_frequency = EXTERNAL_CLOCK_VALUE;
3418d4ac:	4b0f      	ldr	r3, [pc, #60]	@ (3418d4ec <RCCEx_GetMDFCLKFreq+0x210>)
3418d4ae:	60fb      	str	r3, [r7, #12]
      break;
3418d4b0:	e012      	b.n	3418d4d8 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
3418d4b2:	f7f9 f9a9 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418d4b6:	4604      	mov	r4, r0
3418d4b8:	f7fa fa22 	bl	34187900 <LL_RCC_GetTIMPrescaler>
3418d4bc:	4603      	mov	r3, r0
3418d4be:	fa24 f303 	lsr.w	r3, r4, r3
3418d4c2:	60fb      	str	r3, [r7, #12]
      break;
3418d4c4:	e008      	b.n	3418d4d8 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418d4c6:	bf00      	nop
3418d4c8:	e006      	b.n	3418d4d8 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418d4ca:	bf00      	nop
3418d4cc:	e004      	b.n	3418d4d8 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418d4ce:	bf00      	nop
3418d4d0:	e002      	b.n	3418d4d8 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418d4d2:	bf00      	nop
3418d4d4:	e000      	b.n	3418d4d8 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418d4d6:	bf00      	nop
  }

  return adf_frequency;
3418d4d8:	68fb      	ldr	r3, [r7, #12]
}
3418d4da:	4618      	mov	r0, r3
3418d4dc:	3714      	adds	r7, #20
3418d4de:	46bd      	mov	sp, r7
3418d4e0:	bd90      	pop	{r4, r7, pc}
3418d4e2:	bf00      	nop
3418d4e4:	03d09000 	.word	0x03d09000
3418d4e8:	003d0900 	.word	0x003d0900
3418d4ec:	00bb8000 	.word	0x00bb8000

3418d4f0 <RCCEx_GetPSSICLKFreq>:
  *         @arg @ref RCCEx_PSSI_Clock_Source
  * @retval PSSI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetPSSICLKFreq(uint32_t PSSIxSource)
{
3418d4f0:	b580      	push	{r7, lr}
3418d4f2:	b084      	sub	sp, #16
3418d4f4:	af00      	add	r7, sp, #0
3418d4f6:	6078      	str	r0, [r7, #4]
  uint32_t pssi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418d4f8:	2300      	movs	r3, #0
3418d4fa:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetPSSIClockSource(PSSIxSource))
3418d4fc:	6878      	ldr	r0, [r7, #4]
3418d4fe:	f7fa f937 	bl	34187770 <LL_RCC_GetPSSIClockSource>
3418d502:	4603      	mov	r3, r0
3418d504:	2b30      	cmp	r3, #48	@ 0x30
3418d506:	d05a      	beq.n	3418d5be <RCCEx_GetPSSICLKFreq+0xce>
3418d508:	2b30      	cmp	r3, #48	@ 0x30
3418d50a:	d866      	bhi.n	3418d5da <RCCEx_GetPSSICLKFreq+0xea>
3418d50c:	2b20      	cmp	r3, #32
3418d50e:	d013      	beq.n	3418d538 <RCCEx_GetPSSICLKFreq+0x48>
3418d510:	2b20      	cmp	r3, #32
3418d512:	d862      	bhi.n	3418d5da <RCCEx_GetPSSICLKFreq+0xea>
3418d514:	2b00      	cmp	r3, #0
3418d516:	d002      	beq.n	3418d51e <RCCEx_GetPSSICLKFreq+0x2e>
3418d518:	2b10      	cmp	r3, #16
3418d51a:	d008      	beq.n	3418d52e <RCCEx_GetPSSICLKFreq+0x3e>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418d51c:	e05d      	b.n	3418d5da <RCCEx_GetPSSICLKFreq+0xea>
      pssi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418d51e:	f7f9 f973 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418d522:	4603      	mov	r3, r0
3418d524:	4618      	mov	r0, r3
3418d526:	f7fe f913 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418d52a:	60f8      	str	r0, [r7, #12]
      break;
3418d52c:	e05a      	b.n	3418d5e4 <RCCEx_GetPSSICLKFreq+0xf4>
      pssi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418d52e:	2007      	movs	r0, #7
3418d530:	f7fe fbfa 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418d534:	60f8      	str	r0, [r7, #12]
      break;
3418d536:	e055      	b.n	3418d5e4 <RCCEx_GetPSSICLKFreq+0xf4>
      if (LL_RCC_IC20_IsEnabled() != 0U)
3418d538:	f7fb f81e 	bl	34188578 <LL_RCC_IC20_IsEnabled>
3418d53c:	4603      	mov	r3, r0
3418d53e:	2b00      	cmp	r3, #0
3418d540:	d04d      	beq.n	3418d5de <RCCEx_GetPSSICLKFreq+0xee>
        ic_divider = LL_RCC_IC20_GetDivider();
3418d542:	f7fb f83b 	bl	341885bc <LL_RCC_IC20_GetDivider>
3418d546:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC20_GetSource())
3418d548:	f7fb f82a 	bl	341885a0 <LL_RCC_IC20_GetSource>
3418d54c:	4603      	mov	r3, r0
3418d54e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d552:	d029      	beq.n	3418d5a8 <RCCEx_GetPSSICLKFreq+0xb8>
3418d554:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d558:	d82f      	bhi.n	3418d5ba <RCCEx_GetPSSICLKFreq+0xca>
3418d55a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d55e:	d01a      	beq.n	3418d596 <RCCEx_GetPSSICLKFreq+0xa6>
3418d560:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d564:	d829      	bhi.n	3418d5ba <RCCEx_GetPSSICLKFreq+0xca>
3418d566:	2b00      	cmp	r3, #0
3418d568:	d003      	beq.n	3418d572 <RCCEx_GetPSSICLKFreq+0x82>
3418d56a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d56e:	d009      	beq.n	3418d584 <RCCEx_GetPSSICLKFreq+0x94>
            break;
3418d570:	e023      	b.n	3418d5ba <RCCEx_GetPSSICLKFreq+0xca>
            pssi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d572:	f7fd ffd5 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418d576:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418d578:	68fa      	ldr	r2, [r7, #12]
3418d57a:	68bb      	ldr	r3, [r7, #8]
3418d57c:	fbb2 f3f3 	udiv	r3, r2, r3
3418d580:	60fb      	str	r3, [r7, #12]
            break;
3418d582:	e01b      	b.n	3418d5bc <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d584:	f7fe f812 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418d588:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418d58a:	68fa      	ldr	r2, [r7, #12]
3418d58c:	68bb      	ldr	r3, [r7, #8]
3418d58e:	fbb2 f3f3 	udiv	r3, r2, r3
3418d592:	60fb      	str	r3, [r7, #12]
            break;
3418d594:	e012      	b.n	3418d5bc <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d596:	f7fe f84f 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418d59a:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418d59c:	68fa      	ldr	r2, [r7, #12]
3418d59e:	68bb      	ldr	r3, [r7, #8]
3418d5a0:	fbb2 f3f3 	udiv	r3, r2, r3
3418d5a4:	60fb      	str	r3, [r7, #12]
            break;
3418d5a6:	e009      	b.n	3418d5bc <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d5a8:	f7fe f88c 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418d5ac:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418d5ae:	68fa      	ldr	r2, [r7, #12]
3418d5b0:	68bb      	ldr	r3, [r7, #8]
3418d5b2:	fbb2 f3f3 	udiv	r3, r2, r3
3418d5b6:	60fb      	str	r3, [r7, #12]
            break;
3418d5b8:	e000      	b.n	3418d5bc <RCCEx_GetPSSICLKFreq+0xcc>
            break;
3418d5ba:	bf00      	nop
      break;
3418d5bc:	e00f      	b.n	3418d5de <RCCEx_GetPSSICLKFreq+0xee>
      if (LL_RCC_HSI_IsReady() != 0U)
3418d5be:	f7f9 fd37 	bl	34187030 <LL_RCC_HSI_IsReady>
3418d5c2:	4603      	mov	r3, r0
3418d5c4:	2b00      	cmp	r3, #0
3418d5c6:	d00c      	beq.n	3418d5e2 <RCCEx_GetPSSICLKFreq+0xf2>
        pssi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418d5c8:	f7f9 fd44 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418d5cc:	4603      	mov	r3, r0
3418d5ce:	09db      	lsrs	r3, r3, #7
3418d5d0:	4a07      	ldr	r2, [pc, #28]	@ (3418d5f0 <RCCEx_GetPSSICLKFreq+0x100>)
3418d5d2:	fa22 f303 	lsr.w	r3, r2, r3
3418d5d6:	60fb      	str	r3, [r7, #12]
      break;
3418d5d8:	e003      	b.n	3418d5e2 <RCCEx_GetPSSICLKFreq+0xf2>
      break;
3418d5da:	bf00      	nop
3418d5dc:	e002      	b.n	3418d5e4 <RCCEx_GetPSSICLKFreq+0xf4>
      break;
3418d5de:	bf00      	nop
3418d5e0:	e000      	b.n	3418d5e4 <RCCEx_GetPSSICLKFreq+0xf4>
      break;
3418d5e2:	bf00      	nop
  }

  return pssi_frequency;
3418d5e4:	68fb      	ldr	r3, [r7, #12]
}
3418d5e6:	4618      	mov	r0, r3
3418d5e8:	3710      	adds	r7, #16
3418d5ea:	46bd      	mov	sp, r7
3418d5ec:	bd80      	pop	{r7, pc}
3418d5ee:	bf00      	nop
3418d5f0:	03d09000 	.word	0x03d09000

3418d5f4 <RCCEx_GetRTCCLKFreq>:
  * @brief  Return RTC clock frequency
  * @retval RTC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetRTCCLKFreq()
{
3418d5f4:	b580      	push	{r7, lr}
3418d5f6:	b082      	sub	sp, #8
3418d5f8:	af00      	add	r7, sp, #0
  uint32_t rtc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418d5fa:	2300      	movs	r3, #0
3418d5fc:	607b      	str	r3, [r7, #4]

  switch (LL_RCC_GetRTCClockSource())
3418d5fe:	f7fa f945 	bl	3418788c <LL_RCC_GetRTCClockSource>
3418d602:	4603      	mov	r3, r0
3418d604:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418d608:	d020      	beq.n	3418d64c <RCCEx_GetRTCCLKFreq+0x58>
3418d60a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418d60e:	d830      	bhi.n	3418d672 <RCCEx_GetRTCCLKFreq+0x7e>
3418d610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418d614:	d011      	beq.n	3418d63a <RCCEx_GetRTCCLKFreq+0x46>
3418d616:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418d61a:	d82a      	bhi.n	3418d672 <RCCEx_GetRTCCLKFreq+0x7e>
3418d61c:	2b00      	cmp	r3, #0
3418d61e:	d02a      	beq.n	3418d676 <RCCEx_GetRTCCLKFreq+0x82>
3418d620:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3418d624:	d000      	beq.n	3418d628 <RCCEx_GetRTCCLKFreq+0x34>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418d626:	e024      	b.n	3418d672 <RCCEx_GetRTCCLKFreq+0x7e>
      if (LL_RCC_LSE_IsReady() != 0U)
3418d628:	f7f9 fd42 	bl	341870b0 <LL_RCC_LSE_IsReady>
3418d62c:	4603      	mov	r3, r0
3418d62e:	2b00      	cmp	r3, #0
3418d630:	d023      	beq.n	3418d67a <RCCEx_GetRTCCLKFreq+0x86>
        rtc_frequency = LSE_VALUE;
3418d632:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418d636:	607b      	str	r3, [r7, #4]
      break;
3418d638:	e01f      	b.n	3418d67a <RCCEx_GetRTCCLKFreq+0x86>
      if (LL_RCC_LSI_IsReady() != 0U)
3418d63a:	f7f9 fd4b 	bl	341870d4 <LL_RCC_LSI_IsReady>
3418d63e:	4603      	mov	r3, r0
3418d640:	2b00      	cmp	r3, #0
3418d642:	d01c      	beq.n	3418d67e <RCCEx_GetRTCCLKFreq+0x8a>
        rtc_frequency = LSI_VALUE;
3418d644:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
3418d648:	607b      	str	r3, [r7, #4]
      break;
3418d64a:	e018      	b.n	3418d67e <RCCEx_GetRTCCLKFreq+0x8a>
      if (LL_RCC_HSE_IsReady() != 0U)
3418d64c:	f7f9 fcde 	bl	3418700c <LL_RCC_HSE_IsReady>
3418d650:	4603      	mov	r3, r0
3418d652:	2b00      	cmp	r3, #0
3418d654:	d015      	beq.n	3418d682 <RCCEx_GetRTCCLKFreq+0x8e>
        uint32_t prescaler = (READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCPRE) >> RCC_CCIPR7_RTCPRE_Pos) + 1U;
3418d656:	4b0e      	ldr	r3, [pc, #56]	@ (3418d690 <RCCEx_GetRTCCLKFreq+0x9c>)
3418d658:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3418d65c:	0b1b      	lsrs	r3, r3, #12
3418d65e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
3418d662:	3301      	adds	r3, #1
3418d664:	603b      	str	r3, [r7, #0]
        rtc_frequency = HSE_VALUE / prescaler;
3418d666:	4a0b      	ldr	r2, [pc, #44]	@ (3418d694 <RCCEx_GetRTCCLKFreq+0xa0>)
3418d668:	683b      	ldr	r3, [r7, #0]
3418d66a:	fbb2 f3f3 	udiv	r3, r2, r3
3418d66e:	607b      	str	r3, [r7, #4]
      break;
3418d670:	e007      	b.n	3418d682 <RCCEx_GetRTCCLKFreq+0x8e>
      break;
3418d672:	bf00      	nop
3418d674:	e006      	b.n	3418d684 <RCCEx_GetRTCCLKFreq+0x90>
      break;
3418d676:	bf00      	nop
3418d678:	e004      	b.n	3418d684 <RCCEx_GetRTCCLKFreq+0x90>
      break;
3418d67a:	bf00      	nop
3418d67c:	e002      	b.n	3418d684 <RCCEx_GetRTCCLKFreq+0x90>
      break;
3418d67e:	bf00      	nop
3418d680:	e000      	b.n	3418d684 <RCCEx_GetRTCCLKFreq+0x90>
      break;
3418d682:	bf00      	nop
  }

  return rtc_frequency;
3418d684:	687b      	ldr	r3, [r7, #4]
}
3418d686:	4618      	mov	r0, r3
3418d688:	3708      	adds	r7, #8
3418d68a:	46bd      	mov	sp, r7
3418d68c:	bd80      	pop	{r7, pc}
3418d68e:	bf00      	nop
3418d690:	56028000 	.word	0x56028000
3418d694:	02dc6c00 	.word	0x02dc6c00

3418d698 <RCCEx_GetSAICLKFreq>:
  *         @arg @ref RCCEx_SAI2_Clock_Source
  * @retval SAI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSAICLKFreq(uint32_t SAIxSource)
{
3418d698:	b580      	push	{r7, lr}
3418d69a:	b084      	sub	sp, #16
3418d69c:	af00      	add	r7, sp, #0
3418d69e:	6078      	str	r0, [r7, #4]
  uint32_t sai_frequency = RCC_PERIPH_FREQUENCY_NO;
3418d6a0:	2300      	movs	r3, #0
3418d6a2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSAIClockSource(SAIxSource))
3418d6a4:	6878      	ldr	r0, [r7, #4]
3418d6a6:	f7fa f875 	bl	34187794 <LL_RCC_GetSAIClockSource>
3418d6aa:	4603      	mov	r3, r0
3418d6ac:	4a9a      	ldr	r2, [pc, #616]	@ (3418d918 <RCCEx_GetSAICLKFreq+0x280>)
3418d6ae:	4293      	cmp	r3, r2
3418d6b0:	f000 811f 	beq.w	3418d8f2 <RCCEx_GetSAICLKFreq+0x25a>
3418d6b4:	4a98      	ldr	r2, [pc, #608]	@ (3418d918 <RCCEx_GetSAICLKFreq+0x280>)
3418d6b6:	4293      	cmp	r3, r2
3418d6b8:	f200 8120 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d6bc:	4a97      	ldr	r2, [pc, #604]	@ (3418d91c <RCCEx_GetSAICLKFreq+0x284>)
3418d6be:	4293      	cmp	r3, r2
3418d6c0:	f000 8117 	beq.w	3418d8f2 <RCCEx_GetSAICLKFreq+0x25a>
3418d6c4:	4a95      	ldr	r2, [pc, #596]	@ (3418d91c <RCCEx_GetSAICLKFreq+0x284>)
3418d6c6:	4293      	cmp	r3, r2
3418d6c8:	f200 8118 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d6cc:	4a94      	ldr	r2, [pc, #592]	@ (3418d920 <RCCEx_GetSAICLKFreq+0x288>)
3418d6ce:	4293      	cmp	r3, r2
3418d6d0:	f000 810c 	beq.w	3418d8ec <RCCEx_GetSAICLKFreq+0x254>
3418d6d4:	4a92      	ldr	r2, [pc, #584]	@ (3418d920 <RCCEx_GetSAICLKFreq+0x288>)
3418d6d6:	4293      	cmp	r3, r2
3418d6d8:	f200 8110 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d6dc:	4a91      	ldr	r2, [pc, #580]	@ (3418d924 <RCCEx_GetSAICLKFreq+0x28c>)
3418d6de:	4293      	cmp	r3, r2
3418d6e0:	f000 8104 	beq.w	3418d8ec <RCCEx_GetSAICLKFreq+0x254>
3418d6e4:	4a8f      	ldr	r2, [pc, #572]	@ (3418d924 <RCCEx_GetSAICLKFreq+0x28c>)
3418d6e6:	4293      	cmp	r3, r2
3418d6e8:	f200 8108 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d6ec:	4a8e      	ldr	r2, [pc, #568]	@ (3418d928 <RCCEx_GetSAICLKFreq+0x290>)
3418d6ee:	4293      	cmp	r3, r2
3418d6f0:	f000 80e6 	beq.w	3418d8c0 <RCCEx_GetSAICLKFreq+0x228>
3418d6f4:	4a8c      	ldr	r2, [pc, #560]	@ (3418d928 <RCCEx_GetSAICLKFreq+0x290>)
3418d6f6:	4293      	cmp	r3, r2
3418d6f8:	f200 8100 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d6fc:	4a8b      	ldr	r2, [pc, #556]	@ (3418d92c <RCCEx_GetSAICLKFreq+0x294>)
3418d6fe:	4293      	cmp	r3, r2
3418d700:	f000 80de 	beq.w	3418d8c0 <RCCEx_GetSAICLKFreq+0x228>
3418d704:	4a89      	ldr	r2, [pc, #548]	@ (3418d92c <RCCEx_GetSAICLKFreq+0x294>)
3418d706:	4293      	cmp	r3, r2
3418d708:	f200 80f8 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d70c:	4a88      	ldr	r2, [pc, #544]	@ (3418d930 <RCCEx_GetSAICLKFreq+0x298>)
3418d70e:	4293      	cmp	r3, r2
3418d710:	f000 80e4 	beq.w	3418d8dc <RCCEx_GetSAICLKFreq+0x244>
3418d714:	4a86      	ldr	r2, [pc, #536]	@ (3418d930 <RCCEx_GetSAICLKFreq+0x298>)
3418d716:	4293      	cmp	r3, r2
3418d718:	f200 80f0 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d71c:	4a85      	ldr	r2, [pc, #532]	@ (3418d934 <RCCEx_GetSAICLKFreq+0x29c>)
3418d71e:	4293      	cmp	r3, r2
3418d720:	f000 80dc 	beq.w	3418d8dc <RCCEx_GetSAICLKFreq+0x244>
3418d724:	4a83      	ldr	r2, [pc, #524]	@ (3418d934 <RCCEx_GetSAICLKFreq+0x29c>)
3418d726:	4293      	cmp	r3, r2
3418d728:	f200 80e8 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d72c:	4a82      	ldr	r2, [pc, #520]	@ (3418d938 <RCCEx_GetSAICLKFreq+0x2a0>)
3418d72e:	4293      	cmp	r3, r2
3418d730:	f000 8083 	beq.w	3418d83a <RCCEx_GetSAICLKFreq+0x1a2>
3418d734:	4a80      	ldr	r2, [pc, #512]	@ (3418d938 <RCCEx_GetSAICLKFreq+0x2a0>)
3418d736:	4293      	cmp	r3, r2
3418d738:	f200 80e0 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d73c:	4a7f      	ldr	r2, [pc, #508]	@ (3418d93c <RCCEx_GetSAICLKFreq+0x2a4>)
3418d73e:	4293      	cmp	r3, r2
3418d740:	d07b      	beq.n	3418d83a <RCCEx_GetSAICLKFreq+0x1a2>
3418d742:	4a7e      	ldr	r2, [pc, #504]	@ (3418d93c <RCCEx_GetSAICLKFreq+0x2a4>)
3418d744:	4293      	cmp	r3, r2
3418d746:	f200 80d9 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d74a:	4a7d      	ldr	r2, [pc, #500]	@ (3418d940 <RCCEx_GetSAICLKFreq+0x2a8>)
3418d74c:	4293      	cmp	r3, r2
3418d74e:	d030      	beq.n	3418d7b2 <RCCEx_GetSAICLKFreq+0x11a>
3418d750:	4a7b      	ldr	r2, [pc, #492]	@ (3418d940 <RCCEx_GetSAICLKFreq+0x2a8>)
3418d752:	4293      	cmp	r3, r2
3418d754:	f200 80d2 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d758:	4a7a      	ldr	r2, [pc, #488]	@ (3418d944 <RCCEx_GetSAICLKFreq+0x2ac>)
3418d75a:	4293      	cmp	r3, r2
3418d75c:	d029      	beq.n	3418d7b2 <RCCEx_GetSAICLKFreq+0x11a>
3418d75e:	4a79      	ldr	r2, [pc, #484]	@ (3418d944 <RCCEx_GetSAICLKFreq+0x2ac>)
3418d760:	4293      	cmp	r3, r2
3418d762:	f200 80cb 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d766:	4a78      	ldr	r2, [pc, #480]	@ (3418d948 <RCCEx_GetSAICLKFreq+0x2b0>)
3418d768:	4293      	cmp	r3, r2
3418d76a:	d01d      	beq.n	3418d7a8 <RCCEx_GetSAICLKFreq+0x110>
3418d76c:	4a76      	ldr	r2, [pc, #472]	@ (3418d948 <RCCEx_GetSAICLKFreq+0x2b0>)
3418d76e:	4293      	cmp	r3, r2
3418d770:	f200 80c4 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d774:	4a75      	ldr	r2, [pc, #468]	@ (3418d94c <RCCEx_GetSAICLKFreq+0x2b4>)
3418d776:	4293      	cmp	r3, r2
3418d778:	d016      	beq.n	3418d7a8 <RCCEx_GetSAICLKFreq+0x110>
3418d77a:	4a74      	ldr	r2, [pc, #464]	@ (3418d94c <RCCEx_GetSAICLKFreq+0x2b4>)
3418d77c:	4293      	cmp	r3, r2
3418d77e:	f200 80bd 	bhi.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
3418d782:	4a73      	ldr	r2, [pc, #460]	@ (3418d950 <RCCEx_GetSAICLKFreq+0x2b8>)
3418d784:	4293      	cmp	r3, r2
3418d786:	d003      	beq.n	3418d790 <RCCEx_GetSAICLKFreq+0xf8>
3418d788:	4a72      	ldr	r2, [pc, #456]	@ (3418d954 <RCCEx_GetSAICLKFreq+0x2bc>)
3418d78a:	4293      	cmp	r3, r2
3418d78c:	f040 80b6 	bne.w	3418d8fc <RCCEx_GetSAICLKFreq+0x264>
  {
    case LL_RCC_SAI1_CLKSOURCE_PCLK2:
    case LL_RCC_SAI2_CLKSOURCE_PCLK2:
      sai_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418d790:	f7f9 f83a 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418d794:	4603      	mov	r3, r0
3418d796:	4618      	mov	r0, r3
3418d798:	f7fd ffda 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418d79c:	4603      	mov	r3, r0
3418d79e:	4618      	mov	r0, r3
3418d7a0:	f7fd fff7 	bl	3418b792 <RCCEx_GetPCLK2Freq>
3418d7a4:	60f8      	str	r0, [r7, #12]
      break;
3418d7a6:	e0b2      	b.n	3418d90e <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_CLKP:
    case LL_RCC_SAI2_CLKSOURCE_CLKP:
      sai_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418d7a8:	2007      	movs	r0, #7
3418d7aa:	f7fe fabd 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418d7ae:	60f8      	str	r0, [r7, #12]
      break;
3418d7b0:	e0ad      	b.n	3418d90e <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_IC7:
    case LL_RCC_SAI2_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418d7b2:	f7fa fbe1 	bl	34187f78 <LL_RCC_IC7_IsEnabled>
3418d7b6:	4603      	mov	r3, r0
3418d7b8:	2b00      	cmp	r3, #0
3418d7ba:	f000 80a1 	beq.w	3418d900 <RCCEx_GetSAICLKFreq+0x268>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
3418d7be:	f7fa fbfd 	bl	34187fbc <LL_RCC_IC7_GetDivider>
3418d7c2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418d7c4:	f7fa fbec 	bl	34187fa0 <LL_RCC_IC7_GetSource>
3418d7c8:	4603      	mov	r3, r0
3418d7ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d7ce:	d029      	beq.n	3418d824 <RCCEx_GetSAICLKFreq+0x18c>
3418d7d0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d7d4:	d82f      	bhi.n	3418d836 <RCCEx_GetSAICLKFreq+0x19e>
3418d7d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d7da:	d01a      	beq.n	3418d812 <RCCEx_GetSAICLKFreq+0x17a>
3418d7dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d7e0:	d829      	bhi.n	3418d836 <RCCEx_GetSAICLKFreq+0x19e>
3418d7e2:	2b00      	cmp	r3, #0
3418d7e4:	d003      	beq.n	3418d7ee <RCCEx_GetSAICLKFreq+0x156>
3418d7e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d7ea:	d009      	beq.n	3418d800 <RCCEx_GetSAICLKFreq+0x168>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418d7ec:	e023      	b.n	3418d836 <RCCEx_GetSAICLKFreq+0x19e>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d7ee:	f7fd fe97 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418d7f2:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418d7f4:	68fa      	ldr	r2, [r7, #12]
3418d7f6:	68bb      	ldr	r3, [r7, #8]
3418d7f8:	fbb2 f3f3 	udiv	r3, r2, r3
3418d7fc:	60fb      	str	r3, [r7, #12]
            break;
3418d7fe:	e01b      	b.n	3418d838 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d800:	f7fd fed4 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418d804:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418d806:	68fa      	ldr	r2, [r7, #12]
3418d808:	68bb      	ldr	r3, [r7, #8]
3418d80a:	fbb2 f3f3 	udiv	r3, r2, r3
3418d80e:	60fb      	str	r3, [r7, #12]
            break;
3418d810:	e012      	b.n	3418d838 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d812:	f7fd ff11 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418d816:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418d818:	68fa      	ldr	r2, [r7, #12]
3418d81a:	68bb      	ldr	r3, [r7, #8]
3418d81c:	fbb2 f3f3 	udiv	r3, r2, r3
3418d820:	60fb      	str	r3, [r7, #12]
            break;
3418d822:	e009      	b.n	3418d838 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d824:	f7fd ff4e 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418d828:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418d82a:	68fa      	ldr	r2, [r7, #12]
3418d82c:	68bb      	ldr	r3, [r7, #8]
3418d82e:	fbb2 f3f3 	udiv	r3, r2, r3
3418d832:	60fb      	str	r3, [r7, #12]
            break;
3418d834:	e000      	b.n	3418d838 <RCCEx_GetSAICLKFreq+0x1a0>
            break;
3418d836:	bf00      	nop
        }
      }
      break;
3418d838:	e062      	b.n	3418d900 <RCCEx_GetSAICLKFreq+0x268>

    case LL_RCC_SAI1_CLKSOURCE_IC8:
    case LL_RCC_SAI2_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418d83a:	f7fa fbdd 	bl	34187ff8 <LL_RCC_IC8_IsEnabled>
3418d83e:	4603      	mov	r3, r0
3418d840:	2b00      	cmp	r3, #0
3418d842:	d05f      	beq.n	3418d904 <RCCEx_GetSAICLKFreq+0x26c>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418d844:	f7fa fbfa 	bl	3418803c <LL_RCC_IC8_GetDivider>
3418d848:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418d84a:	f7fa fbe9 	bl	34188020 <LL_RCC_IC8_GetSource>
3418d84e:	4603      	mov	r3, r0
3418d850:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d854:	d029      	beq.n	3418d8aa <RCCEx_GetSAICLKFreq+0x212>
3418d856:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418d85a:	d82f      	bhi.n	3418d8bc <RCCEx_GetSAICLKFreq+0x224>
3418d85c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d860:	d01a      	beq.n	3418d898 <RCCEx_GetSAICLKFreq+0x200>
3418d862:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418d866:	d829      	bhi.n	3418d8bc <RCCEx_GetSAICLKFreq+0x224>
3418d868:	2b00      	cmp	r3, #0
3418d86a:	d003      	beq.n	3418d874 <RCCEx_GetSAICLKFreq+0x1dc>
3418d86c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d870:	d009      	beq.n	3418d886 <RCCEx_GetSAICLKFreq+0x1ee>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418d872:	e023      	b.n	3418d8bc <RCCEx_GetSAICLKFreq+0x224>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418d874:	f7fd fe54 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418d878:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418d87a:	68fa      	ldr	r2, [r7, #12]
3418d87c:	68bb      	ldr	r3, [r7, #8]
3418d87e:	fbb2 f3f3 	udiv	r3, r2, r3
3418d882:	60fb      	str	r3, [r7, #12]
            break;
3418d884:	e01b      	b.n	3418d8be <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418d886:	f7fd fe91 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418d88a:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418d88c:	68fa      	ldr	r2, [r7, #12]
3418d88e:	68bb      	ldr	r3, [r7, #8]
3418d890:	fbb2 f3f3 	udiv	r3, r2, r3
3418d894:	60fb      	str	r3, [r7, #12]
            break;
3418d896:	e012      	b.n	3418d8be <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418d898:	f7fd fece 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418d89c:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418d89e:	68fa      	ldr	r2, [r7, #12]
3418d8a0:	68bb      	ldr	r3, [r7, #8]
3418d8a2:	fbb2 f3f3 	udiv	r3, r2, r3
3418d8a6:	60fb      	str	r3, [r7, #12]
            break;
3418d8a8:	e009      	b.n	3418d8be <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418d8aa:	f7fd ff0b 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418d8ae:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418d8b0:	68fa      	ldr	r2, [r7, #12]
3418d8b2:	68bb      	ldr	r3, [r7, #8]
3418d8b4:	fbb2 f3f3 	udiv	r3, r2, r3
3418d8b8:	60fb      	str	r3, [r7, #12]
            break;
3418d8ba:	e000      	b.n	3418d8be <RCCEx_GetSAICLKFreq+0x226>
            break;
3418d8bc:	bf00      	nop
        }
      }
      break;
3418d8be:	e021      	b.n	3418d904 <RCCEx_GetSAICLKFreq+0x26c>

    case LL_RCC_SAI1_CLKSOURCE_HSI:
    case LL_RCC_SAI2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418d8c0:	f7f9 fbb6 	bl	34187030 <LL_RCC_HSI_IsReady>
3418d8c4:	4603      	mov	r3, r0
3418d8c6:	2b00      	cmp	r3, #0
3418d8c8:	d01e      	beq.n	3418d908 <RCCEx_GetSAICLKFreq+0x270>
      {
        sai_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418d8ca:	f7f9 fbc3 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418d8ce:	4603      	mov	r3, r0
3418d8d0:	09db      	lsrs	r3, r3, #7
3418d8d2:	4a21      	ldr	r2, [pc, #132]	@ (3418d958 <RCCEx_GetSAICLKFreq+0x2c0>)
3418d8d4:	fa22 f303 	lsr.w	r3, r2, r3
3418d8d8:	60fb      	str	r3, [r7, #12]
      }
      break;
3418d8da:	e015      	b.n	3418d908 <RCCEx_GetSAICLKFreq+0x270>

    case LL_RCC_SAI1_CLKSOURCE_MSI:
    case LL_RCC_SAI2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418d8dc:	f7f9 fbc8 	bl	34187070 <LL_RCC_MSI_IsReady>
3418d8e0:	4603      	mov	r3, r0
3418d8e2:	2b00      	cmp	r3, #0
3418d8e4:	d012      	beq.n	3418d90c <RCCEx_GetSAICLKFreq+0x274>
      {
        sai_frequency = MSI_VALUE;
3418d8e6:	4b1d      	ldr	r3, [pc, #116]	@ (3418d95c <RCCEx_GetSAICLKFreq+0x2c4>)
3418d8e8:	60fb      	str	r3, [r7, #12]
      }
      break;
3418d8ea:	e00f      	b.n	3418d90c <RCCEx_GetSAICLKFreq+0x274>

    case LL_RCC_SAI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SAI2_CLKSOURCE_I2S_CKIN:
      sai_frequency = EXTERNAL_CLOCK_VALUE;
3418d8ec:	4b1c      	ldr	r3, [pc, #112]	@ (3418d960 <RCCEx_GetSAICLKFreq+0x2c8>)
3418d8ee:	60fb      	str	r3, [r7, #12]
      break;
3418d8f0:	e00d      	b.n	3418d90e <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_SPDIFRX1:
    case LL_RCC_SAI2_CLKSOURCE_SPDIFRX1:
      sai_frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
3418d8f2:	2007      	movs	r0, #7
3418d8f4:	f000 f920 	bl	3418db38 <RCCEx_GetSPDIFRXCLKFreq>
3418d8f8:	60f8      	str	r0, [r7, #12]
      break;
3418d8fa:	e008      	b.n	3418d90e <RCCEx_GetSAICLKFreq+0x276>

    default:
      /* Unexpected case */
      break;
3418d8fc:	bf00      	nop
3418d8fe:	e006      	b.n	3418d90e <RCCEx_GetSAICLKFreq+0x276>
      break;
3418d900:	bf00      	nop
3418d902:	e004      	b.n	3418d90e <RCCEx_GetSAICLKFreq+0x276>
      break;
3418d904:	bf00      	nop
3418d906:	e002      	b.n	3418d90e <RCCEx_GetSAICLKFreq+0x276>
      break;
3418d908:	bf00      	nop
3418d90a:	e000      	b.n	3418d90e <RCCEx_GetSAICLKFreq+0x276>
      break;
3418d90c:	bf00      	nop
  }

  return sai_frequency;
3418d90e:	68fb      	ldr	r3, [r7, #12]
}
3418d910:	4618      	mov	r0, r3
3418d912:	3710      	adds	r7, #16
3418d914:	46bd      	mov	sp, r7
3418d916:	bd80      	pop	{r7, pc}
3418d918:	07071818 	.word	0x07071818
3418d91c:	07071418 	.word	0x07071418
3418d920:	07061818 	.word	0x07061818
3418d924:	07061418 	.word	0x07061418
3418d928:	07051818 	.word	0x07051818
3418d92c:	07051418 	.word	0x07051418
3418d930:	07041818 	.word	0x07041818
3418d934:	07041418 	.word	0x07041418
3418d938:	07031818 	.word	0x07031818
3418d93c:	07031418 	.word	0x07031418
3418d940:	07021818 	.word	0x07021818
3418d944:	07021418 	.word	0x07021418
3418d948:	07011818 	.word	0x07011818
3418d94c:	07011418 	.word	0x07011418
3418d950:	07001418 	.word	0x07001418
3418d954:	07001818 	.word	0x07001818
3418d958:	03d09000 	.word	0x03d09000
3418d95c:	003d0900 	.word	0x003d0900
3418d960:	00bb8000 	.word	0x00bb8000

3418d964 <RCCEx_GetSDMMCCLKFreq>:
  *         @arg @ref RCCEx_SDMMC2_Clock_Source
  * @retval SDMMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSDMMCCLKFreq(uint32_t SDMMCxSource)
{
3418d964:	b580      	push	{r7, lr}
3418d966:	b084      	sub	sp, #16
3418d968:	af00      	add	r7, sp, #0
3418d96a:	6078      	str	r0, [r7, #4]
  uint32_t sdmmc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418d96c:	2300      	movs	r3, #0
3418d96e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSDMMCClockSource(SDMMCxSource))
3418d970:	6878      	ldr	r0, [r7, #4]
3418d972:	f7f9 ff1b 	bl	341877ac <LL_RCC_GetSDMMCClockSource>
3418d976:	4603      	mov	r3, r0
3418d978:	4a67      	ldr	r2, [pc, #412]	@ (3418db18 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
3418d97a:	4293      	cmp	r3, r2
3418d97c:	d07e      	beq.n	3418da7c <RCCEx_GetSDMMCCLKFreq+0x118>
3418d97e:	4a66      	ldr	r2, [pc, #408]	@ (3418db18 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
3418d980:	4293      	cmp	r3, r2
3418d982:	f200 80be 	bhi.w	3418db02 <RCCEx_GetSDMMCCLKFreq+0x19e>
3418d986:	4a65      	ldr	r2, [pc, #404]	@ (3418db1c <RCCEx_GetSDMMCCLKFreq+0x1b8>)
3418d988:	4293      	cmp	r3, r2
3418d98a:	d077      	beq.n	3418da7c <RCCEx_GetSDMMCCLKFreq+0x118>
3418d98c:	4a63      	ldr	r2, [pc, #396]	@ (3418db1c <RCCEx_GetSDMMCCLKFreq+0x1b8>)
3418d98e:	4293      	cmp	r3, r2
3418d990:	f200 80b7 	bhi.w	3418db02 <RCCEx_GetSDMMCCLKFreq+0x19e>
3418d994:	4a62      	ldr	r2, [pc, #392]	@ (3418db20 <RCCEx_GetSDMMCCLKFreq+0x1bc>)
3418d996:	4293      	cmp	r3, r2
3418d998:	d02c      	beq.n	3418d9f4 <RCCEx_GetSDMMCCLKFreq+0x90>
3418d99a:	4a61      	ldr	r2, [pc, #388]	@ (3418db20 <RCCEx_GetSDMMCCLKFreq+0x1bc>)
3418d99c:	4293      	cmp	r3, r2
3418d99e:	f200 80b0 	bhi.w	3418db02 <RCCEx_GetSDMMCCLKFreq+0x19e>
3418d9a2:	4a60      	ldr	r2, [pc, #384]	@ (3418db24 <RCCEx_GetSDMMCCLKFreq+0x1c0>)
3418d9a4:	4293      	cmp	r3, r2
3418d9a6:	d025      	beq.n	3418d9f4 <RCCEx_GetSDMMCCLKFreq+0x90>
3418d9a8:	4a5e      	ldr	r2, [pc, #376]	@ (3418db24 <RCCEx_GetSDMMCCLKFreq+0x1c0>)
3418d9aa:	4293      	cmp	r3, r2
3418d9ac:	f200 80a9 	bhi.w	3418db02 <RCCEx_GetSDMMCCLKFreq+0x19e>
3418d9b0:	4a5d      	ldr	r2, [pc, #372]	@ (3418db28 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
3418d9b2:	4293      	cmp	r3, r2
3418d9b4:	d019      	beq.n	3418d9ea <RCCEx_GetSDMMCCLKFreq+0x86>
3418d9b6:	4a5c      	ldr	r2, [pc, #368]	@ (3418db28 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
3418d9b8:	4293      	cmp	r3, r2
3418d9ba:	f200 80a2 	bhi.w	3418db02 <RCCEx_GetSDMMCCLKFreq+0x19e>
3418d9be:	4a5b      	ldr	r2, [pc, #364]	@ (3418db2c <RCCEx_GetSDMMCCLKFreq+0x1c8>)
3418d9c0:	4293      	cmp	r3, r2
3418d9c2:	d012      	beq.n	3418d9ea <RCCEx_GetSDMMCCLKFreq+0x86>
3418d9c4:	4a59      	ldr	r2, [pc, #356]	@ (3418db2c <RCCEx_GetSDMMCCLKFreq+0x1c8>)
3418d9c6:	4293      	cmp	r3, r2
3418d9c8:	f200 809b 	bhi.w	3418db02 <RCCEx_GetSDMMCCLKFreq+0x19e>
3418d9cc:	4a58      	ldr	r2, [pc, #352]	@ (3418db30 <RCCEx_GetSDMMCCLKFreq+0x1cc>)
3418d9ce:	4293      	cmp	r3, r2
3418d9d0:	d003      	beq.n	3418d9da <RCCEx_GetSDMMCCLKFreq+0x76>
3418d9d2:	4a58      	ldr	r2, [pc, #352]	@ (3418db34 <RCCEx_GetSDMMCCLKFreq+0x1d0>)
3418d9d4:	4293      	cmp	r3, r2
3418d9d6:	f040 8094 	bne.w	3418db02 <RCCEx_GetSDMMCCLKFreq+0x19e>
  {
    case LL_RCC_SDMMC1_CLKSOURCE_HCLK:
    case LL_RCC_SDMMC2_CLKSOURCE_HCLK:
      sdmmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418d9da:	f7f8 ff15 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418d9de:	4603      	mov	r3, r0
3418d9e0:	4618      	mov	r0, r3
3418d9e2:	f7fd feb5 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418d9e6:	60f8      	str	r0, [r7, #12]
      break;
3418d9e8:	e090      	b.n	3418db0c <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_CLKP:
    case LL_RCC_SDMMC2_CLKSOURCE_CLKP:
      sdmmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418d9ea:	2007      	movs	r0, #7
3418d9ec:	f7fe f99c 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418d9f0:	60f8      	str	r0, [r7, #12]
      break;
3418d9f2:	e08b      	b.n	3418db0c <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_IC4:
    case LL_RCC_SDMMC2_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
3418d9f4:	f7fa fa40 	bl	34187e78 <LL_RCC_IC4_IsEnabled>
3418d9f8:	4603      	mov	r3, r0
3418d9fa:	2b00      	cmp	r3, #0
3418d9fc:	f000 8083 	beq.w	3418db06 <RCCEx_GetSDMMCCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
3418da00:	f7fa fa5c 	bl	34187ebc <LL_RCC_IC4_GetDivider>
3418da04:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
3418da06:	f7fa fa4b 	bl	34187ea0 <LL_RCC_IC4_GetSource>
3418da0a:	4603      	mov	r3, r0
3418da0c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418da10:	d029      	beq.n	3418da66 <RCCEx_GetSDMMCCLKFreq+0x102>
3418da12:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418da16:	d82f      	bhi.n	3418da78 <RCCEx_GetSDMMCCLKFreq+0x114>
3418da18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418da1c:	d01a      	beq.n	3418da54 <RCCEx_GetSDMMCCLKFreq+0xf0>
3418da1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418da22:	d829      	bhi.n	3418da78 <RCCEx_GetSDMMCCLKFreq+0x114>
3418da24:	2b00      	cmp	r3, #0
3418da26:	d003      	beq.n	3418da30 <RCCEx_GetSDMMCCLKFreq+0xcc>
3418da28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418da2c:	d009      	beq.n	3418da42 <RCCEx_GetSDMMCCLKFreq+0xde>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418da2e:	e023      	b.n	3418da78 <RCCEx_GetSDMMCCLKFreq+0x114>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418da30:	f7fd fd76 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418da34:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418da36:	68fa      	ldr	r2, [r7, #12]
3418da38:	68bb      	ldr	r3, [r7, #8]
3418da3a:	fbb2 f3f3 	udiv	r3, r2, r3
3418da3e:	60fb      	str	r3, [r7, #12]
            break;
3418da40:	e01b      	b.n	3418da7a <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418da42:	f7fd fdb3 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418da46:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418da48:	68fa      	ldr	r2, [r7, #12]
3418da4a:	68bb      	ldr	r3, [r7, #8]
3418da4c:	fbb2 f3f3 	udiv	r3, r2, r3
3418da50:	60fb      	str	r3, [r7, #12]
            break;
3418da52:	e012      	b.n	3418da7a <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418da54:	f7fd fdf0 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418da58:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418da5a:	68fa      	ldr	r2, [r7, #12]
3418da5c:	68bb      	ldr	r3, [r7, #8]
3418da5e:	fbb2 f3f3 	udiv	r3, r2, r3
3418da62:	60fb      	str	r3, [r7, #12]
            break;
3418da64:	e009      	b.n	3418da7a <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418da66:	f7fd fe2d 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418da6a:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418da6c:	68fa      	ldr	r2, [r7, #12]
3418da6e:	68bb      	ldr	r3, [r7, #8]
3418da70:	fbb2 f3f3 	udiv	r3, r2, r3
3418da74:	60fb      	str	r3, [r7, #12]
            break;
3418da76:	e000      	b.n	3418da7a <RCCEx_GetSDMMCCLKFreq+0x116>
            break;
3418da78:	bf00      	nop
        }
      }
      break;
3418da7a:	e044      	b.n	3418db06 <RCCEx_GetSDMMCCLKFreq+0x1a2>

    case LL_RCC_SDMMC1_CLKSOURCE_IC5:
    case LL_RCC_SDMMC2_CLKSOURCE_IC5:
      if (LL_RCC_IC5_IsEnabled() != 0U)
3418da7c:	f7fa fa3c 	bl	34187ef8 <LL_RCC_IC5_IsEnabled>
3418da80:	4603      	mov	r3, r0
3418da82:	2b00      	cmp	r3, #0
3418da84:	d041      	beq.n	3418db0a <RCCEx_GetSDMMCCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC5_GetDivider();
3418da86:	f7fa fa59 	bl	34187f3c <LL_RCC_IC5_GetDivider>
3418da8a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC5_GetSource())
3418da8c:	f7fa fa48 	bl	34187f20 <LL_RCC_IC5_GetSource>
3418da90:	4603      	mov	r3, r0
3418da92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418da96:	d029      	beq.n	3418daec <RCCEx_GetSDMMCCLKFreq+0x188>
3418da98:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418da9c:	d82f      	bhi.n	3418dafe <RCCEx_GetSDMMCCLKFreq+0x19a>
3418da9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418daa2:	d01a      	beq.n	3418dada <RCCEx_GetSDMMCCLKFreq+0x176>
3418daa4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418daa8:	d829      	bhi.n	3418dafe <RCCEx_GetSDMMCCLKFreq+0x19a>
3418daaa:	2b00      	cmp	r3, #0
3418daac:	d003      	beq.n	3418dab6 <RCCEx_GetSDMMCCLKFreq+0x152>
3418daae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418dab2:	d009      	beq.n	3418dac8 <RCCEx_GetSDMMCCLKFreq+0x164>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418dab4:	e023      	b.n	3418dafe <RCCEx_GetSDMMCCLKFreq+0x19a>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418dab6:	f7fd fd33 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418daba:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418dabc:	68fa      	ldr	r2, [r7, #12]
3418dabe:	68bb      	ldr	r3, [r7, #8]
3418dac0:	fbb2 f3f3 	udiv	r3, r2, r3
3418dac4:	60fb      	str	r3, [r7, #12]
            break;
3418dac6:	e01b      	b.n	3418db00 <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418dac8:	f7fd fd70 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418dacc:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418dace:	68fa      	ldr	r2, [r7, #12]
3418dad0:	68bb      	ldr	r3, [r7, #8]
3418dad2:	fbb2 f3f3 	udiv	r3, r2, r3
3418dad6:	60fb      	str	r3, [r7, #12]
            break;
3418dad8:	e012      	b.n	3418db00 <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418dada:	f7fd fdad 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418dade:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418dae0:	68fa      	ldr	r2, [r7, #12]
3418dae2:	68bb      	ldr	r3, [r7, #8]
3418dae4:	fbb2 f3f3 	udiv	r3, r2, r3
3418dae8:	60fb      	str	r3, [r7, #12]
            break;
3418daea:	e009      	b.n	3418db00 <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418daec:	f7fd fdea 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418daf0:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418daf2:	68fa      	ldr	r2, [r7, #12]
3418daf4:	68bb      	ldr	r3, [r7, #8]
3418daf6:	fbb2 f3f3 	udiv	r3, r2, r3
3418dafa:	60fb      	str	r3, [r7, #12]
            break;
3418dafc:	e000      	b.n	3418db00 <RCCEx_GetSDMMCCLKFreq+0x19c>
            break;
3418dafe:	bf00      	nop
        }
      }
      break;
3418db00:	e003      	b.n	3418db0a <RCCEx_GetSDMMCCLKFreq+0x1a6>

    default:
      /* Unexpected case */
      break;
3418db02:	bf00      	nop
3418db04:	e002      	b.n	3418db0c <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
3418db06:	bf00      	nop
3418db08:	e000      	b.n	3418db0c <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
3418db0a:	bf00      	nop
  }

  return sdmmc_frequency;
3418db0c:	68fb      	ldr	r3, [r7, #12]
}
3418db0e:	4618      	mov	r0, r3
3418db10:	3710      	adds	r7, #16
3418db12:	46bd      	mov	sp, r7
3418db14:	bd80      	pop	{r7, pc}
3418db16:	bf00      	nop
3418db18:	0303041c 	.word	0x0303041c
3418db1c:	0303001c 	.word	0x0303001c
3418db20:	0302041c 	.word	0x0302041c
3418db24:	0302001c 	.word	0x0302001c
3418db28:	0301041c 	.word	0x0301041c
3418db2c:	0301001c 	.word	0x0301001c
3418db30:	0300001c 	.word	0x0300001c
3418db34:	0300041c 	.word	0x0300041c

3418db38 <RCCEx_GetSPDIFRXCLKFreq>:
  *         @arg @ref RCCEx_SPDIFRX1_Clock_Source
  * @retval SPDIF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPDIFRXCLKFreq(uint32_t SPDIFRXxSource)
{
3418db38:	b580      	push	{r7, lr}
3418db3a:	b084      	sub	sp, #16
3418db3c:	af00      	add	r7, sp, #0
3418db3e:	6078      	str	r0, [r7, #4]
  uint32_t spdifrx_frequency = RCC_PERIPH_FREQUENCY_NO;
3418db40:	2300      	movs	r3, #0
3418db42:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPDIFRXClockSource(SPDIFRXxSource))
3418db44:	6878      	ldr	r0, [r7, #4]
3418db46:	f7f9 fe3d 	bl	341877c4 <LL_RCC_GetSPDIFRXClockSource>
3418db4a:	4603      	mov	r3, r0
3418db4c:	2b06      	cmp	r3, #6
3418db4e:	f200 80c2 	bhi.w	3418dcd6 <RCCEx_GetSPDIFRXCLKFreq+0x19e>
3418db52:	a201      	add	r2, pc, #4	@ (adr r2, 3418db58 <RCCEx_GetSPDIFRXCLKFreq+0x20>)
3418db54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418db58:	3418db75 	.word	0x3418db75
3418db5c:	3418db8d 	.word	0x3418db8d
3418db60:	3418db97 	.word	0x3418db97
3418db64:	3418dc1f 	.word	0x3418dc1f
3418db68:	3418dcc1 	.word	0x3418dcc1
3418db6c:	3418dca5 	.word	0x3418dca5
3418db70:	3418dcd1 	.word	0x3418dcd1
  {
    case LL_RCC_SPDIFRX1_CLKSOURCE_PCLK1:
      spdifrx_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418db74:	f7f8 fe48 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418db78:	4603      	mov	r3, r0
3418db7a:	4618      	mov	r0, r3
3418db7c:	f7fd fde8 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418db80:	4603      	mov	r3, r0
3418db82:	4618      	mov	r0, r3
3418db84:	f7fd fdf5 	bl	3418b772 <RCCEx_GetPCLK1Freq>
3418db88:	60f8      	str	r0, [r7, #12]
      break;
3418db8a:	e0ad      	b.n	3418dce8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_CLKP:
      spdifrx_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418db8c:	2007      	movs	r0, #7
3418db8e:	f7fe f8cb 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418db92:	60f8      	str	r0, [r7, #12]
      break;
3418db94:	e0a8      	b.n	3418dce8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418db96:	f7fa f9ef 	bl	34187f78 <LL_RCC_IC7_IsEnabled>
3418db9a:	4603      	mov	r3, r0
3418db9c:	2b00      	cmp	r3, #0
3418db9e:	f000 809c 	beq.w	3418dcda <RCCEx_GetSPDIFRXCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
3418dba2:	f7fa fa0b 	bl	34187fbc <LL_RCC_IC7_GetDivider>
3418dba6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418dba8:	f7fa f9fa 	bl	34187fa0 <LL_RCC_IC7_GetSource>
3418dbac:	4603      	mov	r3, r0
3418dbae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418dbb2:	d029      	beq.n	3418dc08 <RCCEx_GetSPDIFRXCLKFreq+0xd0>
3418dbb4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418dbb8:	d82f      	bhi.n	3418dc1a <RCCEx_GetSPDIFRXCLKFreq+0xe2>
3418dbba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418dbbe:	d01a      	beq.n	3418dbf6 <RCCEx_GetSPDIFRXCLKFreq+0xbe>
3418dbc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418dbc4:	d829      	bhi.n	3418dc1a <RCCEx_GetSPDIFRXCLKFreq+0xe2>
3418dbc6:	2b00      	cmp	r3, #0
3418dbc8:	d003      	beq.n	3418dbd2 <RCCEx_GetSPDIFRXCLKFreq+0x9a>
3418dbca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418dbce:	d009      	beq.n	3418dbe4 <RCCEx_GetSPDIFRXCLKFreq+0xac>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418dbd0:	e023      	b.n	3418dc1a <RCCEx_GetSPDIFRXCLKFreq+0xe2>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418dbd2:	f7fd fca5 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418dbd6:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418dbd8:	68fa      	ldr	r2, [r7, #12]
3418dbda:	68bb      	ldr	r3, [r7, #8]
3418dbdc:	fbb2 f3f3 	udiv	r3, r2, r3
3418dbe0:	60fb      	str	r3, [r7, #12]
            break;
3418dbe2:	e01b      	b.n	3418dc1c <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418dbe4:	f7fd fce2 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418dbe8:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418dbea:	68fa      	ldr	r2, [r7, #12]
3418dbec:	68bb      	ldr	r3, [r7, #8]
3418dbee:	fbb2 f3f3 	udiv	r3, r2, r3
3418dbf2:	60fb      	str	r3, [r7, #12]
            break;
3418dbf4:	e012      	b.n	3418dc1c <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418dbf6:	f7fd fd1f 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418dbfa:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418dbfc:	68fa      	ldr	r2, [r7, #12]
3418dbfe:	68bb      	ldr	r3, [r7, #8]
3418dc00:	fbb2 f3f3 	udiv	r3, r2, r3
3418dc04:	60fb      	str	r3, [r7, #12]
            break;
3418dc06:	e009      	b.n	3418dc1c <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418dc08:	f7fd fd5c 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418dc0c:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418dc0e:	68fa      	ldr	r2, [r7, #12]
3418dc10:	68bb      	ldr	r3, [r7, #8]
3418dc12:	fbb2 f3f3 	udiv	r3, r2, r3
3418dc16:	60fb      	str	r3, [r7, #12]
            break;
3418dc18:	e000      	b.n	3418dc1c <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            break;
3418dc1a:	bf00      	nop
        }
      }
      break;
3418dc1c:	e05d      	b.n	3418dcda <RCCEx_GetSPDIFRXCLKFreq+0x1a2>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418dc1e:	f7fa f9eb 	bl	34187ff8 <LL_RCC_IC8_IsEnabled>
3418dc22:	4603      	mov	r3, r0
3418dc24:	2b00      	cmp	r3, #0
3418dc26:	d05a      	beq.n	3418dcde <RCCEx_GetSPDIFRXCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418dc28:	f7fa fa08 	bl	3418803c <LL_RCC_IC8_GetDivider>
3418dc2c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418dc2e:	f7fa f9f7 	bl	34188020 <LL_RCC_IC8_GetSource>
3418dc32:	4603      	mov	r3, r0
3418dc34:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418dc38:	d029      	beq.n	3418dc8e <RCCEx_GetSPDIFRXCLKFreq+0x156>
3418dc3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418dc3e:	d82f      	bhi.n	3418dca0 <RCCEx_GetSPDIFRXCLKFreq+0x168>
3418dc40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418dc44:	d01a      	beq.n	3418dc7c <RCCEx_GetSPDIFRXCLKFreq+0x144>
3418dc46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418dc4a:	d829      	bhi.n	3418dca0 <RCCEx_GetSPDIFRXCLKFreq+0x168>
3418dc4c:	2b00      	cmp	r3, #0
3418dc4e:	d003      	beq.n	3418dc58 <RCCEx_GetSPDIFRXCLKFreq+0x120>
3418dc50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418dc54:	d009      	beq.n	3418dc6a <RCCEx_GetSPDIFRXCLKFreq+0x132>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418dc56:	e023      	b.n	3418dca0 <RCCEx_GetSPDIFRXCLKFreq+0x168>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418dc58:	f7fd fc62 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418dc5c:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418dc5e:	68fa      	ldr	r2, [r7, #12]
3418dc60:	68bb      	ldr	r3, [r7, #8]
3418dc62:	fbb2 f3f3 	udiv	r3, r2, r3
3418dc66:	60fb      	str	r3, [r7, #12]
            break;
3418dc68:	e01b      	b.n	3418dca2 <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418dc6a:	f7fd fc9f 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418dc6e:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418dc70:	68fa      	ldr	r2, [r7, #12]
3418dc72:	68bb      	ldr	r3, [r7, #8]
3418dc74:	fbb2 f3f3 	udiv	r3, r2, r3
3418dc78:	60fb      	str	r3, [r7, #12]
            break;
3418dc7a:	e012      	b.n	3418dca2 <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418dc7c:	f7fd fcdc 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418dc80:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418dc82:	68fa      	ldr	r2, [r7, #12]
3418dc84:	68bb      	ldr	r3, [r7, #8]
3418dc86:	fbb2 f3f3 	udiv	r3, r2, r3
3418dc8a:	60fb      	str	r3, [r7, #12]
            break;
3418dc8c:	e009      	b.n	3418dca2 <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418dc8e:	f7fd fd19 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418dc92:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418dc94:	68fa      	ldr	r2, [r7, #12]
3418dc96:	68bb      	ldr	r3, [r7, #8]
3418dc98:	fbb2 f3f3 	udiv	r3, r2, r3
3418dc9c:	60fb      	str	r3, [r7, #12]
            break;
3418dc9e:	e000      	b.n	3418dca2 <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            break;
3418dca0:	bf00      	nop
        }
      }
      break;
3418dca2:	e01c      	b.n	3418dcde <RCCEx_GetSPDIFRXCLKFreq+0x1a6>

    case LL_RCC_SPDIFRX1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418dca4:	f7f9 f9c4 	bl	34187030 <LL_RCC_HSI_IsReady>
3418dca8:	4603      	mov	r3, r0
3418dcaa:	2b00      	cmp	r3, #0
3418dcac:	d019      	beq.n	3418dce2 <RCCEx_GetSPDIFRXCLKFreq+0x1aa>
      {
        spdifrx_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418dcae:	f7f9 f9d1 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418dcb2:	4603      	mov	r3, r0
3418dcb4:	09db      	lsrs	r3, r3, #7
3418dcb6:	4a0f      	ldr	r2, [pc, #60]	@ (3418dcf4 <RCCEx_GetSPDIFRXCLKFreq+0x1bc>)
3418dcb8:	fa22 f303 	lsr.w	r3, r2, r3
3418dcbc:	60fb      	str	r3, [r7, #12]
      }
      break;
3418dcbe:	e010      	b.n	3418dce2 <RCCEx_GetSPDIFRXCLKFreq+0x1aa>

    case LL_RCC_SPDIFRX1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418dcc0:	f7f9 f9d6 	bl	34187070 <LL_RCC_MSI_IsReady>
3418dcc4:	4603      	mov	r3, r0
3418dcc6:	2b00      	cmp	r3, #0
3418dcc8:	d00d      	beq.n	3418dce6 <RCCEx_GetSPDIFRXCLKFreq+0x1ae>
      {
        spdifrx_frequency = MSI_VALUE;
3418dcca:	4b0b      	ldr	r3, [pc, #44]	@ (3418dcf8 <RCCEx_GetSPDIFRXCLKFreq+0x1c0>)
3418dccc:	60fb      	str	r3, [r7, #12]
      }
      break;
3418dcce:	e00a      	b.n	3418dce6 <RCCEx_GetSPDIFRXCLKFreq+0x1ae>

    case LL_RCC_SPDIFRX1_CLKSOURCE_I2S_CKIN:
      spdifrx_frequency = EXTERNAL_CLOCK_VALUE;
3418dcd0:	4b0a      	ldr	r3, [pc, #40]	@ (3418dcfc <RCCEx_GetSPDIFRXCLKFreq+0x1c4>)
3418dcd2:	60fb      	str	r3, [r7, #12]
      break;
3418dcd4:	e008      	b.n	3418dce8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    default:
      /* Unexpected case */
      break;
3418dcd6:	bf00      	nop
3418dcd8:	e006      	b.n	3418dce8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418dcda:	bf00      	nop
3418dcdc:	e004      	b.n	3418dce8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418dcde:	bf00      	nop
3418dce0:	e002      	b.n	3418dce8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418dce2:	bf00      	nop
3418dce4:	e000      	b.n	3418dce8 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418dce6:	bf00      	nop
  }

  return spdifrx_frequency;
3418dce8:	68fb      	ldr	r3, [r7, #12]
}
3418dcea:	4618      	mov	r0, r3
3418dcec:	3710      	adds	r7, #16
3418dcee:	46bd      	mov	sp, r7
3418dcf0:	bd80      	pop	{r7, pc}
3418dcf2:	bf00      	nop
3418dcf4:	03d09000 	.word	0x03d09000
3418dcf8:	003d0900 	.word	0x003d0900
3418dcfc:	00bb8000 	.word	0x00bb8000

3418dd00 <RCCEx_GetSPICLKFreq>:
  *         @arg @ref RCCEx_SPI6_Clock_Source
  * @retval SPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPICLKFreq(uint32_t SPIxSource)
{
3418dd00:	b580      	push	{r7, lr}
3418dd02:	b084      	sub	sp, #16
3418dd04:	af00      	add	r7, sp, #0
3418dd06:	6078      	str	r0, [r7, #4]
  uint32_t spi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418dd08:	2300      	movs	r3, #0
3418dd0a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPIClockSource(SPIxSource))
3418dd0c:	6878      	ldr	r0, [r7, #4]
3418dd0e:	f7f9 fd6b 	bl	341877e8 <LL_RCC_GetSPIClockSource>
3418dd12:	4603      	mov	r3, r0
3418dd14:	4aa7      	ldr	r2, [pc, #668]	@ (3418dfb4 <RCCEx_GetSPICLKFreq+0x2b4>)
3418dd16:	4293      	cmp	r3, r2
3418dd18:	f000 829e 	beq.w	3418e258 <RCCEx_GetSPICLKFreq+0x558>
3418dd1c:	4aa5      	ldr	r2, [pc, #660]	@ (3418dfb4 <RCCEx_GetSPICLKFreq+0x2b4>)
3418dd1e:	4293      	cmp	r3, r2
3418dd20:	f200 82a5 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dd24:	4aa4      	ldr	r2, [pc, #656]	@ (3418dfb8 <RCCEx_GetSPICLKFreq+0x2b8>)
3418dd26:	4293      	cmp	r3, r2
3418dd28:	f000 8299 	beq.w	3418e25e <RCCEx_GetSPICLKFreq+0x55e>
3418dd2c:	4aa2      	ldr	r2, [pc, #648]	@ (3418dfb8 <RCCEx_GetSPICLKFreq+0x2b8>)
3418dd2e:	4293      	cmp	r3, r2
3418dd30:	f200 829d 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dd34:	4aa1      	ldr	r2, [pc, #644]	@ (3418dfbc <RCCEx_GetSPICLKFreq+0x2bc>)
3418dd36:	4293      	cmp	r3, r2
3418dd38:	f000 8291 	beq.w	3418e25e <RCCEx_GetSPICLKFreq+0x55e>
3418dd3c:	4a9f      	ldr	r2, [pc, #636]	@ (3418dfbc <RCCEx_GetSPICLKFreq+0x2bc>)
3418dd3e:	4293      	cmp	r3, r2
3418dd40:	f200 8295 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dd44:	4a9e      	ldr	r2, [pc, #632]	@ (3418dfc0 <RCCEx_GetSPICLKFreq+0x2c0>)
3418dd46:	4293      	cmp	r3, r2
3418dd48:	f000 8286 	beq.w	3418e258 <RCCEx_GetSPICLKFreq+0x558>
3418dd4c:	4a9c      	ldr	r2, [pc, #624]	@ (3418dfc0 <RCCEx_GetSPICLKFreq+0x2c0>)
3418dd4e:	4293      	cmp	r3, r2
3418dd50:	f200 828d 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dd54:	4a9b      	ldr	r2, [pc, #620]	@ (3418dfc4 <RCCEx_GetSPICLKFreq+0x2c4>)
3418dd56:	4293      	cmp	r3, r2
3418dd58:	f000 827e 	beq.w	3418e258 <RCCEx_GetSPICLKFreq+0x558>
3418dd5c:	4a99      	ldr	r2, [pc, #612]	@ (3418dfc4 <RCCEx_GetSPICLKFreq+0x2c4>)
3418dd5e:	4293      	cmp	r3, r2
3418dd60:	f200 8285 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dd64:	4a98      	ldr	r2, [pc, #608]	@ (3418dfc8 <RCCEx_GetSPICLKFreq+0x2c8>)
3418dd66:	4293      	cmp	r3, r2
3418dd68:	f000 8276 	beq.w	3418e258 <RCCEx_GetSPICLKFreq+0x558>
3418dd6c:	4a96      	ldr	r2, [pc, #600]	@ (3418dfc8 <RCCEx_GetSPICLKFreq+0x2c8>)
3418dd6e:	4293      	cmp	r3, r2
3418dd70:	f200 827d 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dd74:	4a95      	ldr	r2, [pc, #596]	@ (3418dfcc <RCCEx_GetSPICLKFreq+0x2cc>)
3418dd76:	4293      	cmp	r3, r2
3418dd78:	f000 8258 	beq.w	3418e22c <RCCEx_GetSPICLKFreq+0x52c>
3418dd7c:	4a93      	ldr	r2, [pc, #588]	@ (3418dfcc <RCCEx_GetSPICLKFreq+0x2cc>)
3418dd7e:	4293      	cmp	r3, r2
3418dd80:	f200 8275 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dd84:	4a92      	ldr	r2, [pc, #584]	@ (3418dfd0 <RCCEx_GetSPICLKFreq+0x2d0>)
3418dd86:	4293      	cmp	r3, r2
3418dd88:	f000 8250 	beq.w	3418e22c <RCCEx_GetSPICLKFreq+0x52c>
3418dd8c:	4a90      	ldr	r2, [pc, #576]	@ (3418dfd0 <RCCEx_GetSPICLKFreq+0x2d0>)
3418dd8e:	4293      	cmp	r3, r2
3418dd90:	f200 826d 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dd94:	4a8f      	ldr	r2, [pc, #572]	@ (3418dfd4 <RCCEx_GetSPICLKFreq+0x2d4>)
3418dd96:	4293      	cmp	r3, r2
3418dd98:	f000 8248 	beq.w	3418e22c <RCCEx_GetSPICLKFreq+0x52c>
3418dd9c:	4a8d      	ldr	r2, [pc, #564]	@ (3418dfd4 <RCCEx_GetSPICLKFreq+0x2d4>)
3418dd9e:	4293      	cmp	r3, r2
3418dda0:	f200 8265 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dda4:	4a8c      	ldr	r2, [pc, #560]	@ (3418dfd8 <RCCEx_GetSPICLKFreq+0x2d8>)
3418dda6:	4293      	cmp	r3, r2
3418dda8:	f000 8240 	beq.w	3418e22c <RCCEx_GetSPICLKFreq+0x52c>
3418ddac:	4a8a      	ldr	r2, [pc, #552]	@ (3418dfd8 <RCCEx_GetSPICLKFreq+0x2d8>)
3418ddae:	4293      	cmp	r3, r2
3418ddb0:	f200 825d 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418ddb4:	4a89      	ldr	r2, [pc, #548]	@ (3418dfdc <RCCEx_GetSPICLKFreq+0x2dc>)
3418ddb6:	4293      	cmp	r3, r2
3418ddb8:	f000 8238 	beq.w	3418e22c <RCCEx_GetSPICLKFreq+0x52c>
3418ddbc:	4a87      	ldr	r2, [pc, #540]	@ (3418dfdc <RCCEx_GetSPICLKFreq+0x2dc>)
3418ddbe:	4293      	cmp	r3, r2
3418ddc0:	f200 8255 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418ddc4:	4a86      	ldr	r2, [pc, #536]	@ (3418dfe0 <RCCEx_GetSPICLKFreq+0x2e0>)
3418ddc6:	4293      	cmp	r3, r2
3418ddc8:	f000 8230 	beq.w	3418e22c <RCCEx_GetSPICLKFreq+0x52c>
3418ddcc:	4a84      	ldr	r2, [pc, #528]	@ (3418dfe0 <RCCEx_GetSPICLKFreq+0x2e0>)
3418ddce:	4293      	cmp	r3, r2
3418ddd0:	f200 824d 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418ddd4:	4a83      	ldr	r2, [pc, #524]	@ (3418dfe4 <RCCEx_GetSPICLKFreq+0x2e4>)
3418ddd6:	4293      	cmp	r3, r2
3418ddd8:	f000 8236 	beq.w	3418e248 <RCCEx_GetSPICLKFreq+0x548>
3418dddc:	4a81      	ldr	r2, [pc, #516]	@ (3418dfe4 <RCCEx_GetSPICLKFreq+0x2e4>)
3418ddde:	4293      	cmp	r3, r2
3418dde0:	f200 8245 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dde4:	4a80      	ldr	r2, [pc, #512]	@ (3418dfe8 <RCCEx_GetSPICLKFreq+0x2e8>)
3418dde6:	4293      	cmp	r3, r2
3418dde8:	f000 822e 	beq.w	3418e248 <RCCEx_GetSPICLKFreq+0x548>
3418ddec:	4a7e      	ldr	r2, [pc, #504]	@ (3418dfe8 <RCCEx_GetSPICLKFreq+0x2e8>)
3418ddee:	4293      	cmp	r3, r2
3418ddf0:	f200 823d 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418ddf4:	4a7d      	ldr	r2, [pc, #500]	@ (3418dfec <RCCEx_GetSPICLKFreq+0x2ec>)
3418ddf6:	4293      	cmp	r3, r2
3418ddf8:	f000 8226 	beq.w	3418e248 <RCCEx_GetSPICLKFreq+0x548>
3418ddfc:	4a7b      	ldr	r2, [pc, #492]	@ (3418dfec <RCCEx_GetSPICLKFreq+0x2ec>)
3418ddfe:	4293      	cmp	r3, r2
3418de00:	f200 8235 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418de04:	4a7a      	ldr	r2, [pc, #488]	@ (3418dff0 <RCCEx_GetSPICLKFreq+0x2f0>)
3418de06:	4293      	cmp	r3, r2
3418de08:	f000 821e 	beq.w	3418e248 <RCCEx_GetSPICLKFreq+0x548>
3418de0c:	4a78      	ldr	r2, [pc, #480]	@ (3418dff0 <RCCEx_GetSPICLKFreq+0x2f0>)
3418de0e:	4293      	cmp	r3, r2
3418de10:	f200 822d 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418de14:	4a77      	ldr	r2, [pc, #476]	@ (3418dff4 <RCCEx_GetSPICLKFreq+0x2f4>)
3418de16:	4293      	cmp	r3, r2
3418de18:	f000 8216 	beq.w	3418e248 <RCCEx_GetSPICLKFreq+0x548>
3418de1c:	4a75      	ldr	r2, [pc, #468]	@ (3418dff4 <RCCEx_GetSPICLKFreq+0x2f4>)
3418de1e:	4293      	cmp	r3, r2
3418de20:	f200 8225 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418de24:	4a74      	ldr	r2, [pc, #464]	@ (3418dff8 <RCCEx_GetSPICLKFreq+0x2f8>)
3418de26:	4293      	cmp	r3, r2
3418de28:	f000 820e 	beq.w	3418e248 <RCCEx_GetSPICLKFreq+0x548>
3418de2c:	4a72      	ldr	r2, [pc, #456]	@ (3418dff8 <RCCEx_GetSPICLKFreq+0x2f8>)
3418de2e:	4293      	cmp	r3, r2
3418de30:	f200 821d 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418de34:	4a71      	ldr	r2, [pc, #452]	@ (3418dffc <RCCEx_GetSPICLKFreq+0x2fc>)
3418de36:	4293      	cmp	r3, r2
3418de38:	f000 8171 	beq.w	3418e11e <RCCEx_GetSPICLKFreq+0x41e>
3418de3c:	4a6f      	ldr	r2, [pc, #444]	@ (3418dffc <RCCEx_GetSPICLKFreq+0x2fc>)
3418de3e:	4293      	cmp	r3, r2
3418de40:	f200 8215 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418de44:	4a6e      	ldr	r2, [pc, #440]	@ (3418e000 <RCCEx_GetSPICLKFreq+0x300>)
3418de46:	4293      	cmp	r3, r2
3418de48:	f000 81ad 	beq.w	3418e1a6 <RCCEx_GetSPICLKFreq+0x4a6>
3418de4c:	4a6c      	ldr	r2, [pc, #432]	@ (3418e000 <RCCEx_GetSPICLKFreq+0x300>)
3418de4e:	4293      	cmp	r3, r2
3418de50:	f200 820d 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418de54:	4a6b      	ldr	r2, [pc, #428]	@ (3418e004 <RCCEx_GetSPICLKFreq+0x304>)
3418de56:	4293      	cmp	r3, r2
3418de58:	f000 81a5 	beq.w	3418e1a6 <RCCEx_GetSPICLKFreq+0x4a6>
3418de5c:	4a69      	ldr	r2, [pc, #420]	@ (3418e004 <RCCEx_GetSPICLKFreq+0x304>)
3418de5e:	4293      	cmp	r3, r2
3418de60:	f200 8205 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418de64:	4a68      	ldr	r2, [pc, #416]	@ (3418e008 <RCCEx_GetSPICLKFreq+0x308>)
3418de66:	4293      	cmp	r3, r2
3418de68:	f000 8159 	beq.w	3418e11e <RCCEx_GetSPICLKFreq+0x41e>
3418de6c:	4a66      	ldr	r2, [pc, #408]	@ (3418e008 <RCCEx_GetSPICLKFreq+0x308>)
3418de6e:	4293      	cmp	r3, r2
3418de70:	f200 81fd 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418de74:	4a65      	ldr	r2, [pc, #404]	@ (3418e00c <RCCEx_GetSPICLKFreq+0x30c>)
3418de76:	4293      	cmp	r3, r2
3418de78:	f000 8151 	beq.w	3418e11e <RCCEx_GetSPICLKFreq+0x41e>
3418de7c:	4a63      	ldr	r2, [pc, #396]	@ (3418e00c <RCCEx_GetSPICLKFreq+0x30c>)
3418de7e:	4293      	cmp	r3, r2
3418de80:	f200 81f5 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418de84:	4a62      	ldr	r2, [pc, #392]	@ (3418e010 <RCCEx_GetSPICLKFreq+0x310>)
3418de86:	4293      	cmp	r3, r2
3418de88:	f000 8149 	beq.w	3418e11e <RCCEx_GetSPICLKFreq+0x41e>
3418de8c:	4a60      	ldr	r2, [pc, #384]	@ (3418e010 <RCCEx_GetSPICLKFreq+0x310>)
3418de8e:	4293      	cmp	r3, r2
3418de90:	f200 81ed 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418de94:	4a5f      	ldr	r2, [pc, #380]	@ (3418e014 <RCCEx_GetSPICLKFreq+0x314>)
3418de96:	4293      	cmp	r3, r2
3418de98:	f000 80fd 	beq.w	3418e096 <RCCEx_GetSPICLKFreq+0x396>
3418de9c:	4a5d      	ldr	r2, [pc, #372]	@ (3418e014 <RCCEx_GetSPICLKFreq+0x314>)
3418de9e:	4293      	cmp	r3, r2
3418dea0:	f200 81e5 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dea4:	4a5c      	ldr	r2, [pc, #368]	@ (3418e018 <RCCEx_GetSPICLKFreq+0x318>)
3418dea6:	4293      	cmp	r3, r2
3418dea8:	f000 8139 	beq.w	3418e11e <RCCEx_GetSPICLKFreq+0x41e>
3418deac:	4a5a      	ldr	r2, [pc, #360]	@ (3418e018 <RCCEx_GetSPICLKFreq+0x318>)
3418deae:	4293      	cmp	r3, r2
3418deb0:	f200 81dd 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418deb4:	4a59      	ldr	r2, [pc, #356]	@ (3418e01c <RCCEx_GetSPICLKFreq+0x31c>)
3418deb6:	4293      	cmp	r3, r2
3418deb8:	f000 8131 	beq.w	3418e11e <RCCEx_GetSPICLKFreq+0x41e>
3418debc:	4a57      	ldr	r2, [pc, #348]	@ (3418e01c <RCCEx_GetSPICLKFreq+0x31c>)
3418debe:	4293      	cmp	r3, r2
3418dec0:	f200 81d5 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dec4:	4a56      	ldr	r2, [pc, #344]	@ (3418e020 <RCCEx_GetSPICLKFreq+0x320>)
3418dec6:	4293      	cmp	r3, r2
3418dec8:	f000 80e5 	beq.w	3418e096 <RCCEx_GetSPICLKFreq+0x396>
3418decc:	4a54      	ldr	r2, [pc, #336]	@ (3418e020 <RCCEx_GetSPICLKFreq+0x320>)
3418dece:	4293      	cmp	r3, r2
3418ded0:	f200 81cd 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418ded4:	4a53      	ldr	r2, [pc, #332]	@ (3418e024 <RCCEx_GetSPICLKFreq+0x324>)
3418ded6:	4293      	cmp	r3, r2
3418ded8:	f000 80dd 	beq.w	3418e096 <RCCEx_GetSPICLKFreq+0x396>
3418dedc:	4a51      	ldr	r2, [pc, #324]	@ (3418e024 <RCCEx_GetSPICLKFreq+0x324>)
3418dede:	4293      	cmp	r3, r2
3418dee0:	f200 81c5 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418dee4:	4a50      	ldr	r2, [pc, #320]	@ (3418e028 <RCCEx_GetSPICLKFreq+0x328>)
3418dee6:	4293      	cmp	r3, r2
3418dee8:	f000 80d5 	beq.w	3418e096 <RCCEx_GetSPICLKFreq+0x396>
3418deec:	4a4e      	ldr	r2, [pc, #312]	@ (3418e028 <RCCEx_GetSPICLKFreq+0x328>)
3418deee:	4293      	cmp	r3, r2
3418def0:	f200 81bd 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418def4:	4a4d      	ldr	r2, [pc, #308]	@ (3418e02c <RCCEx_GetSPICLKFreq+0x32c>)
3418def6:	4293      	cmp	r3, r2
3418def8:	f000 80c8 	beq.w	3418e08c <RCCEx_GetSPICLKFreq+0x38c>
3418defc:	4a4b      	ldr	r2, [pc, #300]	@ (3418e02c <RCCEx_GetSPICLKFreq+0x32c>)
3418defe:	4293      	cmp	r3, r2
3418df00:	f200 81b5 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418df04:	4a4a      	ldr	r2, [pc, #296]	@ (3418e030 <RCCEx_GetSPICLKFreq+0x330>)
3418df06:	4293      	cmp	r3, r2
3418df08:	f000 80c0 	beq.w	3418e08c <RCCEx_GetSPICLKFreq+0x38c>
3418df0c:	4a48      	ldr	r2, [pc, #288]	@ (3418e030 <RCCEx_GetSPICLKFreq+0x330>)
3418df0e:	4293      	cmp	r3, r2
3418df10:	f200 81ad 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418df14:	4a47      	ldr	r2, [pc, #284]	@ (3418e034 <RCCEx_GetSPICLKFreq+0x334>)
3418df16:	4293      	cmp	r3, r2
3418df18:	f000 80b8 	beq.w	3418e08c <RCCEx_GetSPICLKFreq+0x38c>
3418df1c:	4a45      	ldr	r2, [pc, #276]	@ (3418e034 <RCCEx_GetSPICLKFreq+0x334>)
3418df1e:	4293      	cmp	r3, r2
3418df20:	f200 81a5 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418df24:	4a44      	ldr	r2, [pc, #272]	@ (3418e038 <RCCEx_GetSPICLKFreq+0x338>)
3418df26:	4293      	cmp	r3, r2
3418df28:	f000 80b0 	beq.w	3418e08c <RCCEx_GetSPICLKFreq+0x38c>
3418df2c:	4a42      	ldr	r2, [pc, #264]	@ (3418e038 <RCCEx_GetSPICLKFreq+0x338>)
3418df2e:	4293      	cmp	r3, r2
3418df30:	f200 819d 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418df34:	4a41      	ldr	r2, [pc, #260]	@ (3418e03c <RCCEx_GetSPICLKFreq+0x33c>)
3418df36:	4293      	cmp	r3, r2
3418df38:	f000 80a8 	beq.w	3418e08c <RCCEx_GetSPICLKFreq+0x38c>
3418df3c:	4a3f      	ldr	r2, [pc, #252]	@ (3418e03c <RCCEx_GetSPICLKFreq+0x33c>)
3418df3e:	4293      	cmp	r3, r2
3418df40:	f200 8195 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418df44:	4a3e      	ldr	r2, [pc, #248]	@ (3418e040 <RCCEx_GetSPICLKFreq+0x340>)
3418df46:	4293      	cmp	r3, r2
3418df48:	f000 80a0 	beq.w	3418e08c <RCCEx_GetSPICLKFreq+0x38c>
3418df4c:	4a3c      	ldr	r2, [pc, #240]	@ (3418e040 <RCCEx_GetSPICLKFreq+0x340>)
3418df4e:	4293      	cmp	r3, r2
3418df50:	f200 818d 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418df54:	4a3b      	ldr	r2, [pc, #236]	@ (3418e044 <RCCEx_GetSPICLKFreq+0x344>)
3418df56:	4293      	cmp	r3, r2
3418df58:	f000 808c 	beq.w	3418e074 <RCCEx_GetSPICLKFreq+0x374>
3418df5c:	4a39      	ldr	r2, [pc, #228]	@ (3418e044 <RCCEx_GetSPICLKFreq+0x344>)
3418df5e:	4293      	cmp	r3, r2
3418df60:	f200 8185 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418df64:	4a38      	ldr	r2, [pc, #224]	@ (3418e048 <RCCEx_GetSPICLKFreq+0x348>)
3418df66:	4293      	cmp	r3, r2
3418df68:	d078      	beq.n	3418e05c <RCCEx_GetSPICLKFreq+0x35c>
3418df6a:	4a37      	ldr	r2, [pc, #220]	@ (3418e048 <RCCEx_GetSPICLKFreq+0x348>)
3418df6c:	4293      	cmp	r3, r2
3418df6e:	f200 817e 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418df72:	4a36      	ldr	r2, [pc, #216]	@ (3418e04c <RCCEx_GetSPICLKFreq+0x34c>)
3418df74:	4293      	cmp	r3, r2
3418df76:	d071      	beq.n	3418e05c <RCCEx_GetSPICLKFreq+0x35c>
3418df78:	4a34      	ldr	r2, [pc, #208]	@ (3418e04c <RCCEx_GetSPICLKFreq+0x34c>)
3418df7a:	4293      	cmp	r3, r2
3418df7c:	f200 8177 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418df80:	4a33      	ldr	r2, [pc, #204]	@ (3418e050 <RCCEx_GetSPICLKFreq+0x350>)
3418df82:	4293      	cmp	r3, r2
3418df84:	d00a      	beq.n	3418df9c <RCCEx_GetSPICLKFreq+0x29c>
3418df86:	4a32      	ldr	r2, [pc, #200]	@ (3418e050 <RCCEx_GetSPICLKFreq+0x350>)
3418df88:	4293      	cmp	r3, r2
3418df8a:	f200 8170 	bhi.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
3418df8e:	4a31      	ldr	r2, [pc, #196]	@ (3418e054 <RCCEx_GetSPICLKFreq+0x354>)
3418df90:	4293      	cmp	r3, r2
3418df92:	d063      	beq.n	3418e05c <RCCEx_GetSPICLKFreq+0x35c>
3418df94:	4a30      	ldr	r2, [pc, #192]	@ (3418e058 <RCCEx_GetSPICLKFreq+0x358>)
3418df96:	4293      	cmp	r3, r2
3418df98:	f040 8169 	bne.w	3418e26e <RCCEx_GetSPICLKFreq+0x56e>
  {
    case LL_RCC_SPI2_CLKSOURCE_PCLK1:
    case LL_RCC_SPI3_CLKSOURCE_PCLK1:
      spi_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418df9c:	f7f8 fc34 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418dfa0:	4603      	mov	r3, r0
3418dfa2:	4618      	mov	r0, r3
3418dfa4:	f7fd fbd4 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418dfa8:	4603      	mov	r3, r0
3418dfaa:	4618      	mov	r0, r3
3418dfac:	f7fd fbe1 	bl	3418b772 <RCCEx_GetPCLK1Freq>
3418dfb0:	60f8      	str	r0, [r7, #12]
      break;
3418dfb2:	e169      	b.n	3418e288 <RCCEx_GetSPICLKFreq+0x588>
3418dfb4:	07061820 	.word	0x07061820
3418dfb8:	07061420 	.word	0x07061420
3418dfbc:	07061020 	.word	0x07061020
3418dfc0:	07060c20 	.word	0x07060c20
3418dfc4:	07060820 	.word	0x07060820
3418dfc8:	07060420 	.word	0x07060420
3418dfcc:	07051820 	.word	0x07051820
3418dfd0:	07051420 	.word	0x07051420
3418dfd4:	07051020 	.word	0x07051020
3418dfd8:	07050c20 	.word	0x07050c20
3418dfdc:	07050820 	.word	0x07050820
3418dfe0:	07050420 	.word	0x07050420
3418dfe4:	07041820 	.word	0x07041820
3418dfe8:	07041420 	.word	0x07041420
3418dfec:	07041020 	.word	0x07041020
3418dff0:	07040c20 	.word	0x07040c20
3418dff4:	07040820 	.word	0x07040820
3418dff8:	07040420 	.word	0x07040420
3418dffc:	07031820 	.word	0x07031820
3418e000:	07031420 	.word	0x07031420
3418e004:	07031020 	.word	0x07031020
3418e008:	07030c20 	.word	0x07030c20
3418e00c:	07030820 	.word	0x07030820
3418e010:	07030420 	.word	0x07030420
3418e014:	07021820 	.word	0x07021820
3418e018:	07021420 	.word	0x07021420
3418e01c:	07021020 	.word	0x07021020
3418e020:	07020c20 	.word	0x07020c20
3418e024:	07020820 	.word	0x07020820
3418e028:	07020420 	.word	0x07020420
3418e02c:	07011820 	.word	0x07011820
3418e030:	07011420 	.word	0x07011420
3418e034:	07011020 	.word	0x07011020
3418e038:	07010c20 	.word	0x07010c20
3418e03c:	07010820 	.word	0x07010820
3418e040:	07010420 	.word	0x07010420
3418e044:	07001820 	.word	0x07001820
3418e048:	07001420 	.word	0x07001420
3418e04c:	07001020 	.word	0x07001020
3418e050:	07000c20 	.word	0x07000c20
3418e054:	07000420 	.word	0x07000420
3418e058:	07000820 	.word	0x07000820

    case LL_RCC_SPI1_CLKSOURCE_PCLK2:
    case LL_RCC_SPI4_CLKSOURCE_PCLK2:
    case LL_RCC_SPI5_CLKSOURCE_PCLK2:
      spi_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418e05c:	f7f8 fbd4 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418e060:	4603      	mov	r3, r0
3418e062:	4618      	mov	r0, r3
3418e064:	f7fd fb74 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418e068:	4603      	mov	r3, r0
3418e06a:	4618      	mov	r0, r3
3418e06c:	f7fd fb91 	bl	3418b792 <RCCEx_GetPCLK2Freq>
3418e070:	60f8      	str	r0, [r7, #12]
      break;
3418e072:	e109      	b.n	3418e288 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI6_CLKSOURCE_PCLK4:
      spi_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418e074:	f7f8 fbc8 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418e078:	4603      	mov	r3, r0
3418e07a:	4618      	mov	r0, r3
3418e07c:	f7fd fb68 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418e080:	4603      	mov	r3, r0
3418e082:	4618      	mov	r0, r3
3418e084:	f7fd fb96 	bl	3418b7b4 <RCCEx_GetPCLK4Freq>
3418e088:	60f8      	str	r0, [r7, #12]
      break;
3418e08a:	e0fd      	b.n	3418e288 <RCCEx_GetSPICLKFreq+0x588>
    case LL_RCC_SPI2_CLKSOURCE_CLKP:
    case LL_RCC_SPI3_CLKSOURCE_CLKP:
    case LL_RCC_SPI4_CLKSOURCE_CLKP:
    case LL_RCC_SPI5_CLKSOURCE_CLKP:
    case LL_RCC_SPI6_CLKSOURCE_CLKP:
      spi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418e08c:	2007      	movs	r0, #7
3418e08e:	f7fd fe4b 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418e092:	60f8      	str	r0, [r7, #12]
      break;
3418e094:	e0f8      	b.n	3418e288 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI1_CLKSOURCE_IC8:
    case LL_RCC_SPI2_CLKSOURCE_IC8:
    case LL_RCC_SPI3_CLKSOURCE_IC8:
    case LL_RCC_SPI6_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418e096:	f7f9 ffaf 	bl	34187ff8 <LL_RCC_IC8_IsEnabled>
3418e09a:	4603      	mov	r3, r0
3418e09c:	2b00      	cmp	r3, #0
3418e09e:	f000 80e8 	beq.w	3418e272 <RCCEx_GetSPICLKFreq+0x572>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418e0a2:	f7f9 ffcb 	bl	3418803c <LL_RCC_IC8_GetDivider>
3418e0a6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418e0a8:	f7f9 ffba 	bl	34188020 <LL_RCC_IC8_GetSource>
3418e0ac:	4603      	mov	r3, r0
3418e0ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418e0b2:	d029      	beq.n	3418e108 <RCCEx_GetSPICLKFreq+0x408>
3418e0b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418e0b8:	d82f      	bhi.n	3418e11a <RCCEx_GetSPICLKFreq+0x41a>
3418e0ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418e0be:	d01a      	beq.n	3418e0f6 <RCCEx_GetSPICLKFreq+0x3f6>
3418e0c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418e0c4:	d829      	bhi.n	3418e11a <RCCEx_GetSPICLKFreq+0x41a>
3418e0c6:	2b00      	cmp	r3, #0
3418e0c8:	d003      	beq.n	3418e0d2 <RCCEx_GetSPICLKFreq+0x3d2>
3418e0ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418e0ce:	d009      	beq.n	3418e0e4 <RCCEx_GetSPICLKFreq+0x3e4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418e0d0:	e023      	b.n	3418e11a <RCCEx_GetSPICLKFreq+0x41a>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418e0d2:	f7fd fa25 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418e0d6:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418e0d8:	68fa      	ldr	r2, [r7, #12]
3418e0da:	68bb      	ldr	r3, [r7, #8]
3418e0dc:	fbb2 f3f3 	udiv	r3, r2, r3
3418e0e0:	60fb      	str	r3, [r7, #12]
            break;
3418e0e2:	e01b      	b.n	3418e11c <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418e0e4:	f7fd fa62 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418e0e8:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418e0ea:	68fa      	ldr	r2, [r7, #12]
3418e0ec:	68bb      	ldr	r3, [r7, #8]
3418e0ee:	fbb2 f3f3 	udiv	r3, r2, r3
3418e0f2:	60fb      	str	r3, [r7, #12]
            break;
3418e0f4:	e012      	b.n	3418e11c <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418e0f6:	f7fd fa9f 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418e0fa:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418e0fc:	68fa      	ldr	r2, [r7, #12]
3418e0fe:	68bb      	ldr	r3, [r7, #8]
3418e100:	fbb2 f3f3 	udiv	r3, r2, r3
3418e104:	60fb      	str	r3, [r7, #12]
            break;
3418e106:	e009      	b.n	3418e11c <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418e108:	f7fd fadc 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418e10c:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418e10e:	68fa      	ldr	r2, [r7, #12]
3418e110:	68bb      	ldr	r3, [r7, #8]
3418e112:	fbb2 f3f3 	udiv	r3, r2, r3
3418e116:	60fb      	str	r3, [r7, #12]
            break;
3418e118:	e000      	b.n	3418e11c <RCCEx_GetSPICLKFreq+0x41c>
            break;
3418e11a:	bf00      	nop
        }
      }
      break;
3418e11c:	e0a9      	b.n	3418e272 <RCCEx_GetSPICLKFreq+0x572>
    case LL_RCC_SPI2_CLKSOURCE_IC9:
    case LL_RCC_SPI3_CLKSOURCE_IC9:
    case LL_RCC_SPI4_CLKSOURCE_IC9:
    case LL_RCC_SPI5_CLKSOURCE_IC9:
    case LL_RCC_SPI6_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418e11e:	f7f9 ffab 	bl	34188078 <LL_RCC_IC9_IsEnabled>
3418e122:	4603      	mov	r3, r0
3418e124:	2b00      	cmp	r3, #0
3418e126:	f000 80a6 	beq.w	3418e276 <RCCEx_GetSPICLKFreq+0x576>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
3418e12a:	f7f9 ffc7 	bl	341880bc <LL_RCC_IC9_GetDivider>
3418e12e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418e130:	f7f9 ffb6 	bl	341880a0 <LL_RCC_IC9_GetSource>
3418e134:	4603      	mov	r3, r0
3418e136:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418e13a:	d029      	beq.n	3418e190 <RCCEx_GetSPICLKFreq+0x490>
3418e13c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418e140:	d82f      	bhi.n	3418e1a2 <RCCEx_GetSPICLKFreq+0x4a2>
3418e142:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418e146:	d01a      	beq.n	3418e17e <RCCEx_GetSPICLKFreq+0x47e>
3418e148:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418e14c:	d829      	bhi.n	3418e1a2 <RCCEx_GetSPICLKFreq+0x4a2>
3418e14e:	2b00      	cmp	r3, #0
3418e150:	d003      	beq.n	3418e15a <RCCEx_GetSPICLKFreq+0x45a>
3418e152:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418e156:	d009      	beq.n	3418e16c <RCCEx_GetSPICLKFreq+0x46c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418e158:	e023      	b.n	3418e1a2 <RCCEx_GetSPICLKFreq+0x4a2>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418e15a:	f7fd f9e1 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418e15e:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418e160:	68fa      	ldr	r2, [r7, #12]
3418e162:	68bb      	ldr	r3, [r7, #8]
3418e164:	fbb2 f3f3 	udiv	r3, r2, r3
3418e168:	60fb      	str	r3, [r7, #12]
            break;
3418e16a:	e01b      	b.n	3418e1a4 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418e16c:	f7fd fa1e 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418e170:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418e172:	68fa      	ldr	r2, [r7, #12]
3418e174:	68bb      	ldr	r3, [r7, #8]
3418e176:	fbb2 f3f3 	udiv	r3, r2, r3
3418e17a:	60fb      	str	r3, [r7, #12]
            break;
3418e17c:	e012      	b.n	3418e1a4 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418e17e:	f7fd fa5b 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418e182:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418e184:	68fa      	ldr	r2, [r7, #12]
3418e186:	68bb      	ldr	r3, [r7, #8]
3418e188:	fbb2 f3f3 	udiv	r3, r2, r3
3418e18c:	60fb      	str	r3, [r7, #12]
            break;
3418e18e:	e009      	b.n	3418e1a4 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418e190:	f7fd fa98 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418e194:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418e196:	68fa      	ldr	r2, [r7, #12]
3418e198:	68bb      	ldr	r3, [r7, #8]
3418e19a:	fbb2 f3f3 	udiv	r3, r2, r3
3418e19e:	60fb      	str	r3, [r7, #12]
            break;
3418e1a0:	e000      	b.n	3418e1a4 <RCCEx_GetSPICLKFreq+0x4a4>
            break;
3418e1a2:	bf00      	nop
        }
      }
      break;
3418e1a4:	e067      	b.n	3418e276 <RCCEx_GetSPICLKFreq+0x576>

    case LL_RCC_SPI4_CLKSOURCE_IC14:
    case LL_RCC_SPI5_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418e1a6:	f7fa f867 	bl	34188278 <LL_RCC_IC14_IsEnabled>
3418e1aa:	4603      	mov	r3, r0
3418e1ac:	2b00      	cmp	r3, #0
3418e1ae:	d064      	beq.n	3418e27a <RCCEx_GetSPICLKFreq+0x57a>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
3418e1b0:	f7fa f884 	bl	341882bc <LL_RCC_IC14_GetDivider>
3418e1b4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418e1b6:	f7fa f873 	bl	341882a0 <LL_RCC_IC14_GetSource>
3418e1ba:	4603      	mov	r3, r0
3418e1bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418e1c0:	d029      	beq.n	3418e216 <RCCEx_GetSPICLKFreq+0x516>
3418e1c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418e1c6:	d82f      	bhi.n	3418e228 <RCCEx_GetSPICLKFreq+0x528>
3418e1c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418e1cc:	d01a      	beq.n	3418e204 <RCCEx_GetSPICLKFreq+0x504>
3418e1ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418e1d2:	d829      	bhi.n	3418e228 <RCCEx_GetSPICLKFreq+0x528>
3418e1d4:	2b00      	cmp	r3, #0
3418e1d6:	d003      	beq.n	3418e1e0 <RCCEx_GetSPICLKFreq+0x4e0>
3418e1d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418e1dc:	d009      	beq.n	3418e1f2 <RCCEx_GetSPICLKFreq+0x4f2>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418e1de:	e023      	b.n	3418e228 <RCCEx_GetSPICLKFreq+0x528>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418e1e0:	f7fd f99e 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418e1e4:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418e1e6:	68fa      	ldr	r2, [r7, #12]
3418e1e8:	68bb      	ldr	r3, [r7, #8]
3418e1ea:	fbb2 f3f3 	udiv	r3, r2, r3
3418e1ee:	60fb      	str	r3, [r7, #12]
            break;
3418e1f0:	e01b      	b.n	3418e22a <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418e1f2:	f7fd f9db 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418e1f6:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418e1f8:	68fa      	ldr	r2, [r7, #12]
3418e1fa:	68bb      	ldr	r3, [r7, #8]
3418e1fc:	fbb2 f3f3 	udiv	r3, r2, r3
3418e200:	60fb      	str	r3, [r7, #12]
            break;
3418e202:	e012      	b.n	3418e22a <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418e204:	f7fd fa18 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418e208:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418e20a:	68fa      	ldr	r2, [r7, #12]
3418e20c:	68bb      	ldr	r3, [r7, #8]
3418e20e:	fbb2 f3f3 	udiv	r3, r2, r3
3418e212:	60fb      	str	r3, [r7, #12]
            break;
3418e214:	e009      	b.n	3418e22a <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418e216:	f7fd fa55 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418e21a:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418e21c:	68fa      	ldr	r2, [r7, #12]
3418e21e:	68bb      	ldr	r3, [r7, #8]
3418e220:	fbb2 f3f3 	udiv	r3, r2, r3
3418e224:	60fb      	str	r3, [r7, #12]
            break;
3418e226:	e000      	b.n	3418e22a <RCCEx_GetSPICLKFreq+0x52a>
            break;
3418e228:	bf00      	nop
        }
      }
      break;
3418e22a:	e026      	b.n	3418e27a <RCCEx_GetSPICLKFreq+0x57a>
    case LL_RCC_SPI2_CLKSOURCE_HSI:
    case LL_RCC_SPI3_CLKSOURCE_HSI:
    case LL_RCC_SPI4_CLKSOURCE_HSI:
    case LL_RCC_SPI5_CLKSOURCE_HSI:
    case LL_RCC_SPI6_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418e22c:	f7f8 ff00 	bl	34187030 <LL_RCC_HSI_IsReady>
3418e230:	4603      	mov	r3, r0
3418e232:	2b00      	cmp	r3, #0
3418e234:	d023      	beq.n	3418e27e <RCCEx_GetSPICLKFreq+0x57e>
      {
        spi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418e236:	f7f8 ff0d 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418e23a:	4603      	mov	r3, r0
3418e23c:	09db      	lsrs	r3, r3, #7
3418e23e:	4a15      	ldr	r2, [pc, #84]	@ (3418e294 <RCCEx_GetSPICLKFreq+0x594>)
3418e240:	fa22 f303 	lsr.w	r3, r2, r3
3418e244:	60fb      	str	r3, [r7, #12]
      }
      break;
3418e246:	e01a      	b.n	3418e27e <RCCEx_GetSPICLKFreq+0x57e>
    case LL_RCC_SPI2_CLKSOURCE_MSI:
    case LL_RCC_SPI3_CLKSOURCE_MSI:
    case LL_RCC_SPI4_CLKSOURCE_MSI:
    case LL_RCC_SPI5_CLKSOURCE_MSI:
    case LL_RCC_SPI6_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418e248:	f7f8 ff12 	bl	34187070 <LL_RCC_MSI_IsReady>
3418e24c:	4603      	mov	r3, r0
3418e24e:	2b00      	cmp	r3, #0
3418e250:	d017      	beq.n	3418e282 <RCCEx_GetSPICLKFreq+0x582>
      {
        spi_frequency = MSI_VALUE;
3418e252:	4b11      	ldr	r3, [pc, #68]	@ (3418e298 <RCCEx_GetSPICLKFreq+0x598>)
3418e254:	60fb      	str	r3, [r7, #12]
      }
      break;
3418e256:	e014      	b.n	3418e282 <RCCEx_GetSPICLKFreq+0x582>

    case LL_RCC_SPI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI2_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI3_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI6_CLKSOURCE_I2S_CKIN:
      spi_frequency = EXTERNAL_CLOCK_VALUE;
3418e258:	4b10      	ldr	r3, [pc, #64]	@ (3418e29c <RCCEx_GetSPICLKFreq+0x59c>)
3418e25a:	60fb      	str	r3, [r7, #12]
      break;
3418e25c:	e014      	b.n	3418e288 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI4_CLKSOURCE_HSE:
    case LL_RCC_SPI5_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
3418e25e:	f7f8 fed5 	bl	3418700c <LL_RCC_HSE_IsReady>
3418e262:	4603      	mov	r3, r0
3418e264:	2b00      	cmp	r3, #0
3418e266:	d00e      	beq.n	3418e286 <RCCEx_GetSPICLKFreq+0x586>
      {
        spi_frequency = HSE_VALUE;
3418e268:	4b0d      	ldr	r3, [pc, #52]	@ (3418e2a0 <RCCEx_GetSPICLKFreq+0x5a0>)
3418e26a:	60fb      	str	r3, [r7, #12]
      }
      break;
3418e26c:	e00b      	b.n	3418e286 <RCCEx_GetSPICLKFreq+0x586>

    default:
      /* Unexpected case */
      break;
3418e26e:	bf00      	nop
3418e270:	e00a      	b.n	3418e288 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418e272:	bf00      	nop
3418e274:	e008      	b.n	3418e288 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418e276:	bf00      	nop
3418e278:	e006      	b.n	3418e288 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418e27a:	bf00      	nop
3418e27c:	e004      	b.n	3418e288 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418e27e:	bf00      	nop
3418e280:	e002      	b.n	3418e288 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418e282:	bf00      	nop
3418e284:	e000      	b.n	3418e288 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418e286:	bf00      	nop
  }

  return spi_frequency;
3418e288:	68fb      	ldr	r3, [r7, #12]
}
3418e28a:	4618      	mov	r0, r3
3418e28c:	3710      	adds	r7, #16
3418e28e:	46bd      	mov	sp, r7
3418e290:	bd80      	pop	{r7, pc}
3418e292:	bf00      	nop
3418e294:	03d09000 	.word	0x03d09000
3418e298:	003d0900 	.word	0x003d0900
3418e29c:	00bb8000 	.word	0x00bb8000
3418e2a0:	02dc6c00 	.word	0x02dc6c00

3418e2a4 <RCCEx_GetUARTCLKFreq>:
  *         @arg @ref RCCEx_UART9_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUARTCLKFreq(uint32_t UARTxSource)
{
3418e2a4:	b580      	push	{r7, lr}
3418e2a6:	b084      	sub	sp, #16
3418e2a8:	af00      	add	r7, sp, #0
3418e2aa:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418e2ac:	2300      	movs	r3, #0
3418e2ae:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUARTClockSource(UARTxSource))
3418e2b0:	6878      	ldr	r0, [r7, #4]
3418e2b2:	f7f9 fab1 	bl	34187818 <LL_RCC_GetUARTClockSource>
3418e2b6:	4603      	mov	r3, r0
3418e2b8:	4aa2      	ldr	r2, [pc, #648]	@ (3418e544 <RCCEx_GetUARTCLKFreq+0x2a0>)
3418e2ba:	4293      	cmp	r3, r2
3418e2bc:	f000 81e8 	beq.w	3418e690 <RCCEx_GetUARTCLKFreq+0x3ec>
3418e2c0:	4aa0      	ldr	r2, [pc, #640]	@ (3418e544 <RCCEx_GetUARTCLKFreq+0x2a0>)
3418e2c2:	4293      	cmp	r3, r2
3418e2c4:	f200 8203 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e2c8:	4a9f      	ldr	r2, [pc, #636]	@ (3418e548 <RCCEx_GetUARTCLKFreq+0x2a4>)
3418e2ca:	4293      	cmp	r3, r2
3418e2cc:	f000 81e0 	beq.w	3418e690 <RCCEx_GetUARTCLKFreq+0x3ec>
3418e2d0:	4a9d      	ldr	r2, [pc, #628]	@ (3418e548 <RCCEx_GetUARTCLKFreq+0x2a4>)
3418e2d2:	4293      	cmp	r3, r2
3418e2d4:	f200 81fb 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e2d8:	4a9c      	ldr	r2, [pc, #624]	@ (3418e54c <RCCEx_GetUARTCLKFreq+0x2a8>)
3418e2da:	4293      	cmp	r3, r2
3418e2dc:	f000 81d8 	beq.w	3418e690 <RCCEx_GetUARTCLKFreq+0x3ec>
3418e2e0:	4a9a      	ldr	r2, [pc, #616]	@ (3418e54c <RCCEx_GetUARTCLKFreq+0x2a8>)
3418e2e2:	4293      	cmp	r3, r2
3418e2e4:	f200 81f3 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e2e8:	4a99      	ldr	r2, [pc, #612]	@ (3418e550 <RCCEx_GetUARTCLKFreq+0x2ac>)
3418e2ea:	4293      	cmp	r3, r2
3418e2ec:	f000 81d0 	beq.w	3418e690 <RCCEx_GetUARTCLKFreq+0x3ec>
3418e2f0:	4a97      	ldr	r2, [pc, #604]	@ (3418e550 <RCCEx_GetUARTCLKFreq+0x2ac>)
3418e2f2:	4293      	cmp	r3, r2
3418e2f4:	f200 81eb 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e2f8:	4a96      	ldr	r2, [pc, #600]	@ (3418e554 <RCCEx_GetUARTCLKFreq+0x2b0>)
3418e2fa:	4293      	cmp	r3, r2
3418e2fc:	f000 81c8 	beq.w	3418e690 <RCCEx_GetUARTCLKFreq+0x3ec>
3418e300:	4a94      	ldr	r2, [pc, #592]	@ (3418e554 <RCCEx_GetUARTCLKFreq+0x2b0>)
3418e302:	4293      	cmp	r3, r2
3418e304:	f200 81e3 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e308:	4a93      	ldr	r2, [pc, #588]	@ (3418e558 <RCCEx_GetUARTCLKFreq+0x2b4>)
3418e30a:	4293      	cmp	r3, r2
3418e30c:	f000 81ce 	beq.w	3418e6ac <RCCEx_GetUARTCLKFreq+0x408>
3418e310:	4a91      	ldr	r2, [pc, #580]	@ (3418e558 <RCCEx_GetUARTCLKFreq+0x2b4>)
3418e312:	4293      	cmp	r3, r2
3418e314:	f200 81db 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e318:	4a90      	ldr	r2, [pc, #576]	@ (3418e55c <RCCEx_GetUARTCLKFreq+0x2b8>)
3418e31a:	4293      	cmp	r3, r2
3418e31c:	f000 81c6 	beq.w	3418e6ac <RCCEx_GetUARTCLKFreq+0x408>
3418e320:	4a8e      	ldr	r2, [pc, #568]	@ (3418e55c <RCCEx_GetUARTCLKFreq+0x2b8>)
3418e322:	4293      	cmp	r3, r2
3418e324:	f200 81d3 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e328:	4a8d      	ldr	r2, [pc, #564]	@ (3418e560 <RCCEx_GetUARTCLKFreq+0x2bc>)
3418e32a:	4293      	cmp	r3, r2
3418e32c:	f000 81be 	beq.w	3418e6ac <RCCEx_GetUARTCLKFreq+0x408>
3418e330:	4a8b      	ldr	r2, [pc, #556]	@ (3418e560 <RCCEx_GetUARTCLKFreq+0x2bc>)
3418e332:	4293      	cmp	r3, r2
3418e334:	f200 81cb 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e338:	4a8a      	ldr	r2, [pc, #552]	@ (3418e564 <RCCEx_GetUARTCLKFreq+0x2c0>)
3418e33a:	4293      	cmp	r3, r2
3418e33c:	f000 81b6 	beq.w	3418e6ac <RCCEx_GetUARTCLKFreq+0x408>
3418e340:	4a88      	ldr	r2, [pc, #544]	@ (3418e564 <RCCEx_GetUARTCLKFreq+0x2c0>)
3418e342:	4293      	cmp	r3, r2
3418e344:	f200 81c3 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e348:	4a87      	ldr	r2, [pc, #540]	@ (3418e568 <RCCEx_GetUARTCLKFreq+0x2c4>)
3418e34a:	4293      	cmp	r3, r2
3418e34c:	f000 81ae 	beq.w	3418e6ac <RCCEx_GetUARTCLKFreq+0x408>
3418e350:	4a85      	ldr	r2, [pc, #532]	@ (3418e568 <RCCEx_GetUARTCLKFreq+0x2c4>)
3418e352:	4293      	cmp	r3, r2
3418e354:	f200 81bb 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e358:	4a84      	ldr	r2, [pc, #528]	@ (3418e56c <RCCEx_GetUARTCLKFreq+0x2c8>)
3418e35a:	4293      	cmp	r3, r2
3418e35c:	f000 81ae 	beq.w	3418e6bc <RCCEx_GetUARTCLKFreq+0x418>
3418e360:	4a82      	ldr	r2, [pc, #520]	@ (3418e56c <RCCEx_GetUARTCLKFreq+0x2c8>)
3418e362:	4293      	cmp	r3, r2
3418e364:	f200 81b3 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e368:	4a81      	ldr	r2, [pc, #516]	@ (3418e570 <RCCEx_GetUARTCLKFreq+0x2cc>)
3418e36a:	4293      	cmp	r3, r2
3418e36c:	f000 81a6 	beq.w	3418e6bc <RCCEx_GetUARTCLKFreq+0x418>
3418e370:	4a7f      	ldr	r2, [pc, #508]	@ (3418e570 <RCCEx_GetUARTCLKFreq+0x2cc>)
3418e372:	4293      	cmp	r3, r2
3418e374:	f200 81ab 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e378:	4a7e      	ldr	r2, [pc, #504]	@ (3418e574 <RCCEx_GetUARTCLKFreq+0x2d0>)
3418e37a:	4293      	cmp	r3, r2
3418e37c:	f000 819e 	beq.w	3418e6bc <RCCEx_GetUARTCLKFreq+0x418>
3418e380:	4a7c      	ldr	r2, [pc, #496]	@ (3418e574 <RCCEx_GetUARTCLKFreq+0x2d0>)
3418e382:	4293      	cmp	r3, r2
3418e384:	f200 81a3 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e388:	4a7b      	ldr	r2, [pc, #492]	@ (3418e578 <RCCEx_GetUARTCLKFreq+0x2d4>)
3418e38a:	4293      	cmp	r3, r2
3418e38c:	f000 8196 	beq.w	3418e6bc <RCCEx_GetUARTCLKFreq+0x418>
3418e390:	4a79      	ldr	r2, [pc, #484]	@ (3418e578 <RCCEx_GetUARTCLKFreq+0x2d4>)
3418e392:	4293      	cmp	r3, r2
3418e394:	f200 819b 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e398:	4a78      	ldr	r2, [pc, #480]	@ (3418e57c <RCCEx_GetUARTCLKFreq+0x2d8>)
3418e39a:	4293      	cmp	r3, r2
3418e39c:	f000 818e 	beq.w	3418e6bc <RCCEx_GetUARTCLKFreq+0x418>
3418e3a0:	4a76      	ldr	r2, [pc, #472]	@ (3418e57c <RCCEx_GetUARTCLKFreq+0x2d8>)
3418e3a2:	4293      	cmp	r3, r2
3418e3a4:	f200 8193 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e3a8:	4a75      	ldr	r2, [pc, #468]	@ (3418e580 <RCCEx_GetUARTCLKFreq+0x2dc>)
3418e3aa:	4293      	cmp	r3, r2
3418e3ac:	f000 812d 	beq.w	3418e60a <RCCEx_GetUARTCLKFreq+0x366>
3418e3b0:	4a73      	ldr	r2, [pc, #460]	@ (3418e580 <RCCEx_GetUARTCLKFreq+0x2dc>)
3418e3b2:	4293      	cmp	r3, r2
3418e3b4:	f200 818b 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e3b8:	4a72      	ldr	r2, [pc, #456]	@ (3418e584 <RCCEx_GetUARTCLKFreq+0x2e0>)
3418e3ba:	4293      	cmp	r3, r2
3418e3bc:	f000 8125 	beq.w	3418e60a <RCCEx_GetUARTCLKFreq+0x366>
3418e3c0:	4a70      	ldr	r2, [pc, #448]	@ (3418e584 <RCCEx_GetUARTCLKFreq+0x2e0>)
3418e3c2:	4293      	cmp	r3, r2
3418e3c4:	f200 8183 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e3c8:	4a6f      	ldr	r2, [pc, #444]	@ (3418e588 <RCCEx_GetUARTCLKFreq+0x2e4>)
3418e3ca:	4293      	cmp	r3, r2
3418e3cc:	f000 811d 	beq.w	3418e60a <RCCEx_GetUARTCLKFreq+0x366>
3418e3d0:	4a6d      	ldr	r2, [pc, #436]	@ (3418e588 <RCCEx_GetUARTCLKFreq+0x2e4>)
3418e3d2:	4293      	cmp	r3, r2
3418e3d4:	f200 817b 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e3d8:	4a6c      	ldr	r2, [pc, #432]	@ (3418e58c <RCCEx_GetUARTCLKFreq+0x2e8>)
3418e3da:	4293      	cmp	r3, r2
3418e3dc:	f000 8115 	beq.w	3418e60a <RCCEx_GetUARTCLKFreq+0x366>
3418e3e0:	4a6a      	ldr	r2, [pc, #424]	@ (3418e58c <RCCEx_GetUARTCLKFreq+0x2e8>)
3418e3e2:	4293      	cmp	r3, r2
3418e3e4:	f200 8173 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e3e8:	4a69      	ldr	r2, [pc, #420]	@ (3418e590 <RCCEx_GetUARTCLKFreq+0x2ec>)
3418e3ea:	4293      	cmp	r3, r2
3418e3ec:	f000 810d 	beq.w	3418e60a <RCCEx_GetUARTCLKFreq+0x366>
3418e3f0:	4a67      	ldr	r2, [pc, #412]	@ (3418e590 <RCCEx_GetUARTCLKFreq+0x2ec>)
3418e3f2:	4293      	cmp	r3, r2
3418e3f4:	f200 816b 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e3f8:	4a66      	ldr	r2, [pc, #408]	@ (3418e594 <RCCEx_GetUARTCLKFreq+0x2f0>)
3418e3fa:	4293      	cmp	r3, r2
3418e3fc:	d07b      	beq.n	3418e4f6 <RCCEx_GetUARTCLKFreq+0x252>
3418e3fe:	4a65      	ldr	r2, [pc, #404]	@ (3418e594 <RCCEx_GetUARTCLKFreq+0x2f0>)
3418e400:	4293      	cmp	r3, r2
3418e402:	f200 8164 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e406:	4a64      	ldr	r2, [pc, #400]	@ (3418e598 <RCCEx_GetUARTCLKFreq+0x2f4>)
3418e408:	4293      	cmp	r3, r2
3418e40a:	d074      	beq.n	3418e4f6 <RCCEx_GetUARTCLKFreq+0x252>
3418e40c:	4a62      	ldr	r2, [pc, #392]	@ (3418e598 <RCCEx_GetUARTCLKFreq+0x2f4>)
3418e40e:	4293      	cmp	r3, r2
3418e410:	f200 815d 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e414:	4a61      	ldr	r2, [pc, #388]	@ (3418e59c <RCCEx_GetUARTCLKFreq+0x2f8>)
3418e416:	4293      	cmp	r3, r2
3418e418:	d06d      	beq.n	3418e4f6 <RCCEx_GetUARTCLKFreq+0x252>
3418e41a:	4a60      	ldr	r2, [pc, #384]	@ (3418e59c <RCCEx_GetUARTCLKFreq+0x2f8>)
3418e41c:	4293      	cmp	r3, r2
3418e41e:	f200 8156 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e422:	4a5f      	ldr	r2, [pc, #380]	@ (3418e5a0 <RCCEx_GetUARTCLKFreq+0x2fc>)
3418e424:	4293      	cmp	r3, r2
3418e426:	d066      	beq.n	3418e4f6 <RCCEx_GetUARTCLKFreq+0x252>
3418e428:	4a5d      	ldr	r2, [pc, #372]	@ (3418e5a0 <RCCEx_GetUARTCLKFreq+0x2fc>)
3418e42a:	4293      	cmp	r3, r2
3418e42c:	f200 814f 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e430:	4a5c      	ldr	r2, [pc, #368]	@ (3418e5a4 <RCCEx_GetUARTCLKFreq+0x300>)
3418e432:	4293      	cmp	r3, r2
3418e434:	d05f      	beq.n	3418e4f6 <RCCEx_GetUARTCLKFreq+0x252>
3418e436:	4a5b      	ldr	r2, [pc, #364]	@ (3418e5a4 <RCCEx_GetUARTCLKFreq+0x300>)
3418e438:	4293      	cmp	r3, r2
3418e43a:	f200 8148 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e43e:	4a5a      	ldr	r2, [pc, #360]	@ (3418e5a8 <RCCEx_GetUARTCLKFreq+0x304>)
3418e440:	4293      	cmp	r3, r2
3418e442:	d053      	beq.n	3418e4ec <RCCEx_GetUARTCLKFreq+0x248>
3418e444:	4a58      	ldr	r2, [pc, #352]	@ (3418e5a8 <RCCEx_GetUARTCLKFreq+0x304>)
3418e446:	4293      	cmp	r3, r2
3418e448:	f200 8141 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e44c:	4a57      	ldr	r2, [pc, #348]	@ (3418e5ac <RCCEx_GetUARTCLKFreq+0x308>)
3418e44e:	4293      	cmp	r3, r2
3418e450:	d04c      	beq.n	3418e4ec <RCCEx_GetUARTCLKFreq+0x248>
3418e452:	4a56      	ldr	r2, [pc, #344]	@ (3418e5ac <RCCEx_GetUARTCLKFreq+0x308>)
3418e454:	4293      	cmp	r3, r2
3418e456:	f200 813a 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e45a:	4a55      	ldr	r2, [pc, #340]	@ (3418e5b0 <RCCEx_GetUARTCLKFreq+0x30c>)
3418e45c:	4293      	cmp	r3, r2
3418e45e:	d045      	beq.n	3418e4ec <RCCEx_GetUARTCLKFreq+0x248>
3418e460:	4a53      	ldr	r2, [pc, #332]	@ (3418e5b0 <RCCEx_GetUARTCLKFreq+0x30c>)
3418e462:	4293      	cmp	r3, r2
3418e464:	f200 8133 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e468:	4a52      	ldr	r2, [pc, #328]	@ (3418e5b4 <RCCEx_GetUARTCLKFreq+0x310>)
3418e46a:	4293      	cmp	r3, r2
3418e46c:	d03e      	beq.n	3418e4ec <RCCEx_GetUARTCLKFreq+0x248>
3418e46e:	4a51      	ldr	r2, [pc, #324]	@ (3418e5b4 <RCCEx_GetUARTCLKFreq+0x310>)
3418e470:	4293      	cmp	r3, r2
3418e472:	f200 812c 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e476:	4a50      	ldr	r2, [pc, #320]	@ (3418e5b8 <RCCEx_GetUARTCLKFreq+0x314>)
3418e478:	4293      	cmp	r3, r2
3418e47a:	d037      	beq.n	3418e4ec <RCCEx_GetUARTCLKFreq+0x248>
3418e47c:	4a4e      	ldr	r2, [pc, #312]	@ (3418e5b8 <RCCEx_GetUARTCLKFreq+0x314>)
3418e47e:	4293      	cmp	r3, r2
3418e480:	f200 8125 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e484:	4a4d      	ldr	r2, [pc, #308]	@ (3418e5bc <RCCEx_GetUARTCLKFreq+0x318>)
3418e486:	4293      	cmp	r3, r2
3418e488:	d018      	beq.n	3418e4bc <RCCEx_GetUARTCLKFreq+0x218>
3418e48a:	4a4c      	ldr	r2, [pc, #304]	@ (3418e5bc <RCCEx_GetUARTCLKFreq+0x318>)
3418e48c:	4293      	cmp	r3, r2
3418e48e:	f200 811e 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e492:	4a4b      	ldr	r2, [pc, #300]	@ (3418e5c0 <RCCEx_GetUARTCLKFreq+0x31c>)
3418e494:	4293      	cmp	r3, r2
3418e496:	d011      	beq.n	3418e4bc <RCCEx_GetUARTCLKFreq+0x218>
3418e498:	4a49      	ldr	r2, [pc, #292]	@ (3418e5c0 <RCCEx_GetUARTCLKFreq+0x31c>)
3418e49a:	4293      	cmp	r3, r2
3418e49c:	f200 8117 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e4a0:	4a48      	ldr	r2, [pc, #288]	@ (3418e5c4 <RCCEx_GetUARTCLKFreq+0x320>)
3418e4a2:	4293      	cmp	r3, r2
3418e4a4:	d00a      	beq.n	3418e4bc <RCCEx_GetUARTCLKFreq+0x218>
3418e4a6:	4a47      	ldr	r2, [pc, #284]	@ (3418e5c4 <RCCEx_GetUARTCLKFreq+0x320>)
3418e4a8:	4293      	cmp	r3, r2
3418e4aa:	f200 8110 	bhi.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
3418e4ae:	4a46      	ldr	r2, [pc, #280]	@ (3418e5c8 <RCCEx_GetUARTCLKFreq+0x324>)
3418e4b0:	4293      	cmp	r3, r2
3418e4b2:	d00f      	beq.n	3418e4d4 <RCCEx_GetUARTCLKFreq+0x230>
3418e4b4:	4a45      	ldr	r2, [pc, #276]	@ (3418e5cc <RCCEx_GetUARTCLKFreq+0x328>)
3418e4b6:	4293      	cmp	r3, r2
3418e4b8:	f040 8109 	bne.w	3418e6ce <RCCEx_GetUARTCLKFreq+0x42a>
  {
    case LL_RCC_UART4_CLKSOURCE_PCLK1:
    case LL_RCC_UART5_CLKSOURCE_PCLK1:
    case LL_RCC_UART7_CLKSOURCE_PCLK1:
    case LL_RCC_UART8_CLKSOURCE_PCLK1:
      uart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418e4bc:	f7f8 f9a4 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418e4c0:	4603      	mov	r3, r0
3418e4c2:	4618      	mov	r0, r3
3418e4c4:	f7fd f944 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418e4c8:	4603      	mov	r3, r0
3418e4ca:	4618      	mov	r0, r3
3418e4cc:	f7fd f951 	bl	3418b772 <RCCEx_GetPCLK1Freq>
3418e4d0:	60f8      	str	r0, [r7, #12]
      break;
3418e4d2:	e107      	b.n	3418e6e4 <RCCEx_GetUARTCLKFreq+0x440>

    case LL_RCC_UART9_CLKSOURCE_PCLK2:
      uart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418e4d4:	f7f8 f998 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418e4d8:	4603      	mov	r3, r0
3418e4da:	4618      	mov	r0, r3
3418e4dc:	f7fd f938 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418e4e0:	4603      	mov	r3, r0
3418e4e2:	4618      	mov	r0, r3
3418e4e4:	f7fd f955 	bl	3418b792 <RCCEx_GetPCLK2Freq>
3418e4e8:	60f8      	str	r0, [r7, #12]
      break;
3418e4ea:	e0fb      	b.n	3418e6e4 <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_CLKP:
    case LL_RCC_UART5_CLKSOURCE_CLKP:
    case LL_RCC_UART7_CLKSOURCE_CLKP:
    case LL_RCC_UART8_CLKSOURCE_CLKP:
    case LL_RCC_UART9_CLKSOURCE_CLKP:
      uart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418e4ec:	2007      	movs	r0, #7
3418e4ee:	f7fd fc1b 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418e4f2:	60f8      	str	r0, [r7, #12]
      break;
3418e4f4:	e0f6      	b.n	3418e6e4 <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_IC9:
    case LL_RCC_UART5_CLKSOURCE_IC9:
    case LL_RCC_UART7_CLKSOURCE_IC9:
    case LL_RCC_UART8_CLKSOURCE_IC9:
    case LL_RCC_UART9_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418e4f6:	f7f9 fdbf 	bl	34188078 <LL_RCC_IC9_IsEnabled>
3418e4fa:	4603      	mov	r3, r0
3418e4fc:	2b00      	cmp	r3, #0
3418e4fe:	f000 80e8 	beq.w	3418e6d2 <RCCEx_GetUARTCLKFreq+0x42e>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
3418e502:	f7f9 fddb 	bl	341880bc <LL_RCC_IC9_GetDivider>
3418e506:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418e508:	f7f9 fdca 	bl	341880a0 <LL_RCC_IC9_GetSource>
3418e50c:	4603      	mov	r3, r0
3418e50e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418e512:	d06f      	beq.n	3418e5f4 <RCCEx_GetUARTCLKFreq+0x350>
3418e514:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418e518:	d875      	bhi.n	3418e606 <RCCEx_GetUARTCLKFreq+0x362>
3418e51a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418e51e:	d060      	beq.n	3418e5e2 <RCCEx_GetUARTCLKFreq+0x33e>
3418e520:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418e524:	d86f      	bhi.n	3418e606 <RCCEx_GetUARTCLKFreq+0x362>
3418e526:	2b00      	cmp	r3, #0
3418e528:	d003      	beq.n	3418e532 <RCCEx_GetUARTCLKFreq+0x28e>
3418e52a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418e52e:	d04f      	beq.n	3418e5d0 <RCCEx_GetUARTCLKFreq+0x32c>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418e530:	e069      	b.n	3418e606 <RCCEx_GetUARTCLKFreq+0x362>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418e532:	f7fc fff5 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418e536:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418e538:	68fa      	ldr	r2, [r7, #12]
3418e53a:	68bb      	ldr	r3, [r7, #8]
3418e53c:	fbb2 f3f3 	udiv	r3, r2, r3
3418e540:	60fb      	str	r3, [r7, #12]
            break;
3418e542:	e061      	b.n	3418e608 <RCCEx_GetUARTCLKFreq+0x364>
3418e544:	07061c30 	.word	0x07061c30
3418e548:	07061830 	.word	0x07061830
3418e54c:	07061030 	.word	0x07061030
3418e550:	07060c30 	.word	0x07060c30
3418e554:	07060034 	.word	0x07060034
3418e558:	07051c30 	.word	0x07051c30
3418e55c:	07051830 	.word	0x07051830
3418e560:	07051030 	.word	0x07051030
3418e564:	07050c30 	.word	0x07050c30
3418e568:	07050034 	.word	0x07050034
3418e56c:	07041c30 	.word	0x07041c30
3418e570:	07041830 	.word	0x07041830
3418e574:	07041030 	.word	0x07041030
3418e578:	07040c30 	.word	0x07040c30
3418e57c:	07040034 	.word	0x07040034
3418e580:	07031c30 	.word	0x07031c30
3418e584:	07031830 	.word	0x07031830
3418e588:	07031030 	.word	0x07031030
3418e58c:	07030c30 	.word	0x07030c30
3418e590:	07030034 	.word	0x07030034
3418e594:	07021c30 	.word	0x07021c30
3418e598:	07021830 	.word	0x07021830
3418e59c:	07021030 	.word	0x07021030
3418e5a0:	07020c30 	.word	0x07020c30
3418e5a4:	07020034 	.word	0x07020034
3418e5a8:	07011c30 	.word	0x07011c30
3418e5ac:	07011830 	.word	0x07011830
3418e5b0:	07011030 	.word	0x07011030
3418e5b4:	07010c30 	.word	0x07010c30
3418e5b8:	07010034 	.word	0x07010034
3418e5bc:	07001c30 	.word	0x07001c30
3418e5c0:	07001830 	.word	0x07001830
3418e5c4:	07001030 	.word	0x07001030
3418e5c8:	07000034 	.word	0x07000034
3418e5cc:	07000c30 	.word	0x07000c30
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418e5d0:	f7fc ffec 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418e5d4:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418e5d6:	68fa      	ldr	r2, [r7, #12]
3418e5d8:	68bb      	ldr	r3, [r7, #8]
3418e5da:	fbb2 f3f3 	udiv	r3, r2, r3
3418e5de:	60fb      	str	r3, [r7, #12]
            break;
3418e5e0:	e012      	b.n	3418e608 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418e5e2:	f7fd f829 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418e5e6:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418e5e8:	68fa      	ldr	r2, [r7, #12]
3418e5ea:	68bb      	ldr	r3, [r7, #8]
3418e5ec:	fbb2 f3f3 	udiv	r3, r2, r3
3418e5f0:	60fb      	str	r3, [r7, #12]
            break;
3418e5f2:	e009      	b.n	3418e608 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418e5f4:	f7fd f866 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418e5f8:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418e5fa:	68fa      	ldr	r2, [r7, #12]
3418e5fc:	68bb      	ldr	r3, [r7, #8]
3418e5fe:	fbb2 f3f3 	udiv	r3, r2, r3
3418e602:	60fb      	str	r3, [r7, #12]
            break;
3418e604:	e000      	b.n	3418e608 <RCCEx_GetUARTCLKFreq+0x364>
            break;
3418e606:	bf00      	nop
        }
      }
      break;
3418e608:	e063      	b.n	3418e6d2 <RCCEx_GetUARTCLKFreq+0x42e>
    case LL_RCC_UART4_CLKSOURCE_IC14:
    case LL_RCC_UART5_CLKSOURCE_IC14:
    case LL_RCC_UART7_CLKSOURCE_IC14:
    case LL_RCC_UART8_CLKSOURCE_IC14:
    case LL_RCC_UART9_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418e60a:	f7f9 fe35 	bl	34188278 <LL_RCC_IC14_IsEnabled>
3418e60e:	4603      	mov	r3, r0
3418e610:	2b00      	cmp	r3, #0
3418e612:	d060      	beq.n	3418e6d6 <RCCEx_GetUARTCLKFreq+0x432>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
3418e614:	f7f9 fe52 	bl	341882bc <LL_RCC_IC14_GetDivider>
3418e618:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418e61a:	f7f9 fe41 	bl	341882a0 <LL_RCC_IC14_GetSource>
3418e61e:	4603      	mov	r3, r0
3418e620:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418e624:	d029      	beq.n	3418e67a <RCCEx_GetUARTCLKFreq+0x3d6>
3418e626:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418e62a:	d82f      	bhi.n	3418e68c <RCCEx_GetUARTCLKFreq+0x3e8>
3418e62c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418e630:	d01a      	beq.n	3418e668 <RCCEx_GetUARTCLKFreq+0x3c4>
3418e632:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418e636:	d829      	bhi.n	3418e68c <RCCEx_GetUARTCLKFreq+0x3e8>
3418e638:	2b00      	cmp	r3, #0
3418e63a:	d003      	beq.n	3418e644 <RCCEx_GetUARTCLKFreq+0x3a0>
3418e63c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418e640:	d009      	beq.n	3418e656 <RCCEx_GetUARTCLKFreq+0x3b2>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418e642:	e023      	b.n	3418e68c <RCCEx_GetUARTCLKFreq+0x3e8>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418e644:	f7fc ff6c 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418e648:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418e64a:	68fa      	ldr	r2, [r7, #12]
3418e64c:	68bb      	ldr	r3, [r7, #8]
3418e64e:	fbb2 f3f3 	udiv	r3, r2, r3
3418e652:	60fb      	str	r3, [r7, #12]
            break;
3418e654:	e01b      	b.n	3418e68e <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418e656:	f7fc ffa9 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418e65a:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418e65c:	68fa      	ldr	r2, [r7, #12]
3418e65e:	68bb      	ldr	r3, [r7, #8]
3418e660:	fbb2 f3f3 	udiv	r3, r2, r3
3418e664:	60fb      	str	r3, [r7, #12]
            break;
3418e666:	e012      	b.n	3418e68e <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418e668:	f7fc ffe6 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418e66c:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418e66e:	68fa      	ldr	r2, [r7, #12]
3418e670:	68bb      	ldr	r3, [r7, #8]
3418e672:	fbb2 f3f3 	udiv	r3, r2, r3
3418e676:	60fb      	str	r3, [r7, #12]
            break;
3418e678:	e009      	b.n	3418e68e <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418e67a:	f7fd f823 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418e67e:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418e680:	68fa      	ldr	r2, [r7, #12]
3418e682:	68bb      	ldr	r3, [r7, #8]
3418e684:	fbb2 f3f3 	udiv	r3, r2, r3
3418e688:	60fb      	str	r3, [r7, #12]
            break;
3418e68a:	e000      	b.n	3418e68e <RCCEx_GetUARTCLKFreq+0x3ea>
            break;
3418e68c:	bf00      	nop
        }
      }
      break;
3418e68e:	e022      	b.n	3418e6d6 <RCCEx_GetUARTCLKFreq+0x432>
    case LL_RCC_UART4_CLKSOURCE_HSI:
    case LL_RCC_UART5_CLKSOURCE_HSI:
    case LL_RCC_UART7_CLKSOURCE_HSI:
    case LL_RCC_UART8_CLKSOURCE_HSI:
    case LL_RCC_UART9_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418e690:	f7f8 fcce 	bl	34187030 <LL_RCC_HSI_IsReady>
3418e694:	4603      	mov	r3, r0
3418e696:	2b00      	cmp	r3, #0
3418e698:	d01f      	beq.n	3418e6da <RCCEx_GetUARTCLKFreq+0x436>
      {
        uart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418e69a:	f7f8 fcdb 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418e69e:	4603      	mov	r3, r0
3418e6a0:	09db      	lsrs	r3, r3, #7
3418e6a2:	4a13      	ldr	r2, [pc, #76]	@ (3418e6f0 <RCCEx_GetUARTCLKFreq+0x44c>)
3418e6a4:	fa22 f303 	lsr.w	r3, r2, r3
3418e6a8:	60fb      	str	r3, [r7, #12]
      }
      break;
3418e6aa:	e016      	b.n	3418e6da <RCCEx_GetUARTCLKFreq+0x436>
    case LL_RCC_UART4_CLKSOURCE_MSI:
    case LL_RCC_UART5_CLKSOURCE_MSI:
    case LL_RCC_UART7_CLKSOURCE_MSI:
    case LL_RCC_UART8_CLKSOURCE_MSI:
    case LL_RCC_UART9_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418e6ac:	f7f8 fce0 	bl	34187070 <LL_RCC_MSI_IsReady>
3418e6b0:	4603      	mov	r3, r0
3418e6b2:	2b00      	cmp	r3, #0
3418e6b4:	d013      	beq.n	3418e6de <RCCEx_GetUARTCLKFreq+0x43a>
      {
        uart_frequency = MSI_VALUE;
3418e6b6:	4b0f      	ldr	r3, [pc, #60]	@ (3418e6f4 <RCCEx_GetUARTCLKFreq+0x450>)
3418e6b8:	60fb      	str	r3, [r7, #12]
      }
      break;
3418e6ba:	e010      	b.n	3418e6de <RCCEx_GetUARTCLKFreq+0x43a>
    case LL_RCC_UART4_CLKSOURCE_LSE:
    case LL_RCC_UART5_CLKSOURCE_LSE:
    case LL_RCC_UART7_CLKSOURCE_LSE:
    case LL_RCC_UART8_CLKSOURCE_LSE:
    case LL_RCC_UART9_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
3418e6bc:	f7f8 fcf8 	bl	341870b0 <LL_RCC_LSE_IsReady>
3418e6c0:	4603      	mov	r3, r0
3418e6c2:	2b00      	cmp	r3, #0
3418e6c4:	d00d      	beq.n	3418e6e2 <RCCEx_GetUARTCLKFreq+0x43e>
      {
        uart_frequency = LSE_VALUE;
3418e6c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418e6ca:	60fb      	str	r3, [r7, #12]
      }
      break;
3418e6cc:	e009      	b.n	3418e6e2 <RCCEx_GetUARTCLKFreq+0x43e>

    default:
      /* Unexpected case */
      break;
3418e6ce:	bf00      	nop
3418e6d0:	e008      	b.n	3418e6e4 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418e6d2:	bf00      	nop
3418e6d4:	e006      	b.n	3418e6e4 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418e6d6:	bf00      	nop
3418e6d8:	e004      	b.n	3418e6e4 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418e6da:	bf00      	nop
3418e6dc:	e002      	b.n	3418e6e4 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418e6de:	bf00      	nop
3418e6e0:	e000      	b.n	3418e6e4 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418e6e2:	bf00      	nop
  }

  return uart_frequency;
3418e6e4:	68fb      	ldr	r3, [r7, #12]
}
3418e6e6:	4618      	mov	r0, r3
3418e6e8:	3710      	adds	r7, #16
3418e6ea:	46bd      	mov	sp, r7
3418e6ec:	bd80      	pop	{r7, pc}
3418e6ee:	bf00      	nop
3418e6f0:	03d09000 	.word	0x03d09000
3418e6f4:	003d0900 	.word	0x003d0900

3418e6f8 <RCCEx_GetUSARTCLKFreq>:
  *         @arg @ref RCCEx_USART10_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUSARTCLKFreq(uint32_t USARTxSource)
{
3418e6f8:	b580      	push	{r7, lr}
3418e6fa:	b084      	sub	sp, #16
3418e6fc:	af00      	add	r7, sp, #0
3418e6fe:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418e700:	2300      	movs	r3, #0
3418e702:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
3418e704:	6878      	ldr	r0, [r7, #4]
3418e706:	f7f9 f87b 	bl	34187800 <LL_RCC_GetUSARTClockSource>
3418e70a:	4603      	mov	r3, r0
3418e70c:	4aa2      	ldr	r2, [pc, #648]	@ (3418e998 <RCCEx_GetUSARTCLKFreq+0x2a0>)
3418e70e:	4293      	cmp	r3, r2
3418e710:	f000 81e8 	beq.w	3418eae4 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418e714:	4aa0      	ldr	r2, [pc, #640]	@ (3418e998 <RCCEx_GetUSARTCLKFreq+0x2a0>)
3418e716:	4293      	cmp	r3, r2
3418e718:	f200 8203 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e71c:	4a9f      	ldr	r2, [pc, #636]	@ (3418e99c <RCCEx_GetUSARTCLKFreq+0x2a4>)
3418e71e:	4293      	cmp	r3, r2
3418e720:	f000 81e0 	beq.w	3418eae4 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418e724:	4a9d      	ldr	r2, [pc, #628]	@ (3418e99c <RCCEx_GetUSARTCLKFreq+0x2a4>)
3418e726:	4293      	cmp	r3, r2
3418e728:	f200 81fb 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e72c:	4a9c      	ldr	r2, [pc, #624]	@ (3418e9a0 <RCCEx_GetUSARTCLKFreq+0x2a8>)
3418e72e:	4293      	cmp	r3, r2
3418e730:	f000 81d8 	beq.w	3418eae4 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418e734:	4a9a      	ldr	r2, [pc, #616]	@ (3418e9a0 <RCCEx_GetUSARTCLKFreq+0x2a8>)
3418e736:	4293      	cmp	r3, r2
3418e738:	f200 81f3 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e73c:	4a99      	ldr	r2, [pc, #612]	@ (3418e9a4 <RCCEx_GetUSARTCLKFreq+0x2ac>)
3418e73e:	4293      	cmp	r3, r2
3418e740:	f000 81d0 	beq.w	3418eae4 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418e744:	4a97      	ldr	r2, [pc, #604]	@ (3418e9a4 <RCCEx_GetUSARTCLKFreq+0x2ac>)
3418e746:	4293      	cmp	r3, r2
3418e748:	f200 81eb 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e74c:	4a96      	ldr	r2, [pc, #600]	@ (3418e9a8 <RCCEx_GetUSARTCLKFreq+0x2b0>)
3418e74e:	4293      	cmp	r3, r2
3418e750:	f000 81c8 	beq.w	3418eae4 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418e754:	4a94      	ldr	r2, [pc, #592]	@ (3418e9a8 <RCCEx_GetUSARTCLKFreq+0x2b0>)
3418e756:	4293      	cmp	r3, r2
3418e758:	f200 81e3 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e75c:	4a93      	ldr	r2, [pc, #588]	@ (3418e9ac <RCCEx_GetUSARTCLKFreq+0x2b4>)
3418e75e:	4293      	cmp	r3, r2
3418e760:	f000 81ce 	beq.w	3418eb00 <RCCEx_GetUSARTCLKFreq+0x408>
3418e764:	4a91      	ldr	r2, [pc, #580]	@ (3418e9ac <RCCEx_GetUSARTCLKFreq+0x2b4>)
3418e766:	4293      	cmp	r3, r2
3418e768:	f200 81db 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e76c:	4a90      	ldr	r2, [pc, #576]	@ (3418e9b0 <RCCEx_GetUSARTCLKFreq+0x2b8>)
3418e76e:	4293      	cmp	r3, r2
3418e770:	f000 81c6 	beq.w	3418eb00 <RCCEx_GetUSARTCLKFreq+0x408>
3418e774:	4a8e      	ldr	r2, [pc, #568]	@ (3418e9b0 <RCCEx_GetUSARTCLKFreq+0x2b8>)
3418e776:	4293      	cmp	r3, r2
3418e778:	f200 81d3 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e77c:	4a8d      	ldr	r2, [pc, #564]	@ (3418e9b4 <RCCEx_GetUSARTCLKFreq+0x2bc>)
3418e77e:	4293      	cmp	r3, r2
3418e780:	f000 81be 	beq.w	3418eb00 <RCCEx_GetUSARTCLKFreq+0x408>
3418e784:	4a8b      	ldr	r2, [pc, #556]	@ (3418e9b4 <RCCEx_GetUSARTCLKFreq+0x2bc>)
3418e786:	4293      	cmp	r3, r2
3418e788:	f200 81cb 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e78c:	4a8a      	ldr	r2, [pc, #552]	@ (3418e9b8 <RCCEx_GetUSARTCLKFreq+0x2c0>)
3418e78e:	4293      	cmp	r3, r2
3418e790:	f000 81b6 	beq.w	3418eb00 <RCCEx_GetUSARTCLKFreq+0x408>
3418e794:	4a88      	ldr	r2, [pc, #544]	@ (3418e9b8 <RCCEx_GetUSARTCLKFreq+0x2c0>)
3418e796:	4293      	cmp	r3, r2
3418e798:	f200 81c3 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e79c:	4a87      	ldr	r2, [pc, #540]	@ (3418e9bc <RCCEx_GetUSARTCLKFreq+0x2c4>)
3418e79e:	4293      	cmp	r3, r2
3418e7a0:	f000 81ae 	beq.w	3418eb00 <RCCEx_GetUSARTCLKFreq+0x408>
3418e7a4:	4a85      	ldr	r2, [pc, #532]	@ (3418e9bc <RCCEx_GetUSARTCLKFreq+0x2c4>)
3418e7a6:	4293      	cmp	r3, r2
3418e7a8:	f200 81bb 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e7ac:	4a84      	ldr	r2, [pc, #528]	@ (3418e9c0 <RCCEx_GetUSARTCLKFreq+0x2c8>)
3418e7ae:	4293      	cmp	r3, r2
3418e7b0:	f000 81ae 	beq.w	3418eb10 <RCCEx_GetUSARTCLKFreq+0x418>
3418e7b4:	4a82      	ldr	r2, [pc, #520]	@ (3418e9c0 <RCCEx_GetUSARTCLKFreq+0x2c8>)
3418e7b6:	4293      	cmp	r3, r2
3418e7b8:	f200 81b3 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e7bc:	4a81      	ldr	r2, [pc, #516]	@ (3418e9c4 <RCCEx_GetUSARTCLKFreq+0x2cc>)
3418e7be:	4293      	cmp	r3, r2
3418e7c0:	f000 81a6 	beq.w	3418eb10 <RCCEx_GetUSARTCLKFreq+0x418>
3418e7c4:	4a7f      	ldr	r2, [pc, #508]	@ (3418e9c4 <RCCEx_GetUSARTCLKFreq+0x2cc>)
3418e7c6:	4293      	cmp	r3, r2
3418e7c8:	f200 81ab 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e7cc:	4a7e      	ldr	r2, [pc, #504]	@ (3418e9c8 <RCCEx_GetUSARTCLKFreq+0x2d0>)
3418e7ce:	4293      	cmp	r3, r2
3418e7d0:	f000 819e 	beq.w	3418eb10 <RCCEx_GetUSARTCLKFreq+0x418>
3418e7d4:	4a7c      	ldr	r2, [pc, #496]	@ (3418e9c8 <RCCEx_GetUSARTCLKFreq+0x2d0>)
3418e7d6:	4293      	cmp	r3, r2
3418e7d8:	f200 81a3 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e7dc:	4a7b      	ldr	r2, [pc, #492]	@ (3418e9cc <RCCEx_GetUSARTCLKFreq+0x2d4>)
3418e7de:	4293      	cmp	r3, r2
3418e7e0:	f000 8196 	beq.w	3418eb10 <RCCEx_GetUSARTCLKFreq+0x418>
3418e7e4:	4a79      	ldr	r2, [pc, #484]	@ (3418e9cc <RCCEx_GetUSARTCLKFreq+0x2d4>)
3418e7e6:	4293      	cmp	r3, r2
3418e7e8:	f200 819b 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e7ec:	4a78      	ldr	r2, [pc, #480]	@ (3418e9d0 <RCCEx_GetUSARTCLKFreq+0x2d8>)
3418e7ee:	4293      	cmp	r3, r2
3418e7f0:	f000 818e 	beq.w	3418eb10 <RCCEx_GetUSARTCLKFreq+0x418>
3418e7f4:	4a76      	ldr	r2, [pc, #472]	@ (3418e9d0 <RCCEx_GetUSARTCLKFreq+0x2d8>)
3418e7f6:	4293      	cmp	r3, r2
3418e7f8:	f200 8193 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e7fc:	4a75      	ldr	r2, [pc, #468]	@ (3418e9d4 <RCCEx_GetUSARTCLKFreq+0x2dc>)
3418e7fe:	4293      	cmp	r3, r2
3418e800:	f000 812d 	beq.w	3418ea5e <RCCEx_GetUSARTCLKFreq+0x366>
3418e804:	4a73      	ldr	r2, [pc, #460]	@ (3418e9d4 <RCCEx_GetUSARTCLKFreq+0x2dc>)
3418e806:	4293      	cmp	r3, r2
3418e808:	f200 818b 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e80c:	4a72      	ldr	r2, [pc, #456]	@ (3418e9d8 <RCCEx_GetUSARTCLKFreq+0x2e0>)
3418e80e:	4293      	cmp	r3, r2
3418e810:	f000 8125 	beq.w	3418ea5e <RCCEx_GetUSARTCLKFreq+0x366>
3418e814:	4a70      	ldr	r2, [pc, #448]	@ (3418e9d8 <RCCEx_GetUSARTCLKFreq+0x2e0>)
3418e816:	4293      	cmp	r3, r2
3418e818:	f200 8183 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e81c:	4a6f      	ldr	r2, [pc, #444]	@ (3418e9dc <RCCEx_GetUSARTCLKFreq+0x2e4>)
3418e81e:	4293      	cmp	r3, r2
3418e820:	f000 811d 	beq.w	3418ea5e <RCCEx_GetUSARTCLKFreq+0x366>
3418e824:	4a6d      	ldr	r2, [pc, #436]	@ (3418e9dc <RCCEx_GetUSARTCLKFreq+0x2e4>)
3418e826:	4293      	cmp	r3, r2
3418e828:	f200 817b 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e82c:	4a6c      	ldr	r2, [pc, #432]	@ (3418e9e0 <RCCEx_GetUSARTCLKFreq+0x2e8>)
3418e82e:	4293      	cmp	r3, r2
3418e830:	f000 8115 	beq.w	3418ea5e <RCCEx_GetUSARTCLKFreq+0x366>
3418e834:	4a6a      	ldr	r2, [pc, #424]	@ (3418e9e0 <RCCEx_GetUSARTCLKFreq+0x2e8>)
3418e836:	4293      	cmp	r3, r2
3418e838:	f200 8173 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e83c:	4a69      	ldr	r2, [pc, #420]	@ (3418e9e4 <RCCEx_GetUSARTCLKFreq+0x2ec>)
3418e83e:	4293      	cmp	r3, r2
3418e840:	f000 810d 	beq.w	3418ea5e <RCCEx_GetUSARTCLKFreq+0x366>
3418e844:	4a67      	ldr	r2, [pc, #412]	@ (3418e9e4 <RCCEx_GetUSARTCLKFreq+0x2ec>)
3418e846:	4293      	cmp	r3, r2
3418e848:	f200 816b 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e84c:	4a66      	ldr	r2, [pc, #408]	@ (3418e9e8 <RCCEx_GetUSARTCLKFreq+0x2f0>)
3418e84e:	4293      	cmp	r3, r2
3418e850:	d07b      	beq.n	3418e94a <RCCEx_GetUSARTCLKFreq+0x252>
3418e852:	4a65      	ldr	r2, [pc, #404]	@ (3418e9e8 <RCCEx_GetUSARTCLKFreq+0x2f0>)
3418e854:	4293      	cmp	r3, r2
3418e856:	f200 8164 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e85a:	4a64      	ldr	r2, [pc, #400]	@ (3418e9ec <RCCEx_GetUSARTCLKFreq+0x2f4>)
3418e85c:	4293      	cmp	r3, r2
3418e85e:	d074      	beq.n	3418e94a <RCCEx_GetUSARTCLKFreq+0x252>
3418e860:	4a62      	ldr	r2, [pc, #392]	@ (3418e9ec <RCCEx_GetUSARTCLKFreq+0x2f4>)
3418e862:	4293      	cmp	r3, r2
3418e864:	f200 815d 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e868:	4a61      	ldr	r2, [pc, #388]	@ (3418e9f0 <RCCEx_GetUSARTCLKFreq+0x2f8>)
3418e86a:	4293      	cmp	r3, r2
3418e86c:	d06d      	beq.n	3418e94a <RCCEx_GetUSARTCLKFreq+0x252>
3418e86e:	4a60      	ldr	r2, [pc, #384]	@ (3418e9f0 <RCCEx_GetUSARTCLKFreq+0x2f8>)
3418e870:	4293      	cmp	r3, r2
3418e872:	f200 8156 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e876:	4a5f      	ldr	r2, [pc, #380]	@ (3418e9f4 <RCCEx_GetUSARTCLKFreq+0x2fc>)
3418e878:	4293      	cmp	r3, r2
3418e87a:	d066      	beq.n	3418e94a <RCCEx_GetUSARTCLKFreq+0x252>
3418e87c:	4a5d      	ldr	r2, [pc, #372]	@ (3418e9f4 <RCCEx_GetUSARTCLKFreq+0x2fc>)
3418e87e:	4293      	cmp	r3, r2
3418e880:	f200 814f 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e884:	4a5c      	ldr	r2, [pc, #368]	@ (3418e9f8 <RCCEx_GetUSARTCLKFreq+0x300>)
3418e886:	4293      	cmp	r3, r2
3418e888:	d05f      	beq.n	3418e94a <RCCEx_GetUSARTCLKFreq+0x252>
3418e88a:	4a5b      	ldr	r2, [pc, #364]	@ (3418e9f8 <RCCEx_GetUSARTCLKFreq+0x300>)
3418e88c:	4293      	cmp	r3, r2
3418e88e:	f200 8148 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e892:	4a5a      	ldr	r2, [pc, #360]	@ (3418e9fc <RCCEx_GetUSARTCLKFreq+0x304>)
3418e894:	4293      	cmp	r3, r2
3418e896:	d053      	beq.n	3418e940 <RCCEx_GetUSARTCLKFreq+0x248>
3418e898:	4a58      	ldr	r2, [pc, #352]	@ (3418e9fc <RCCEx_GetUSARTCLKFreq+0x304>)
3418e89a:	4293      	cmp	r3, r2
3418e89c:	f200 8141 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e8a0:	4a57      	ldr	r2, [pc, #348]	@ (3418ea00 <RCCEx_GetUSARTCLKFreq+0x308>)
3418e8a2:	4293      	cmp	r3, r2
3418e8a4:	d04c      	beq.n	3418e940 <RCCEx_GetUSARTCLKFreq+0x248>
3418e8a6:	4a56      	ldr	r2, [pc, #344]	@ (3418ea00 <RCCEx_GetUSARTCLKFreq+0x308>)
3418e8a8:	4293      	cmp	r3, r2
3418e8aa:	f200 813a 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e8ae:	4a55      	ldr	r2, [pc, #340]	@ (3418ea04 <RCCEx_GetUSARTCLKFreq+0x30c>)
3418e8b0:	4293      	cmp	r3, r2
3418e8b2:	d045      	beq.n	3418e940 <RCCEx_GetUSARTCLKFreq+0x248>
3418e8b4:	4a53      	ldr	r2, [pc, #332]	@ (3418ea04 <RCCEx_GetUSARTCLKFreq+0x30c>)
3418e8b6:	4293      	cmp	r3, r2
3418e8b8:	f200 8133 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e8bc:	4a52      	ldr	r2, [pc, #328]	@ (3418ea08 <RCCEx_GetUSARTCLKFreq+0x310>)
3418e8be:	4293      	cmp	r3, r2
3418e8c0:	d03e      	beq.n	3418e940 <RCCEx_GetUSARTCLKFreq+0x248>
3418e8c2:	4a51      	ldr	r2, [pc, #324]	@ (3418ea08 <RCCEx_GetUSARTCLKFreq+0x310>)
3418e8c4:	4293      	cmp	r3, r2
3418e8c6:	f200 812c 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e8ca:	4a50      	ldr	r2, [pc, #320]	@ (3418ea0c <RCCEx_GetUSARTCLKFreq+0x314>)
3418e8cc:	4293      	cmp	r3, r2
3418e8ce:	d037      	beq.n	3418e940 <RCCEx_GetUSARTCLKFreq+0x248>
3418e8d0:	4a4e      	ldr	r2, [pc, #312]	@ (3418ea0c <RCCEx_GetUSARTCLKFreq+0x314>)
3418e8d2:	4293      	cmp	r3, r2
3418e8d4:	f200 8125 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e8d8:	4a4d      	ldr	r2, [pc, #308]	@ (3418ea10 <RCCEx_GetUSARTCLKFreq+0x318>)
3418e8da:	4293      	cmp	r3, r2
3418e8dc:	d018      	beq.n	3418e910 <RCCEx_GetUSARTCLKFreq+0x218>
3418e8de:	4a4c      	ldr	r2, [pc, #304]	@ (3418ea10 <RCCEx_GetUSARTCLKFreq+0x318>)
3418e8e0:	4293      	cmp	r3, r2
3418e8e2:	f200 811e 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e8e6:	4a4b      	ldr	r2, [pc, #300]	@ (3418ea14 <RCCEx_GetUSARTCLKFreq+0x31c>)
3418e8e8:	4293      	cmp	r3, r2
3418e8ea:	d01d      	beq.n	3418e928 <RCCEx_GetUSARTCLKFreq+0x230>
3418e8ec:	4a49      	ldr	r2, [pc, #292]	@ (3418ea14 <RCCEx_GetUSARTCLKFreq+0x31c>)
3418e8ee:	4293      	cmp	r3, r2
3418e8f0:	f200 8117 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e8f4:	4a48      	ldr	r2, [pc, #288]	@ (3418ea18 <RCCEx_GetUSARTCLKFreq+0x320>)
3418e8f6:	4293      	cmp	r3, r2
3418e8f8:	d00a      	beq.n	3418e910 <RCCEx_GetUSARTCLKFreq+0x218>
3418e8fa:	4a47      	ldr	r2, [pc, #284]	@ (3418ea18 <RCCEx_GetUSARTCLKFreq+0x320>)
3418e8fc:	4293      	cmp	r3, r2
3418e8fe:	f200 8110 	bhi.w	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
3418e902:	4a46      	ldr	r2, [pc, #280]	@ (3418ea1c <RCCEx_GetUSARTCLKFreq+0x324>)
3418e904:	4293      	cmp	r3, r2
3418e906:	d003      	beq.n	3418e910 <RCCEx_GetUSARTCLKFreq+0x218>
3418e908:	4a45      	ldr	r2, [pc, #276]	@ (3418ea20 <RCCEx_GetUSARTCLKFreq+0x328>)
3418e90a:	4293      	cmp	r3, r2
3418e90c:	d00c      	beq.n	3418e928 <RCCEx_GetUSARTCLKFreq+0x230>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418e90e:	e108      	b.n	3418eb22 <RCCEx_GetUSARTCLKFreq+0x42a>
      usart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418e910:	f7f7 ff7a 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418e914:	4603      	mov	r3, r0
3418e916:	4618      	mov	r0, r3
3418e918:	f7fc ff1a 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418e91c:	4603      	mov	r3, r0
3418e91e:	4618      	mov	r0, r3
3418e920:	f7fc ff37 	bl	3418b792 <RCCEx_GetPCLK2Freq>
3418e924:	60f8      	str	r0, [r7, #12]
      break;
3418e926:	e107      	b.n	3418eb38 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418e928:	f7f7 ff6e 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418e92c:	4603      	mov	r3, r0
3418e92e:	4618      	mov	r0, r3
3418e930:	f7fc ff0e 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418e934:	4603      	mov	r3, r0
3418e936:	4618      	mov	r0, r3
3418e938:	f7fc ff1b 	bl	3418b772 <RCCEx_GetPCLK1Freq>
3418e93c:	60f8      	str	r0, [r7, #12]
      break;
3418e93e:	e0fb      	b.n	3418eb38 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418e940:	2007      	movs	r0, #7
3418e942:	f7fd f9f1 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418e946:	60f8      	str	r0, [r7, #12]
      break;
3418e948:	e0f6      	b.n	3418eb38 <RCCEx_GetUSARTCLKFreq+0x440>
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418e94a:	f7f9 fb95 	bl	34188078 <LL_RCC_IC9_IsEnabled>
3418e94e:	4603      	mov	r3, r0
3418e950:	2b00      	cmp	r3, #0
3418e952:	f000 80e8 	beq.w	3418eb26 <RCCEx_GetUSARTCLKFreq+0x42e>
        ic_divider = LL_RCC_IC9_GetDivider();
3418e956:	f7f9 fbb1 	bl	341880bc <LL_RCC_IC9_GetDivider>
3418e95a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418e95c:	f7f9 fba0 	bl	341880a0 <LL_RCC_IC9_GetSource>
3418e960:	4603      	mov	r3, r0
3418e962:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418e966:	d06f      	beq.n	3418ea48 <RCCEx_GetUSARTCLKFreq+0x350>
3418e968:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418e96c:	d875      	bhi.n	3418ea5a <RCCEx_GetUSARTCLKFreq+0x362>
3418e96e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418e972:	d060      	beq.n	3418ea36 <RCCEx_GetUSARTCLKFreq+0x33e>
3418e974:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418e978:	d86f      	bhi.n	3418ea5a <RCCEx_GetUSARTCLKFreq+0x362>
3418e97a:	2b00      	cmp	r3, #0
3418e97c:	d003      	beq.n	3418e986 <RCCEx_GetUSARTCLKFreq+0x28e>
3418e97e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418e982:	d04f      	beq.n	3418ea24 <RCCEx_GetUSARTCLKFreq+0x32c>
            break;
3418e984:	e069      	b.n	3418ea5a <RCCEx_GetUSARTCLKFreq+0x362>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418e986:	f7fc fdcb 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418e98a:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418e98c:	68fa      	ldr	r2, [r7, #12]
3418e98e:	68bb      	ldr	r3, [r7, #8]
3418e990:	fbb2 f3f3 	udiv	r3, r2, r3
3418e994:	60fb      	str	r3, [r7, #12]
            break;
3418e996:	e061      	b.n	3418ea5c <RCCEx_GetUSARTCLKFreq+0x364>
3418e998:	07061430 	.word	0x07061430
3418e99c:	07060830 	.word	0x07060830
3418e9a0:	07060434 	.word	0x07060434
3418e9a4:	07060430 	.word	0x07060430
3418e9a8:	07060030 	.word	0x07060030
3418e9ac:	07051430 	.word	0x07051430
3418e9b0:	07050830 	.word	0x07050830
3418e9b4:	07050434 	.word	0x07050434
3418e9b8:	07050430 	.word	0x07050430
3418e9bc:	07050030 	.word	0x07050030
3418e9c0:	07041430 	.word	0x07041430
3418e9c4:	07040830 	.word	0x07040830
3418e9c8:	07040434 	.word	0x07040434
3418e9cc:	07040430 	.word	0x07040430
3418e9d0:	07040030 	.word	0x07040030
3418e9d4:	07031430 	.word	0x07031430
3418e9d8:	07030830 	.word	0x07030830
3418e9dc:	07030434 	.word	0x07030434
3418e9e0:	07030430 	.word	0x07030430
3418e9e4:	07030030 	.word	0x07030030
3418e9e8:	07021430 	.word	0x07021430
3418e9ec:	07020830 	.word	0x07020830
3418e9f0:	07020434 	.word	0x07020434
3418e9f4:	07020430 	.word	0x07020430
3418e9f8:	07020030 	.word	0x07020030
3418e9fc:	07011430 	.word	0x07011430
3418ea00:	07010830 	.word	0x07010830
3418ea04:	07010434 	.word	0x07010434
3418ea08:	07010430 	.word	0x07010430
3418ea0c:	07010030 	.word	0x07010030
3418ea10:	07001430 	.word	0x07001430
3418ea14:	07000830 	.word	0x07000830
3418ea18:	07000434 	.word	0x07000434
3418ea1c:	07000030 	.word	0x07000030
3418ea20:	07000430 	.word	0x07000430
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ea24:	f7fc fdc2 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418ea28:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418ea2a:	68fa      	ldr	r2, [r7, #12]
3418ea2c:	68bb      	ldr	r3, [r7, #8]
3418ea2e:	fbb2 f3f3 	udiv	r3, r2, r3
3418ea32:	60fb      	str	r3, [r7, #12]
            break;
3418ea34:	e012      	b.n	3418ea5c <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ea36:	f7fc fdff 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418ea3a:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418ea3c:	68fa      	ldr	r2, [r7, #12]
3418ea3e:	68bb      	ldr	r3, [r7, #8]
3418ea40:	fbb2 f3f3 	udiv	r3, r2, r3
3418ea44:	60fb      	str	r3, [r7, #12]
            break;
3418ea46:	e009      	b.n	3418ea5c <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ea48:	f7fc fe3c 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418ea4c:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418ea4e:	68fa      	ldr	r2, [r7, #12]
3418ea50:	68bb      	ldr	r3, [r7, #8]
3418ea52:	fbb2 f3f3 	udiv	r3, r2, r3
3418ea56:	60fb      	str	r3, [r7, #12]
            break;
3418ea58:	e000      	b.n	3418ea5c <RCCEx_GetUSARTCLKFreq+0x364>
            break;
3418ea5a:	bf00      	nop
      break;
3418ea5c:	e063      	b.n	3418eb26 <RCCEx_GetUSARTCLKFreq+0x42e>
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418ea5e:	f7f9 fc0b 	bl	34188278 <LL_RCC_IC14_IsEnabled>
3418ea62:	4603      	mov	r3, r0
3418ea64:	2b00      	cmp	r3, #0
3418ea66:	d060      	beq.n	3418eb2a <RCCEx_GetUSARTCLKFreq+0x432>
        ic_divider = LL_RCC_IC14_GetDivider();
3418ea68:	f7f9 fc28 	bl	341882bc <LL_RCC_IC14_GetDivider>
3418ea6c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418ea6e:	f7f9 fc17 	bl	341882a0 <LL_RCC_IC14_GetSource>
3418ea72:	4603      	mov	r3, r0
3418ea74:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ea78:	d029      	beq.n	3418eace <RCCEx_GetUSARTCLKFreq+0x3d6>
3418ea7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ea7e:	d82f      	bhi.n	3418eae0 <RCCEx_GetUSARTCLKFreq+0x3e8>
3418ea80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ea84:	d01a      	beq.n	3418eabc <RCCEx_GetUSARTCLKFreq+0x3c4>
3418ea86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ea8a:	d829      	bhi.n	3418eae0 <RCCEx_GetUSARTCLKFreq+0x3e8>
3418ea8c:	2b00      	cmp	r3, #0
3418ea8e:	d003      	beq.n	3418ea98 <RCCEx_GetUSARTCLKFreq+0x3a0>
3418ea90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ea94:	d009      	beq.n	3418eaaa <RCCEx_GetUSARTCLKFreq+0x3b2>
            break;
3418ea96:	e023      	b.n	3418eae0 <RCCEx_GetUSARTCLKFreq+0x3e8>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ea98:	f7fc fd42 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418ea9c:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418ea9e:	68fa      	ldr	r2, [r7, #12]
3418eaa0:	68bb      	ldr	r3, [r7, #8]
3418eaa2:	fbb2 f3f3 	udiv	r3, r2, r3
3418eaa6:	60fb      	str	r3, [r7, #12]
            break;
3418eaa8:	e01b      	b.n	3418eae2 <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418eaaa:	f7fc fd7f 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418eaae:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418eab0:	68fa      	ldr	r2, [r7, #12]
3418eab2:	68bb      	ldr	r3, [r7, #8]
3418eab4:	fbb2 f3f3 	udiv	r3, r2, r3
3418eab8:	60fb      	str	r3, [r7, #12]
            break;
3418eaba:	e012      	b.n	3418eae2 <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418eabc:	f7fc fdbc 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418eac0:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418eac2:	68fa      	ldr	r2, [r7, #12]
3418eac4:	68bb      	ldr	r3, [r7, #8]
3418eac6:	fbb2 f3f3 	udiv	r3, r2, r3
3418eaca:	60fb      	str	r3, [r7, #12]
            break;
3418eacc:	e009      	b.n	3418eae2 <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418eace:	f7fc fdf9 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418ead2:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418ead4:	68fa      	ldr	r2, [r7, #12]
3418ead6:	68bb      	ldr	r3, [r7, #8]
3418ead8:	fbb2 f3f3 	udiv	r3, r2, r3
3418eadc:	60fb      	str	r3, [r7, #12]
            break;
3418eade:	e000      	b.n	3418eae2 <RCCEx_GetUSARTCLKFreq+0x3ea>
            break;
3418eae0:	bf00      	nop
      break;
3418eae2:	e022      	b.n	3418eb2a <RCCEx_GetUSARTCLKFreq+0x432>
      if (LL_RCC_HSI_IsReady() != 0U)
3418eae4:	f7f8 faa4 	bl	34187030 <LL_RCC_HSI_IsReady>
3418eae8:	4603      	mov	r3, r0
3418eaea:	2b00      	cmp	r3, #0
3418eaec:	d01f      	beq.n	3418eb2e <RCCEx_GetUSARTCLKFreq+0x436>
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418eaee:	f7f8 fab1 	bl	34187054 <LL_RCC_HSI_GetDivider>
3418eaf2:	4603      	mov	r3, r0
3418eaf4:	09db      	lsrs	r3, r3, #7
3418eaf6:	4a13      	ldr	r2, [pc, #76]	@ (3418eb44 <RCCEx_GetUSARTCLKFreq+0x44c>)
3418eaf8:	fa22 f303 	lsr.w	r3, r2, r3
3418eafc:	60fb      	str	r3, [r7, #12]
      break;
3418eafe:	e016      	b.n	3418eb2e <RCCEx_GetUSARTCLKFreq+0x436>
      if (LL_RCC_MSI_IsReady() != 0U)
3418eb00:	f7f8 fab6 	bl	34187070 <LL_RCC_MSI_IsReady>
3418eb04:	4603      	mov	r3, r0
3418eb06:	2b00      	cmp	r3, #0
3418eb08:	d013      	beq.n	3418eb32 <RCCEx_GetUSARTCLKFreq+0x43a>
        usart_frequency = MSI_VALUE;
3418eb0a:	4b0f      	ldr	r3, [pc, #60]	@ (3418eb48 <RCCEx_GetUSARTCLKFreq+0x450>)
3418eb0c:	60fb      	str	r3, [r7, #12]
      break;
3418eb0e:	e010      	b.n	3418eb32 <RCCEx_GetUSARTCLKFreq+0x43a>
      if (LL_RCC_LSE_IsReady() != 0U)
3418eb10:	f7f8 face 	bl	341870b0 <LL_RCC_LSE_IsReady>
3418eb14:	4603      	mov	r3, r0
3418eb16:	2b00      	cmp	r3, #0
3418eb18:	d00d      	beq.n	3418eb36 <RCCEx_GetUSARTCLKFreq+0x43e>
        usart_frequency = LSE_VALUE;
3418eb1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418eb1e:	60fb      	str	r3, [r7, #12]
      break;
3418eb20:	e009      	b.n	3418eb36 <RCCEx_GetUSARTCLKFreq+0x43e>
      break;
3418eb22:	bf00      	nop
3418eb24:	e008      	b.n	3418eb38 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418eb26:	bf00      	nop
3418eb28:	e006      	b.n	3418eb38 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418eb2a:	bf00      	nop
3418eb2c:	e004      	b.n	3418eb38 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418eb2e:	bf00      	nop
3418eb30:	e002      	b.n	3418eb38 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418eb32:	bf00      	nop
3418eb34:	e000      	b.n	3418eb38 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418eb36:	bf00      	nop
  }

  return usart_frequency;
3418eb38:	68fb      	ldr	r3, [r7, #12]
}
3418eb3a:	4618      	mov	r0, r3
3418eb3c:	3710      	adds	r7, #16
3418eb3e:	46bd      	mov	sp, r7
3418eb40:	bd80      	pop	{r7, pc}
3418eb42:	bf00      	nop
3418eb44:	03d09000 	.word	0x03d09000
3418eb48:	003d0900 	.word	0x003d0900

3418eb4c <RCCEx_GetOTGPHYCLKFreq>:
  *         @arg @ref RCCEx_USB_OTGHS2_Clock_Source
  * @retval OTGPHY clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCLKFreq(uint32_t OTGPHYxSource)
{
3418eb4c:	b580      	push	{r7, lr}
3418eb4e:	b084      	sub	sp, #16
3418eb50:	af00      	add	r7, sp, #0
3418eb52:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
3418eb54:	2300      	movs	r3, #0
3418eb56:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxSource))
3418eb58:	6878      	ldr	r0, [r7, #4]
3418eb5a:	f7f8 fe69 	bl	34187830 <LL_RCC_GetUSBClockSource>
3418eb5e:	4603      	mov	r3, r0
3418eb60:	4a4b      	ldr	r2, [pc, #300]	@ (3418ec90 <RCCEx_GetOTGPHYCLKFreq+0x144>)
3418eb62:	4293      	cmp	r3, r2
3418eb64:	d035      	beq.n	3418ebd2 <RCCEx_GetOTGPHYCLKFreq+0x86>
3418eb66:	4a4a      	ldr	r2, [pc, #296]	@ (3418ec90 <RCCEx_GetOTGPHYCLKFreq+0x144>)
3418eb68:	4293      	cmp	r3, r2
3418eb6a:	f200 8085 	bhi.w	3418ec78 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418eb6e:	4a49      	ldr	r2, [pc, #292]	@ (3418ec94 <RCCEx_GetOTGPHYCLKFreq+0x148>)
3418eb70:	4293      	cmp	r3, r2
3418eb72:	d02e      	beq.n	3418ebd2 <RCCEx_GetOTGPHYCLKFreq+0x86>
3418eb74:	4a47      	ldr	r2, [pc, #284]	@ (3418ec94 <RCCEx_GetOTGPHYCLKFreq+0x148>)
3418eb76:	4293      	cmp	r3, r2
3418eb78:	d87e      	bhi.n	3418ec78 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418eb7a:	4a47      	ldr	r2, [pc, #284]	@ (3418ec98 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
3418eb7c:	4293      	cmp	r3, r2
3418eb7e:	d038      	beq.n	3418ebf2 <RCCEx_GetOTGPHYCLKFreq+0xa6>
3418eb80:	4a45      	ldr	r2, [pc, #276]	@ (3418ec98 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
3418eb82:	4293      	cmp	r3, r2
3418eb84:	d878      	bhi.n	3418ec78 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418eb86:	4a45      	ldr	r2, [pc, #276]	@ (3418ec9c <RCCEx_GetOTGPHYCLKFreq+0x150>)
3418eb88:	4293      	cmp	r3, r2
3418eb8a:	d032      	beq.n	3418ebf2 <RCCEx_GetOTGPHYCLKFreq+0xa6>
3418eb8c:	4a43      	ldr	r2, [pc, #268]	@ (3418ec9c <RCCEx_GetOTGPHYCLKFreq+0x150>)
3418eb8e:	4293      	cmp	r3, r2
3418eb90:	d872      	bhi.n	3418ec78 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418eb92:	4a43      	ldr	r2, [pc, #268]	@ (3418eca0 <RCCEx_GetOTGPHYCLKFreq+0x154>)
3418eb94:	4293      	cmp	r3, r2
3418eb96:	d00f      	beq.n	3418ebb8 <RCCEx_GetOTGPHYCLKFreq+0x6c>
3418eb98:	4a41      	ldr	r2, [pc, #260]	@ (3418eca0 <RCCEx_GetOTGPHYCLKFreq+0x154>)
3418eb9a:	4293      	cmp	r3, r2
3418eb9c:	d86c      	bhi.n	3418ec78 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418eb9e:	4a41      	ldr	r2, [pc, #260]	@ (3418eca4 <RCCEx_GetOTGPHYCLKFreq+0x158>)
3418eba0:	4293      	cmp	r3, r2
3418eba2:	d009      	beq.n	3418ebb8 <RCCEx_GetOTGPHYCLKFreq+0x6c>
3418eba4:	4a3f      	ldr	r2, [pc, #252]	@ (3418eca4 <RCCEx_GetOTGPHYCLKFreq+0x158>)
3418eba6:	4293      	cmp	r3, r2
3418eba8:	d866      	bhi.n	3418ec78 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418ebaa:	4a3f      	ldr	r2, [pc, #252]	@ (3418eca8 <RCCEx_GetOTGPHYCLKFreq+0x15c>)
3418ebac:	4293      	cmp	r3, r2
3418ebae:	d008      	beq.n	3418ebc2 <RCCEx_GetOTGPHYCLKFreq+0x76>
3418ebb0:	4a3e      	ldr	r2, [pc, #248]	@ (3418ecac <RCCEx_GetOTGPHYCLKFreq+0x160>)
3418ebb2:	4293      	cmp	r3, r2
3418ebb4:	d005      	beq.n	3418ebc2 <RCCEx_GetOTGPHYCLKFreq+0x76>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418ebb6:	e05f      	b.n	3418ec78 <RCCEx_GetOTGPHYCLKFreq+0x12c>
      usb_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418ebb8:	2007      	movs	r0, #7
3418ebba:	f7fd f8b5 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418ebbe:	60f8      	str	r0, [r7, #12]
      break;
3418ebc0:	e061      	b.n	3418ec86 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      if (LL_RCC_HSE_IsReady() != 0U)
3418ebc2:	f7f8 fa23 	bl	3418700c <LL_RCC_HSE_IsReady>
3418ebc6:	4603      	mov	r3, r0
3418ebc8:	2b00      	cmp	r3, #0
3418ebca:	d057      	beq.n	3418ec7c <RCCEx_GetOTGPHYCLKFreq+0x130>
        usb_frequency = HSE_VALUE / 2U;
3418ebcc:	4b38      	ldr	r3, [pc, #224]	@ (3418ecb0 <RCCEx_GetOTGPHYCLKFreq+0x164>)
3418ebce:	60fb      	str	r3, [r7, #12]
      break;
3418ebd0:	e054      	b.n	3418ec7c <RCCEx_GetOTGPHYCLKFreq+0x130>
      if (LL_RCC_HSE_IsReady() != 0U)
3418ebd2:	f7f8 fa1b 	bl	3418700c <LL_RCC_HSE_IsReady>
3418ebd6:	4603      	mov	r3, r0
3418ebd8:	2b00      	cmp	r3, #0
3418ebda:	d051      	beq.n	3418ec80 <RCCEx_GetOTGPHYCLKFreq+0x134>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
3418ebdc:	f7f8 fa04 	bl	34186fe8 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
3418ebe0:	4603      	mov	r3, r0
3418ebe2:	2b00      	cmp	r3, #0
3418ebe4:	d102      	bne.n	3418ebec <RCCEx_GetOTGPHYCLKFreq+0xa0>
          usb_frequency = HSE_VALUE;
3418ebe6:	4b33      	ldr	r3, [pc, #204]	@ (3418ecb4 <RCCEx_GetOTGPHYCLKFreq+0x168>)
3418ebe8:	60fb      	str	r3, [r7, #12]
      break;
3418ebea:	e049      	b.n	3418ec80 <RCCEx_GetOTGPHYCLKFreq+0x134>
          usb_frequency = HSE_VALUE / 2U;
3418ebec:	4b30      	ldr	r3, [pc, #192]	@ (3418ecb0 <RCCEx_GetOTGPHYCLKFreq+0x164>)
3418ebee:	60fb      	str	r3, [r7, #12]
      break;
3418ebf0:	e046      	b.n	3418ec80 <RCCEx_GetOTGPHYCLKFreq+0x134>
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418ebf2:	f7f9 fb81 	bl	341882f8 <LL_RCC_IC15_IsEnabled>
3418ebf6:	4603      	mov	r3, r0
3418ebf8:	2b00      	cmp	r3, #0
3418ebfa:	d043      	beq.n	3418ec84 <RCCEx_GetOTGPHYCLKFreq+0x138>
        uint32_t ic_divider = LL_RCC_IC15_GetDivider();
3418ebfc:	f7f9 fb9e 	bl	3418833c <LL_RCC_IC15_GetDivider>
3418ec00:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418ec02:	f7f9 fb8d 	bl	34188320 <LL_RCC_IC15_GetSource>
3418ec06:	4603      	mov	r3, r0
3418ec08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ec0c:	d029      	beq.n	3418ec62 <RCCEx_GetOTGPHYCLKFreq+0x116>
3418ec0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ec12:	d82f      	bhi.n	3418ec74 <RCCEx_GetOTGPHYCLKFreq+0x128>
3418ec14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ec18:	d01a      	beq.n	3418ec50 <RCCEx_GetOTGPHYCLKFreq+0x104>
3418ec1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ec1e:	d829      	bhi.n	3418ec74 <RCCEx_GetOTGPHYCLKFreq+0x128>
3418ec20:	2b00      	cmp	r3, #0
3418ec22:	d003      	beq.n	3418ec2c <RCCEx_GetOTGPHYCLKFreq+0xe0>
3418ec24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ec28:	d009      	beq.n	3418ec3e <RCCEx_GetOTGPHYCLKFreq+0xf2>
            break;
3418ec2a:	e023      	b.n	3418ec74 <RCCEx_GetOTGPHYCLKFreq+0x128>
            usb_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ec2c:	f7fc fc78 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418ec30:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418ec32:	68fa      	ldr	r2, [r7, #12]
3418ec34:	68bb      	ldr	r3, [r7, #8]
3418ec36:	fbb2 f3f3 	udiv	r3, r2, r3
3418ec3a:	60fb      	str	r3, [r7, #12]
            break;
3418ec3c:	e01b      	b.n	3418ec76 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ec3e:	f7fc fcb5 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418ec42:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418ec44:	68fa      	ldr	r2, [r7, #12]
3418ec46:	68bb      	ldr	r3, [r7, #8]
3418ec48:	fbb2 f3f3 	udiv	r3, r2, r3
3418ec4c:	60fb      	str	r3, [r7, #12]
            break;
3418ec4e:	e012      	b.n	3418ec76 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ec50:	f7fc fcf2 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418ec54:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418ec56:	68fa      	ldr	r2, [r7, #12]
3418ec58:	68bb      	ldr	r3, [r7, #8]
3418ec5a:	fbb2 f3f3 	udiv	r3, r2, r3
3418ec5e:	60fb      	str	r3, [r7, #12]
            break;
3418ec60:	e009      	b.n	3418ec76 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ec62:	f7fc fd2f 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418ec66:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418ec68:	68fa      	ldr	r2, [r7, #12]
3418ec6a:	68bb      	ldr	r3, [r7, #8]
3418ec6c:	fbb2 f3f3 	udiv	r3, r2, r3
3418ec70:	60fb      	str	r3, [r7, #12]
            break;
3418ec72:	e000      	b.n	3418ec76 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            break;
3418ec74:	bf00      	nop
      break;
3418ec76:	e005      	b.n	3418ec84 <RCCEx_GetOTGPHYCLKFreq+0x138>
      break;
3418ec78:	bf00      	nop
3418ec7a:	e004      	b.n	3418ec86 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418ec7c:	bf00      	nop
3418ec7e:	e002      	b.n	3418ec86 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418ec80:	bf00      	nop
3418ec82:	e000      	b.n	3418ec86 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418ec84:	bf00      	nop
  }

  return usb_frequency;
3418ec86:	68fb      	ldr	r3, [r7, #12]
}
3418ec88:	4618      	mov	r0, r3
3418ec8a:	3710      	adds	r7, #16
3418ec8c:	46bd      	mov	sp, r7
3418ec8e:	bd80      	pop	{r7, pc}
3418ec90:	03031414 	.word	0x03031414
3418ec94:	03030c14 	.word	0x03030c14
3418ec98:	03021414 	.word	0x03021414
3418ec9c:	03020c14 	.word	0x03020c14
3418eca0:	03011414 	.word	0x03011414
3418eca4:	03010c14 	.word	0x03010c14
3418eca8:	03000c14 	.word	0x03000c14
3418ecac:	03001414 	.word	0x03001414
3418ecb0:	016e3600 	.word	0x016e3600
3418ecb4:	02dc6c00 	.word	0x02dc6c00

3418ecb8 <RCCEx_GetOTGPHYCKREFCLKFreq>:
  *         @arg @ref RCCEx_USBPHY2_Clock_Source
  * @retval OTGPHYCKREF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCKREFCLKFreq(uint32_t OTGPHYxCKREFSource)
{
3418ecb8:	b580      	push	{r7, lr}
3418ecba:	b084      	sub	sp, #16
3418ecbc:	af00      	add	r7, sp, #0
3418ecbe:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
3418ecc0:	2300      	movs	r3, #0
3418ecc2:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxCKREFSource))
3418ecc4:	6878      	ldr	r0, [r7, #4]
3418ecc6:	f7f8 fdb3 	bl	34187830 <LL_RCC_GetUSBClockSource>
3418ecca:	4603      	mov	r3, r0
3418eccc:	4a1a      	ldr	r2, [pc, #104]	@ (3418ed38 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
3418ecce:	4293      	cmp	r3, r2
3418ecd0:	d00f      	beq.n	3418ecf2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
3418ecd2:	4a19      	ldr	r2, [pc, #100]	@ (3418ed38 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
3418ecd4:	4293      	cmp	r3, r2
3418ecd6:	d826      	bhi.n	3418ed26 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
3418ecd8:	4a18      	ldr	r2, [pc, #96]	@ (3418ed3c <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
3418ecda:	4293      	cmp	r3, r2
3418ecdc:	d009      	beq.n	3418ecf2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
3418ecde:	4a17      	ldr	r2, [pc, #92]	@ (3418ed3c <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
3418ece0:	4293      	cmp	r3, r2
3418ece2:	d820      	bhi.n	3418ed26 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
3418ece4:	4a16      	ldr	r2, [pc, #88]	@ (3418ed40 <RCCEx_GetOTGPHYCKREFCLKFreq+0x88>)
3418ece6:	4293      	cmp	r3, r2
3418ece8:	d013      	beq.n	3418ed12 <RCCEx_GetOTGPHYCKREFCLKFreq+0x5a>
3418ecea:	4a16      	ldr	r2, [pc, #88]	@ (3418ed44 <RCCEx_GetOTGPHYCKREFCLKFreq+0x8c>)
3418ecec:	4293      	cmp	r3, r2
3418ecee:	d015      	beq.n	3418ed1c <RCCEx_GetOTGPHYCKREFCLKFreq+0x64>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
      break;

    default:
      /* Unexpected case */
      break;
3418ecf0:	e019      	b.n	3418ed26 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
      if (LL_RCC_HSE_IsReady() != 0U)
3418ecf2:	f7f8 f98b 	bl	3418700c <LL_RCC_HSE_IsReady>
3418ecf6:	4603      	mov	r3, r0
3418ecf8:	2b00      	cmp	r3, #0
3418ecfa:	d016      	beq.n	3418ed2a <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
3418ecfc:	f7f8 f974 	bl	34186fe8 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
3418ed00:	4603      	mov	r3, r0
3418ed02:	2b00      	cmp	r3, #0
3418ed04:	d102      	bne.n	3418ed0c <RCCEx_GetOTGPHYCKREFCLKFreq+0x54>
          usb_frequency = HSE_VALUE;
3418ed06:	4b10      	ldr	r3, [pc, #64]	@ (3418ed48 <RCCEx_GetOTGPHYCKREFCLKFreq+0x90>)
3418ed08:	60fb      	str	r3, [r7, #12]
      break;
3418ed0a:	e00e      	b.n	3418ed2a <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
          usb_frequency = HSE_VALUE / 2U;
3418ed0c:	4b0f      	ldr	r3, [pc, #60]	@ (3418ed4c <RCCEx_GetOTGPHYCKREFCLKFreq+0x94>)
3418ed0e:	60fb      	str	r3, [r7, #12]
      break;
3418ed10:	e00b      	b.n	3418ed2a <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
3418ed12:	480f      	ldr	r0, [pc, #60]	@ (3418ed50 <RCCEx_GetOTGPHYCKREFCLKFreq+0x98>)
3418ed14:	f7ff ff1a 	bl	3418eb4c <RCCEx_GetOTGPHYCLKFreq>
3418ed18:	60f8      	str	r0, [r7, #12]
      break;
3418ed1a:	e007      	b.n	3418ed2c <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
3418ed1c:	480d      	ldr	r0, [pc, #52]	@ (3418ed54 <RCCEx_GetOTGPHYCKREFCLKFreq+0x9c>)
3418ed1e:	f7ff ff15 	bl	3418eb4c <RCCEx_GetOTGPHYCLKFreq>
3418ed22:	60f8      	str	r0, [r7, #12]
      break;
3418ed24:	e002      	b.n	3418ed2c <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
3418ed26:	bf00      	nop
3418ed28:	e000      	b.n	3418ed2c <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
3418ed2a:	bf00      	nop
  }

  return usb_frequency;
3418ed2c:	68fb      	ldr	r3, [r7, #12]
}
3418ed2e:	4618      	mov	r0, r3
3418ed30:	3710      	adds	r7, #16
3418ed32:	46bd      	mov	sp, r7
3418ed34:	bd80      	pop	{r7, pc}
3418ed36:	bf00      	nop
3418ed38:	01011814 	.word	0x01011814
3418ed3c:	01011014 	.word	0x01011014
3418ed40:	01001014 	.word	0x01001014
3418ed44:	01001814 	.word	0x01001814
3418ed48:	02dc6c00 	.word	0x02dc6c00
3418ed4c:	016e3600 	.word	0x016e3600
3418ed50:	03000c14 	.word	0x03000c14
3418ed54:	03001414 	.word	0x03001414

3418ed58 <RCCEx_GetXSPICLKFreq>:
  * @retval XSPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */

static uint32_t RCCEx_GetXSPICLKFreq(uint32_t XSPIxSource)
{
3418ed58:	b580      	push	{r7, lr}
3418ed5a:	b084      	sub	sp, #16
3418ed5c:	af00      	add	r7, sp, #0
3418ed5e:	6078      	str	r0, [r7, #4]
  uint32_t xspi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418ed60:	2300      	movs	r3, #0
3418ed62:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetXSPIClockSource(XSPIxSource))
3418ed64:	6878      	ldr	r0, [r7, #4]
3418ed66:	f7f8 fd6f 	bl	34187848 <LL_RCC_GetXSPIClockSource>
3418ed6a:	4603      	mov	r3, r0
3418ed6c:	4a76      	ldr	r2, [pc, #472]	@ (3418ef48 <RCCEx_GetXSPICLKFreq+0x1f0>)
3418ed6e:	4293      	cmp	r3, r2
3418ed70:	f000 809d 	beq.w	3418eeae <RCCEx_GetXSPICLKFreq+0x156>
3418ed74:	4a74      	ldr	r2, [pc, #464]	@ (3418ef48 <RCCEx_GetXSPICLKFreq+0x1f0>)
3418ed76:	4293      	cmp	r3, r2
3418ed78:	f200 80dc 	bhi.w	3418ef34 <RCCEx_GetXSPICLKFreq+0x1dc>
3418ed7c:	4a73      	ldr	r2, [pc, #460]	@ (3418ef4c <RCCEx_GetXSPICLKFreq+0x1f4>)
3418ed7e:	4293      	cmp	r3, r2
3418ed80:	f000 8095 	beq.w	3418eeae <RCCEx_GetXSPICLKFreq+0x156>
3418ed84:	4a71      	ldr	r2, [pc, #452]	@ (3418ef4c <RCCEx_GetXSPICLKFreq+0x1f4>)
3418ed86:	4293      	cmp	r3, r2
3418ed88:	f200 80d4 	bhi.w	3418ef34 <RCCEx_GetXSPICLKFreq+0x1dc>
3418ed8c:	4a70      	ldr	r2, [pc, #448]	@ (3418ef50 <RCCEx_GetXSPICLKFreq+0x1f8>)
3418ed8e:	4293      	cmp	r3, r2
3418ed90:	f000 808d 	beq.w	3418eeae <RCCEx_GetXSPICLKFreq+0x156>
3418ed94:	4a6e      	ldr	r2, [pc, #440]	@ (3418ef50 <RCCEx_GetXSPICLKFreq+0x1f8>)
3418ed96:	4293      	cmp	r3, r2
3418ed98:	f200 80cc 	bhi.w	3418ef34 <RCCEx_GetXSPICLKFreq+0x1dc>
3418ed9c:	4a6d      	ldr	r2, [pc, #436]	@ (3418ef54 <RCCEx_GetXSPICLKFreq+0x1fc>)
3418ed9e:	4293      	cmp	r3, r2
3418eda0:	d041      	beq.n	3418ee26 <RCCEx_GetXSPICLKFreq+0xce>
3418eda2:	4a6c      	ldr	r2, [pc, #432]	@ (3418ef54 <RCCEx_GetXSPICLKFreq+0x1fc>)
3418eda4:	4293      	cmp	r3, r2
3418eda6:	f200 80c5 	bhi.w	3418ef34 <RCCEx_GetXSPICLKFreq+0x1dc>
3418edaa:	4a6b      	ldr	r2, [pc, #428]	@ (3418ef58 <RCCEx_GetXSPICLKFreq+0x200>)
3418edac:	4293      	cmp	r3, r2
3418edae:	d03a      	beq.n	3418ee26 <RCCEx_GetXSPICLKFreq+0xce>
3418edb0:	4a69      	ldr	r2, [pc, #420]	@ (3418ef58 <RCCEx_GetXSPICLKFreq+0x200>)
3418edb2:	4293      	cmp	r3, r2
3418edb4:	f200 80be 	bhi.w	3418ef34 <RCCEx_GetXSPICLKFreq+0x1dc>
3418edb8:	4a68      	ldr	r2, [pc, #416]	@ (3418ef5c <RCCEx_GetXSPICLKFreq+0x204>)
3418edba:	4293      	cmp	r3, r2
3418edbc:	d033      	beq.n	3418ee26 <RCCEx_GetXSPICLKFreq+0xce>
3418edbe:	4a67      	ldr	r2, [pc, #412]	@ (3418ef5c <RCCEx_GetXSPICLKFreq+0x204>)
3418edc0:	4293      	cmp	r3, r2
3418edc2:	f200 80b7 	bhi.w	3418ef34 <RCCEx_GetXSPICLKFreq+0x1dc>
3418edc6:	4a66      	ldr	r2, [pc, #408]	@ (3418ef60 <RCCEx_GetXSPICLKFreq+0x208>)
3418edc8:	4293      	cmp	r3, r2
3418edca:	d027      	beq.n	3418ee1c <RCCEx_GetXSPICLKFreq+0xc4>
3418edcc:	4a64      	ldr	r2, [pc, #400]	@ (3418ef60 <RCCEx_GetXSPICLKFreq+0x208>)
3418edce:	4293      	cmp	r3, r2
3418edd0:	f200 80b0 	bhi.w	3418ef34 <RCCEx_GetXSPICLKFreq+0x1dc>
3418edd4:	4a63      	ldr	r2, [pc, #396]	@ (3418ef64 <RCCEx_GetXSPICLKFreq+0x20c>)
3418edd6:	4293      	cmp	r3, r2
3418edd8:	d020      	beq.n	3418ee1c <RCCEx_GetXSPICLKFreq+0xc4>
3418edda:	4a62      	ldr	r2, [pc, #392]	@ (3418ef64 <RCCEx_GetXSPICLKFreq+0x20c>)
3418eddc:	4293      	cmp	r3, r2
3418edde:	f200 80a9 	bhi.w	3418ef34 <RCCEx_GetXSPICLKFreq+0x1dc>
3418ede2:	4a61      	ldr	r2, [pc, #388]	@ (3418ef68 <RCCEx_GetXSPICLKFreq+0x210>)
3418ede4:	4293      	cmp	r3, r2
3418ede6:	d019      	beq.n	3418ee1c <RCCEx_GetXSPICLKFreq+0xc4>
3418ede8:	4a5f      	ldr	r2, [pc, #380]	@ (3418ef68 <RCCEx_GetXSPICLKFreq+0x210>)
3418edea:	4293      	cmp	r3, r2
3418edec:	f200 80a2 	bhi.w	3418ef34 <RCCEx_GetXSPICLKFreq+0x1dc>
3418edf0:	4a5e      	ldr	r2, [pc, #376]	@ (3418ef6c <RCCEx_GetXSPICLKFreq+0x214>)
3418edf2:	4293      	cmp	r3, r2
3418edf4:	d00a      	beq.n	3418ee0c <RCCEx_GetXSPICLKFreq+0xb4>
3418edf6:	4a5d      	ldr	r2, [pc, #372]	@ (3418ef6c <RCCEx_GetXSPICLKFreq+0x214>)
3418edf8:	4293      	cmp	r3, r2
3418edfa:	f200 809b 	bhi.w	3418ef34 <RCCEx_GetXSPICLKFreq+0x1dc>
3418edfe:	4a5c      	ldr	r2, [pc, #368]	@ (3418ef70 <RCCEx_GetXSPICLKFreq+0x218>)
3418ee00:	4293      	cmp	r3, r2
3418ee02:	d003      	beq.n	3418ee0c <RCCEx_GetXSPICLKFreq+0xb4>
3418ee04:	4a5b      	ldr	r2, [pc, #364]	@ (3418ef74 <RCCEx_GetXSPICLKFreq+0x21c>)
3418ee06:	4293      	cmp	r3, r2
3418ee08:	f040 8094 	bne.w	3418ef34 <RCCEx_GetXSPICLKFreq+0x1dc>
  {
    case LL_RCC_XSPI1_CLKSOURCE_HCLK:
    case LL_RCC_XSPI2_CLKSOURCE_HCLK:
    case LL_RCC_XSPI3_CLKSOURCE_HCLK:
      xspi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418ee0c:	f7f7 fcfc 	bl	34186808 <HAL_RCC_GetSysClockFreq>
3418ee10:	4603      	mov	r3, r0
3418ee12:	4618      	mov	r0, r3
3418ee14:	f7fc fc9c 	bl	3418b750 <RCCEx_GetHCLKFreq>
3418ee18:	60f8      	str	r0, [r7, #12]
      break;
3418ee1a:	e090      	b.n	3418ef3e <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_CLKP:
    case LL_RCC_XSPI2_CLKSOURCE_CLKP:
    case LL_RCC_XSPI3_CLKSOURCE_CLKP:
      xspi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418ee1c:	2007      	movs	r0, #7
3418ee1e:	f7fc ff83 	bl	3418bd28 <RCCEx_GetCLKPCLKFreq>
3418ee22:	60f8      	str	r0, [r7, #12]
      break;
3418ee24:	e08b      	b.n	3418ef3e <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_IC3:
    case LL_RCC_XSPI2_CLKSOURCE_IC3:
    case LL_RCC_XSPI3_CLKSOURCE_IC3:
      if (LL_RCC_IC3_IsEnabled() != 0U)
3418ee26:	f7f8 ffe7 	bl	34187df8 <LL_RCC_IC3_IsEnabled>
3418ee2a:	4603      	mov	r3, r0
3418ee2c:	2b00      	cmp	r3, #0
3418ee2e:	f000 8083 	beq.w	3418ef38 <RCCEx_GetXSPICLKFreq+0x1e0>
      {
        ic_divider = LL_RCC_IC3_GetDivider();
3418ee32:	f7f9 f803 	bl	34187e3c <LL_RCC_IC3_GetDivider>
3418ee36:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
3418ee38:	f7f8 fff2 	bl	34187e20 <LL_RCC_IC3_GetSource>
3418ee3c:	4603      	mov	r3, r0
3418ee3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ee42:	d029      	beq.n	3418ee98 <RCCEx_GetXSPICLKFreq+0x140>
3418ee44:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ee48:	d82f      	bhi.n	3418eeaa <RCCEx_GetXSPICLKFreq+0x152>
3418ee4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ee4e:	d01a      	beq.n	3418ee86 <RCCEx_GetXSPICLKFreq+0x12e>
3418ee50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ee54:	d829      	bhi.n	3418eeaa <RCCEx_GetXSPICLKFreq+0x152>
3418ee56:	2b00      	cmp	r3, #0
3418ee58:	d003      	beq.n	3418ee62 <RCCEx_GetXSPICLKFreq+0x10a>
3418ee5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ee5e:	d009      	beq.n	3418ee74 <RCCEx_GetXSPICLKFreq+0x11c>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418ee60:	e023      	b.n	3418eeaa <RCCEx_GetXSPICLKFreq+0x152>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ee62:	f7fc fb5d 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418ee66:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418ee68:	68fa      	ldr	r2, [r7, #12]
3418ee6a:	68bb      	ldr	r3, [r7, #8]
3418ee6c:	fbb2 f3f3 	udiv	r3, r2, r3
3418ee70:	60fb      	str	r3, [r7, #12]
            break;
3418ee72:	e01b      	b.n	3418eeac <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ee74:	f7fc fb9a 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418ee78:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418ee7a:	68fa      	ldr	r2, [r7, #12]
3418ee7c:	68bb      	ldr	r3, [r7, #8]
3418ee7e:	fbb2 f3f3 	udiv	r3, r2, r3
3418ee82:	60fb      	str	r3, [r7, #12]
            break;
3418ee84:	e012      	b.n	3418eeac <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ee86:	f7fc fbd7 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418ee8a:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418ee8c:	68fa      	ldr	r2, [r7, #12]
3418ee8e:	68bb      	ldr	r3, [r7, #8]
3418ee90:	fbb2 f3f3 	udiv	r3, r2, r3
3418ee94:	60fb      	str	r3, [r7, #12]
            break;
3418ee96:	e009      	b.n	3418eeac <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ee98:	f7fc fc14 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418ee9c:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418ee9e:	68fa      	ldr	r2, [r7, #12]
3418eea0:	68bb      	ldr	r3, [r7, #8]
3418eea2:	fbb2 f3f3 	udiv	r3, r2, r3
3418eea6:	60fb      	str	r3, [r7, #12]
            break;
3418eea8:	e000      	b.n	3418eeac <RCCEx_GetXSPICLKFreq+0x154>
            break;
3418eeaa:	bf00      	nop
        }
      }
      break;
3418eeac:	e044      	b.n	3418ef38 <RCCEx_GetXSPICLKFreq+0x1e0>

    case LL_RCC_XSPI1_CLKSOURCE_IC4:
    case LL_RCC_XSPI2_CLKSOURCE_IC4:
    case LL_RCC_XSPI3_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
3418eeae:	f7f8 ffe3 	bl	34187e78 <LL_RCC_IC4_IsEnabled>
3418eeb2:	4603      	mov	r3, r0
3418eeb4:	2b00      	cmp	r3, #0
3418eeb6:	d041      	beq.n	3418ef3c <RCCEx_GetXSPICLKFreq+0x1e4>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
3418eeb8:	f7f9 f800 	bl	34187ebc <LL_RCC_IC4_GetDivider>
3418eebc:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
3418eebe:	f7f8 ffef 	bl	34187ea0 <LL_RCC_IC4_GetSource>
3418eec2:	4603      	mov	r3, r0
3418eec4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418eec8:	d029      	beq.n	3418ef1e <RCCEx_GetXSPICLKFreq+0x1c6>
3418eeca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418eece:	d82f      	bhi.n	3418ef30 <RCCEx_GetXSPICLKFreq+0x1d8>
3418eed0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418eed4:	d01a      	beq.n	3418ef0c <RCCEx_GetXSPICLKFreq+0x1b4>
3418eed6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418eeda:	d829      	bhi.n	3418ef30 <RCCEx_GetXSPICLKFreq+0x1d8>
3418eedc:	2b00      	cmp	r3, #0
3418eede:	d003      	beq.n	3418eee8 <RCCEx_GetXSPICLKFreq+0x190>
3418eee0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418eee4:	d009      	beq.n	3418eefa <RCCEx_GetXSPICLKFreq+0x1a2>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418eee6:	e023      	b.n	3418ef30 <RCCEx_GetXSPICLKFreq+0x1d8>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418eee8:	f7fc fb1a 	bl	3418b520 <HAL_RCCEx_GetPLL1CLKFreq>
3418eeec:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418eeee:	68fa      	ldr	r2, [r7, #12]
3418eef0:	68bb      	ldr	r3, [r7, #8]
3418eef2:	fbb2 f3f3 	udiv	r3, r2, r3
3418eef6:	60fb      	str	r3, [r7, #12]
            break;
3418eef8:	e01b      	b.n	3418ef32 <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418eefa:	f7fc fb57 	bl	3418b5ac <HAL_RCCEx_GetPLL2CLKFreq>
3418eefe:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418ef00:	68fa      	ldr	r2, [r7, #12]
3418ef02:	68bb      	ldr	r3, [r7, #8]
3418ef04:	fbb2 f3f3 	udiv	r3, r2, r3
3418ef08:	60fb      	str	r3, [r7, #12]
            break;
3418ef0a:	e012      	b.n	3418ef32 <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ef0c:	f7fc fb94 	bl	3418b638 <HAL_RCCEx_GetPLL3CLKFreq>
3418ef10:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418ef12:	68fa      	ldr	r2, [r7, #12]
3418ef14:	68bb      	ldr	r3, [r7, #8]
3418ef16:	fbb2 f3f3 	udiv	r3, r2, r3
3418ef1a:	60fb      	str	r3, [r7, #12]
            break;
3418ef1c:	e009      	b.n	3418ef32 <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ef1e:	f7fc fbd1 	bl	3418b6c4 <HAL_RCCEx_GetPLL4CLKFreq>
3418ef22:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418ef24:	68fa      	ldr	r2, [r7, #12]
3418ef26:	68bb      	ldr	r3, [r7, #8]
3418ef28:	fbb2 f3f3 	udiv	r3, r2, r3
3418ef2c:	60fb      	str	r3, [r7, #12]
            break;
3418ef2e:	e000      	b.n	3418ef32 <RCCEx_GetXSPICLKFreq+0x1da>
            break;
3418ef30:	bf00      	nop
        }
      }
      break;
3418ef32:	e003      	b.n	3418ef3c <RCCEx_GetXSPICLKFreq+0x1e4>

    default:
      /* Nothing to do */
      break;
3418ef34:	bf00      	nop
3418ef36:	e002      	b.n	3418ef3e <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
3418ef38:	bf00      	nop
3418ef3a:	e000      	b.n	3418ef3e <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
3418ef3c:	bf00      	nop
  }

  return xspi_frequency;
3418ef3e:	68fb      	ldr	r3, [r7, #12]
}
3418ef40:	4618      	mov	r0, r3
3418ef42:	3710      	adds	r7, #16
3418ef44:	46bd      	mov	sp, r7
3418ef46:	bd80      	pop	{r7, pc}
3418ef48:	03030814 	.word	0x03030814
3418ef4c:	03030414 	.word	0x03030414
3418ef50:	03030014 	.word	0x03030014
3418ef54:	03020814 	.word	0x03020814
3418ef58:	03020414 	.word	0x03020414
3418ef5c:	03020014 	.word	0x03020014
3418ef60:	03010814 	.word	0x03010814
3418ef64:	03010414 	.word	0x03010414
3418ef68:	03010014 	.word	0x03010014
3418ef6c:	03000814 	.word	0x03000814
3418ef70:	03000014 	.word	0x03000014
3418ef74:	03000414 	.word	0x03000414

3418ef78 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
3418ef78:	b580      	push	{r7, lr}
3418ef7a:	b08a      	sub	sp, #40	@ 0x28
3418ef7c:	af00      	add	r7, sp, #0
3418ef7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
3418ef80:	687b      	ldr	r3, [r7, #4]
3418ef82:	2b00      	cmp	r3, #0
3418ef84:	d101      	bne.n	3418ef8a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
3418ef86:	2301      	movs	r3, #1
3418ef88:	e1de      	b.n	3418f348 <HAL_SAI_Init+0x3d0>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
3418ef8a:	687b      	ldr	r3, [r7, #4]
3418ef8c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
3418ef90:	2b01      	cmp	r3, #1
3418ef92:	d10e      	bne.n	3418efb2 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
3418ef94:	687b      	ldr	r3, [r7, #4]
3418ef96:	681b      	ldr	r3, [r3, #0]
3418ef98:	4a89      	ldr	r2, [pc, #548]	@ (3418f1c0 <HAL_SAI_Init+0x248>)
3418ef9a:	4293      	cmp	r3, r2
3418ef9c:	d107      	bne.n	3418efae <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
3418ef9e:	687b      	ldr	r3, [r7, #4]
3418efa0:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
3418efa2:	2b01      	cmp	r3, #1
3418efa4:	d103      	bne.n	3418efae <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
3418efa6:	687b      	ldr	r3, [r7, #4]
3418efa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
3418efaa:	2b00      	cmp	r3, #0
3418efac:	d001      	beq.n	3418efb2 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
3418efae:	2301      	movs	r3, #1
3418efb0:	e1ca      	b.n	3418f348 <HAL_SAI_Init+0x3d0>
    }
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
3418efb2:	687b      	ldr	r3, [r7, #4]
3418efb4:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
3418efb8:	b2db      	uxtb	r3, r3
3418efba:	2b00      	cmp	r3, #0
3418efbc:	d106      	bne.n	3418efcc <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
3418efbe:	687b      	ldr	r3, [r7, #4]
3418efc0:	2200      	movs	r2, #0
3418efc2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
3418efc6:	6878      	ldr	r0, [r7, #4]
3418efc8:	f7f2 f83e 	bl	34181048 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
3418efcc:	6878      	ldr	r0, [r7, #4]
3418efce:	f000 fb93 	bl	3418f6f8 <SAI_Disable>
3418efd2:	4603      	mov	r3, r0
3418efd4:	2b00      	cmp	r3, #0
3418efd6:	d001      	beq.n	3418efdc <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
3418efd8:	2301      	movs	r3, #1
3418efda:	e1b5      	b.n	3418f348 <HAL_SAI_Init+0x3d0>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
3418efdc:	687b      	ldr	r3, [r7, #4]
3418efde:	2202      	movs	r2, #2
3418efe0:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
3418efe4:	687b      	ldr	r3, [r7, #4]
3418efe6:	68db      	ldr	r3, [r3, #12]
3418efe8:	2b02      	cmp	r3, #2
3418efea:	d00c      	beq.n	3418f006 <HAL_SAI_Init+0x8e>
3418efec:	2b02      	cmp	r3, #2
3418efee:	d80d      	bhi.n	3418f00c <HAL_SAI_Init+0x94>
3418eff0:	2b00      	cmp	r3, #0
3418eff2:	d002      	beq.n	3418effa <HAL_SAI_Init+0x82>
3418eff4:	2b01      	cmp	r3, #1
3418eff6:	d003      	beq.n	3418f000 <HAL_SAI_Init+0x88>
3418eff8:	e008      	b.n	3418f00c <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
3418effa:	2300      	movs	r3, #0
3418effc:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
3418effe:	e008      	b.n	3418f012 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
3418f000:	2310      	movs	r3, #16
3418f002:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
3418f004:	e005      	b.n	3418f012 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
3418f006:	2320      	movs	r3, #32
3418f008:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
3418f00a:	e002      	b.n	3418f012 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
3418f00c:	2300      	movs	r3, #0
3418f00e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
3418f010:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
3418f012:	687b      	ldr	r3, [r7, #4]
3418f014:	689b      	ldr	r3, [r3, #8]
3418f016:	2b03      	cmp	r3, #3
3418f018:	d81d      	bhi.n	3418f056 <HAL_SAI_Init+0xde>
3418f01a:	a201      	add	r2, pc, #4	@ (adr r2, 3418f020 <HAL_SAI_Init+0xa8>)
3418f01c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418f020:	3418f031 	.word	0x3418f031
3418f024:	3418f037 	.word	0x3418f037
3418f028:	3418f03f 	.word	0x3418f03f
3418f02c:	3418f047 	.word	0x3418f047
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
3418f030:	2300      	movs	r3, #0
3418f032:	61fb      	str	r3, [r7, #28]
      break;
3418f034:	e012      	b.n	3418f05c <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
3418f036:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418f03a:	61fb      	str	r3, [r7, #28]
      break;
3418f03c:	e00e      	b.n	3418f05c <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
3418f03e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418f042:	61fb      	str	r3, [r7, #28]
      break;
3418f044:	e00a      	b.n	3418f05c <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
3418f046:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418f04a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
3418f04c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f04e:	f043 0301 	orr.w	r3, r3, #1
3418f052:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
3418f054:	e002      	b.n	3418f05c <HAL_SAI_Init+0xe4>
    default :
      syncen_bits = 0;
3418f056:	2300      	movs	r3, #0
3418f058:	61fb      	str	r3, [r7, #28]
      break;
3418f05a:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
3418f05c:	687b      	ldr	r3, [r7, #4]
3418f05e:	681b      	ldr	r3, [r3, #0]
3418f060:	4a57      	ldr	r2, [pc, #348]	@ (3418f1c0 <HAL_SAI_Init+0x248>)
3418f062:	4293      	cmp	r3, r2
3418f064:	d004      	beq.n	3418f070 <HAL_SAI_Init+0xf8>
3418f066:	687b      	ldr	r3, [r7, #4]
3418f068:	681b      	ldr	r3, [r3, #0]
3418f06a:	4a56      	ldr	r2, [pc, #344]	@ (3418f1c4 <HAL_SAI_Init+0x24c>)
3418f06c:	4293      	cmp	r3, r2
3418f06e:	d103      	bne.n	3418f078 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
3418f070:	4a55      	ldr	r2, [pc, #340]	@ (3418f1c8 <HAL_SAI_Init+0x250>)
3418f072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f074:	6013      	str	r3, [r2, #0]
3418f076:	e002      	b.n	3418f07e <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
3418f078:	4a54      	ldr	r2, [pc, #336]	@ (3418f1cc <HAL_SAI_Init+0x254>)
3418f07a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418f07c:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
3418f07e:	687b      	ldr	r3, [r7, #4]
3418f080:	6a1b      	ldr	r3, [r3, #32]
3418f082:	2b00      	cmp	r3, #0
3418f084:	f000 8083 	beq.w	3418f18e <HAL_SAI_Init+0x216>
  {
    uint32_t freq = 0;
3418f088:	2300      	movs	r3, #0
3418f08a:	61bb      	str	r3, [r7, #24]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
3418f08c:	687b      	ldr	r3, [r7, #4]
3418f08e:	681b      	ldr	r3, [r3, #0]
3418f090:	4a4b      	ldr	r2, [pc, #300]	@ (3418f1c0 <HAL_SAI_Init+0x248>)
3418f092:	4293      	cmp	r3, r2
3418f094:	d004      	beq.n	3418f0a0 <HAL_SAI_Init+0x128>
3418f096:	687b      	ldr	r3, [r7, #4]
3418f098:	681b      	ldr	r3, [r3, #0]
3418f09a:	4a4a      	ldr	r2, [pc, #296]	@ (3418f1c4 <HAL_SAI_Init+0x24c>)
3418f09c:	4293      	cmp	r3, r2
3418f09e:	d106      	bne.n	3418f0ae <HAL_SAI_Init+0x136>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
3418f0a0:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
3418f0a4:	f04f 0100 	mov.w	r1, #0
3418f0a8:	f7fb fd9e 	bl	3418abe8 <HAL_RCCEx_GetPeriphCLKFreq>
3418f0ac:	61b8      	str	r0, [r7, #24]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
3418f0ae:	687b      	ldr	r3, [r7, #4]
3418f0b0:	681b      	ldr	r3, [r3, #0]
3418f0b2:	4a47      	ldr	r2, [pc, #284]	@ (3418f1d0 <HAL_SAI_Init+0x258>)
3418f0b4:	4293      	cmp	r3, r2
3418f0b6:	d004      	beq.n	3418f0c2 <HAL_SAI_Init+0x14a>
3418f0b8:	687b      	ldr	r3, [r7, #4]
3418f0ba:	681b      	ldr	r3, [r3, #0]
3418f0bc:	4a45      	ldr	r2, [pc, #276]	@ (3418f1d4 <HAL_SAI_Init+0x25c>)
3418f0be:	4293      	cmp	r3, r2
3418f0c0:	d106      	bne.n	3418f0d0 <HAL_SAI_Init+0x158>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
3418f0c2:	f04f 5000 	mov.w	r0, #536870912	@ 0x20000000
3418f0c6:	f04f 0100 	mov.w	r1, #0
3418f0ca:	f7fb fd8d 	bl	3418abe8 <HAL_RCCEx_GetPeriphCLKFreq>
3418f0ce:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
3418f0d0:	687b      	ldr	r3, [r7, #4]
3418f0d2:	699b      	ldr	r3, [r3, #24]
3418f0d4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
3418f0d8:	d120      	bne.n	3418f11c <HAL_SAI_Init+0x1a4>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
3418f0da:	687b      	ldr	r3, [r7, #4]
3418f0dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418f0de:	2b04      	cmp	r3, #4
3418f0e0:	d102      	bne.n	3418f0e8 <HAL_SAI_Init+0x170>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
3418f0e2:	2340      	movs	r3, #64	@ 0x40
3418f0e4:	613b      	str	r3, [r7, #16]
3418f0e6:	e00a      	b.n	3418f0fe <HAL_SAI_Init+0x186>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
3418f0e8:	687b      	ldr	r3, [r7, #4]
3418f0ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418f0ec:	2b08      	cmp	r3, #8
3418f0ee:	d103      	bne.n	3418f0f8 <HAL_SAI_Init+0x180>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
3418f0f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
3418f0f4:	613b      	str	r3, [r7, #16]
3418f0f6:	e002      	b.n	3418f0fe <HAL_SAI_Init+0x186>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
3418f0f8:	687b      	ldr	r3, [r7, #4]
3418f0fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418f0fc:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
3418f0fe:	69ba      	ldr	r2, [r7, #24]
3418f100:	4613      	mov	r3, r2
3418f102:	009b      	lsls	r3, r3, #2
3418f104:	4413      	add	r3, r2
3418f106:	005b      	lsls	r3, r3, #1
3418f108:	4619      	mov	r1, r3
3418f10a:	687b      	ldr	r3, [r7, #4]
3418f10c:	6a1b      	ldr	r3, [r3, #32]
3418f10e:	693a      	ldr	r2, [r7, #16]
3418f110:	fb02 f303 	mul.w	r3, r2, r3
3418f114:	fbb1 f3f3 	udiv	r3, r1, r3
3418f118:	617b      	str	r3, [r7, #20]
3418f11a:	e017      	b.n	3418f14c <HAL_SAI_Init+0x1d4>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
3418f11c:	687b      	ldr	r3, [r7, #4]
3418f11e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418f120:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418f124:	d101      	bne.n	3418f12a <HAL_SAI_Init+0x1b2>
3418f126:	2302      	movs	r3, #2
3418f128:	e000      	b.n	3418f12c <HAL_SAI_Init+0x1b4>
3418f12a:	2301      	movs	r3, #1
3418f12c:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
3418f12e:	69ba      	ldr	r2, [r7, #24]
3418f130:	4613      	mov	r3, r2
3418f132:	009b      	lsls	r3, r3, #2
3418f134:	4413      	add	r3, r2
3418f136:	005b      	lsls	r3, r3, #1
3418f138:	4619      	mov	r1, r3
3418f13a:	687b      	ldr	r3, [r7, #4]
3418f13c:	6a1b      	ldr	r3, [r3, #32]
3418f13e:	68fa      	ldr	r2, [r7, #12]
3418f140:	fb02 f303 	mul.w	r3, r2, r3
3418f144:	021b      	lsls	r3, r3, #8
3418f146:	fbb1 f3f3 	udiv	r3, r1, r3
3418f14a:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
3418f14c:	697b      	ldr	r3, [r7, #20]
3418f14e:	4a22      	ldr	r2, [pc, #136]	@ (3418f1d8 <HAL_SAI_Init+0x260>)
3418f150:	fba2 2303 	umull	r2, r3, r2, r3
3418f154:	08da      	lsrs	r2, r3, #3
3418f156:	687b      	ldr	r3, [r7, #4]
3418f158:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
3418f15a:	6979      	ldr	r1, [r7, #20]
3418f15c:	4b1e      	ldr	r3, [pc, #120]	@ (3418f1d8 <HAL_SAI_Init+0x260>)
3418f15e:	fba3 2301 	umull	r2, r3, r3, r1
3418f162:	08da      	lsrs	r2, r3, #3
3418f164:	4613      	mov	r3, r2
3418f166:	009b      	lsls	r3, r3, #2
3418f168:	4413      	add	r3, r2
3418f16a:	005b      	lsls	r3, r3, #1
3418f16c:	1aca      	subs	r2, r1, r3
3418f16e:	2a08      	cmp	r2, #8
3418f170:	d904      	bls.n	3418f17c <HAL_SAI_Init+0x204>
    {
      hsai->Init.Mckdiv += 1U;
3418f172:	687b      	ldr	r3, [r7, #4]
3418f174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418f176:	1c5a      	adds	r2, r3, #1
3418f178:	687b      	ldr	r3, [r7, #4]
3418f17a:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
3418f17c:	687b      	ldr	r3, [r7, #4]
3418f17e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418f180:	2b04      	cmp	r3, #4
3418f182:	d104      	bne.n	3418f18e <HAL_SAI_Init+0x216>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
3418f184:	687b      	ldr	r3, [r7, #4]
3418f186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418f188:	085a      	lsrs	r2, r3, #1
3418f18a:	687b      	ldr	r3, [r7, #4]
3418f18c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
3418f18e:	687b      	ldr	r3, [r7, #4]
3418f190:	685b      	ldr	r3, [r3, #4]
3418f192:	2b00      	cmp	r3, #0
3418f194:	d003      	beq.n	3418f19e <HAL_SAI_Init+0x226>
3418f196:	687b      	ldr	r3, [r7, #4]
3418f198:	685b      	ldr	r3, [r3, #4]
3418f19a:	2b02      	cmp	r3, #2
3418f19c:	d109      	bne.n	3418f1b2 <HAL_SAI_Init+0x23a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
3418f19e:	687b      	ldr	r3, [r7, #4]
3418f1a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3418f1a2:	2b01      	cmp	r3, #1
3418f1a4:	d101      	bne.n	3418f1aa <HAL_SAI_Init+0x232>
3418f1a6:	2300      	movs	r3, #0
3418f1a8:	e001      	b.n	3418f1ae <HAL_SAI_Init+0x236>
3418f1aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
3418f1ae:	623b      	str	r3, [r7, #32]
3418f1b0:	e016      	b.n	3418f1e0 <HAL_SAI_Init+0x268>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
3418f1b2:	687b      	ldr	r3, [r7, #4]
3418f1b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3418f1b6:	2b01      	cmp	r3, #1
3418f1b8:	d110      	bne.n	3418f1dc <HAL_SAI_Init+0x264>
3418f1ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
3418f1be:	e00e      	b.n	3418f1de <HAL_SAI_Init+0x266>
3418f1c0:	52005804 	.word	0x52005804
3418f1c4:	52005824 	.word	0x52005824
3418f1c8:	52005800 	.word	0x52005800
3418f1cc:	52005c00 	.word	0x52005c00
3418f1d0:	52005c04 	.word	0x52005c04
3418f1d4:	52005c24 	.word	0x52005c24
3418f1d8:	cccccccd 	.word	0xcccccccd
3418f1dc:	2300      	movs	r3, #0
3418f1de:	623b      	str	r3, [r7, #32]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
3418f1e0:	687b      	ldr	r3, [r7, #4]
3418f1e2:	681b      	ldr	r3, [r3, #0]
3418f1e4:	6819      	ldr	r1, [r3, #0]
3418f1e6:	687b      	ldr	r3, [r7, #4]
3418f1e8:	681a      	ldr	r2, [r3, #0]
3418f1ea:	4b59      	ldr	r3, [pc, #356]	@ (3418f350 <HAL_SAI_Init+0x3d8>)
3418f1ec:	400b      	ands	r3, r1
3418f1ee:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
3418f1f0:	687b      	ldr	r3, [r7, #4]
3418f1f2:	681b      	ldr	r3, [r3, #0]
3418f1f4:	6819      	ldr	r1, [r3, #0]
3418f1f6:	687b      	ldr	r3, [r7, #4]
3418f1f8:	685a      	ldr	r2, [r3, #4]
3418f1fa:	687b      	ldr	r3, [r7, #4]
3418f1fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418f1fe:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
3418f200:	687b      	ldr	r3, [r7, #4]
3418f202:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
3418f204:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
3418f206:	687b      	ldr	r3, [r7, #4]
3418f208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418f20a:	431a      	orrs	r2, r3
3418f20c:	6a3b      	ldr	r3, [r7, #32]
3418f20e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
3418f210:	69fb      	ldr	r3, [r7, #28]
3418f212:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
3418f214:	687b      	ldr	r3, [r7, #4]
3418f216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                          ckstr_bits | syncen_bits |                             \
3418f218:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
3418f21a:	687b      	ldr	r3, [r7, #4]
3418f21c:	695b      	ldr	r3, [r3, #20]
3418f21e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
3418f220:	687b      	ldr	r3, [r7, #4]
3418f222:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
3418f224:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
3418f226:	687b      	ldr	r3, [r7, #4]
3418f228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418f22a:	051b      	lsls	r3, r3, #20
3418f22c:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
3418f22e:	687b      	ldr	r3, [r7, #4]
3418f230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
3418f232:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
3418f234:	687b      	ldr	r3, [r7, #4]
3418f236:	691b      	ldr	r3, [r3, #16]
3418f238:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
3418f23a:	687b      	ldr	r3, [r7, #4]
3418f23c:	681b      	ldr	r3, [r3, #0]
3418f23e:	430a      	orrs	r2, r1
3418f240:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
3418f242:	687b      	ldr	r3, [r7, #4]
3418f244:	681b      	ldr	r3, [r3, #0]
3418f246:	685b      	ldr	r3, [r3, #4]
3418f248:	687a      	ldr	r2, [r7, #4]
3418f24a:	6812      	ldr	r2, [r2, #0]
3418f24c:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
3418f250:	f023 030f 	bic.w	r3, r3, #15
3418f254:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
3418f256:	687b      	ldr	r3, [r7, #4]
3418f258:	681b      	ldr	r3, [r3, #0]
3418f25a:	6859      	ldr	r1, [r3, #4]
3418f25c:	687b      	ldr	r3, [r7, #4]
3418f25e:	69da      	ldr	r2, [r3, #28]
3418f260:	687b      	ldr	r3, [r7, #4]
3418f262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3418f264:	431a      	orrs	r2, r3
3418f266:	687b      	ldr	r3, [r7, #4]
3418f268:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418f26a:	431a      	orrs	r2, r3
3418f26c:	687b      	ldr	r3, [r7, #4]
3418f26e:	681b      	ldr	r3, [r3, #0]
3418f270:	430a      	orrs	r2, r1
3418f272:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
3418f274:	687b      	ldr	r3, [r7, #4]
3418f276:	681b      	ldr	r3, [r3, #0]
3418f278:	6899      	ldr	r1, [r3, #8]
3418f27a:	687b      	ldr	r3, [r7, #4]
3418f27c:	681a      	ldr	r2, [r3, #0]
3418f27e:	4b35      	ldr	r3, [pc, #212]	@ (3418f354 <HAL_SAI_Init+0x3dc>)
3418f280:	400b      	ands	r3, r1
3418f282:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
3418f284:	687b      	ldr	r3, [r7, #4]
3418f286:	681b      	ldr	r3, [r3, #0]
3418f288:	6899      	ldr	r1, [r3, #8]
3418f28a:	687b      	ldr	r3, [r7, #4]
3418f28c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418f28e:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
3418f290:	687b      	ldr	r3, [r7, #4]
3418f292:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
3418f294:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
3418f296:	687b      	ldr	r3, [r7, #4]
3418f298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
3418f29a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
3418f29c:	687b      	ldr	r3, [r7, #4]
3418f29e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
3418f2a0:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
3418f2a2:	687b      	ldr	r3, [r7, #4]
3418f2a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418f2a6:	3b01      	subs	r3, #1
3418f2a8:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
3418f2aa:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
3418f2ac:	687b      	ldr	r3, [r7, #4]
3418f2ae:	681b      	ldr	r3, [r3, #0]
3418f2b0:	430a      	orrs	r2, r1
3418f2b2:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
3418f2b4:	687b      	ldr	r3, [r7, #4]
3418f2b6:	681b      	ldr	r3, [r3, #0]
3418f2b8:	68d9      	ldr	r1, [r3, #12]
3418f2ba:	687b      	ldr	r3, [r7, #4]
3418f2bc:	681a      	ldr	r2, [r3, #0]
3418f2be:	f24f 0320 	movw	r3, #61472	@ 0xf020
3418f2c2:	400b      	ands	r3, r1
3418f2c4:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
3418f2c6:	687b      	ldr	r3, [r7, #4]
3418f2c8:	681b      	ldr	r3, [r3, #0]
3418f2ca:	68d9      	ldr	r1, [r3, #12]
3418f2cc:	687b      	ldr	r3, [r7, #4]
3418f2ce:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
3418f2d0:	687b      	ldr	r3, [r7, #4]
3418f2d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
3418f2d4:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
3418f2d6:	687b      	ldr	r3, [r7, #4]
3418f2d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418f2da:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
3418f2dc:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
3418f2de:	687b      	ldr	r3, [r7, #4]
3418f2e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
3418f2e2:	3b01      	subs	r3, #1
3418f2e4:	021b      	lsls	r3, r3, #8
3418f2e6:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
3418f2e8:	687b      	ldr	r3, [r7, #4]
3418f2ea:	681b      	ldr	r3, [r3, #0]
3418f2ec:	430a      	orrs	r2, r1
3418f2ee:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
3418f2f0:	687b      	ldr	r3, [r7, #4]
3418f2f2:	681b      	ldr	r3, [r3, #0]
3418f2f4:	4a18      	ldr	r2, [pc, #96]	@ (3418f358 <HAL_SAI_Init+0x3e0>)
3418f2f6:	4293      	cmp	r3, r2
3418f2f8:	d119      	bne.n	3418f32e <HAL_SAI_Init+0x3b6>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
3418f2fa:	4b18      	ldr	r3, [pc, #96]	@ (3418f35c <HAL_SAI_Init+0x3e4>)
3418f2fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418f2fe:	4a17      	ldr	r2, [pc, #92]	@ (3418f35c <HAL_SAI_Init+0x3e4>)
3418f300:	f023 0301 	bic.w	r3, r3, #1
3418f304:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
3418f306:	687b      	ldr	r3, [r7, #4]
3418f308:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
3418f30c:	2b01      	cmp	r3, #1
3418f30e:	d10e      	bne.n	3418f32e <HAL_SAI_Init+0x3b6>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
3418f310:	687b      	ldr	r3, [r7, #4]
3418f312:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
3418f314:	687b      	ldr	r3, [r7, #4]
3418f316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3418f318:	3b01      	subs	r3, #1
3418f31a:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
3418f31c:	490f      	ldr	r1, [pc, #60]	@ (3418f35c <HAL_SAI_Init+0x3e4>)
3418f31e:	4313      	orrs	r3, r2
3418f320:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
3418f322:	4b0e      	ldr	r3, [pc, #56]	@ (3418f35c <HAL_SAI_Init+0x3e4>)
3418f324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418f326:	4a0d      	ldr	r2, [pc, #52]	@ (3418f35c <HAL_SAI_Init+0x3e4>)
3418f328:	f043 0301 	orr.w	r3, r3, #1
3418f32c:	6453      	str	r3, [r2, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
3418f32e:	687b      	ldr	r3, [r7, #4]
3418f330:	2200      	movs	r2, #0
3418f332:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
3418f336:	687b      	ldr	r3, [r7, #4]
3418f338:	2201      	movs	r2, #1
3418f33a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
3418f33e:	687b      	ldr	r3, [r7, #4]
3418f340:	2200      	movs	r2, #0
3418f342:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
3418f346:	2300      	movs	r3, #0
}
3418f348:	4618      	mov	r0, r3
3418f34a:	3728      	adds	r7, #40	@ 0x28
3418f34c:	46bd      	mov	sp, r7
3418f34e:	bd80      	pop	{r7, pc}
3418f350:	f005c010 	.word	0xf005c010
3418f354:	fff88000 	.word	0xfff88000
3418f358:	52005804 	.word	0x52005804
3418f35c:	52005800 	.word	0x52005800

3418f360 <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
3418f360:	b580      	push	{r7, lr}
3418f362:	b084      	sub	sp, #16
3418f364:	af00      	add	r7, sp, #0
3418f366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
3418f368:	2300      	movs	r3, #0
3418f36a:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
3418f36c:	687b      	ldr	r3, [r7, #4]
3418f36e:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
3418f372:	2b01      	cmp	r3, #1
3418f374:	d101      	bne.n	3418f37a <HAL_SAI_DMAStop+0x1a>
3418f376:	2302      	movs	r3, #2
3418f378:	e06c      	b.n	3418f454 <HAL_SAI_DMAStop+0xf4>
3418f37a:	687b      	ldr	r3, [r7, #4]
3418f37c:	2201      	movs	r2, #1
3418f37e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
3418f382:	6878      	ldr	r0, [r7, #4]
3418f384:	f000 f9b8 	bl	3418f6f8 <SAI_Disable>
3418f388:	4603      	mov	r3, r0
3418f38a:	2b00      	cmp	r3, #0
3418f38c:	d001      	beq.n	3418f392 <HAL_SAI_DMAStop+0x32>
  {
    status = HAL_ERROR;
3418f38e:	2301      	movs	r3, #1
3418f390:	73fb      	strb	r3, [r7, #15]
  }

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
3418f392:	687b      	ldr	r3, [r7, #4]
3418f394:	681b      	ldr	r3, [r3, #0]
3418f396:	681a      	ldr	r2, [r3, #0]
3418f398:	687b      	ldr	r3, [r7, #4]
3418f39a:	681b      	ldr	r3, [r3, #0]
3418f39c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
3418f3a0:	601a      	str	r2, [r3, #0]

  /* Abort the SAI Tx DMA Stream */
  if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
3418f3a2:	687b      	ldr	r3, [r7, #4]
3418f3a4:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
3418f3a8:	b2db      	uxtb	r3, r3
3418f3aa:	2b12      	cmp	r3, #18
3418f3ac:	d11d      	bne.n	3418f3ea <HAL_SAI_DMAStop+0x8a>
3418f3ae:	687b      	ldr	r3, [r7, #4]
3418f3b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f3b4:	2b00      	cmp	r3, #0
3418f3b6:	d018      	beq.n	3418f3ea <HAL_SAI_DMAStop+0x8a>
  {
    if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
3418f3b8:	687b      	ldr	r3, [r7, #4]
3418f3ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f3be:	4618      	mov	r0, r3
3418f3c0:	f7f3 ffa8 	bl	34183314 <HAL_DMA_Abort>
3418f3c4:	4603      	mov	r3, r0
3418f3c6:	2b00      	cmp	r3, #0
3418f3c8:	d00f      	beq.n	3418f3ea <HAL_SAI_DMAStop+0x8a>
    {
      /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
3418f3ca:	687b      	ldr	r3, [r7, #4]
3418f3cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f3d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418f3d2:	2b20      	cmp	r3, #32
3418f3d4:	d009      	beq.n	3418f3ea <HAL_SAI_DMAStop+0x8a>
      {
        status = HAL_ERROR;
3418f3d6:	2301      	movs	r3, #1
3418f3d8:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
3418f3da:	687b      	ldr	r3, [r7, #4]
3418f3dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418f3e0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
3418f3e4:	687b      	ldr	r3, [r7, #4]
3418f3e6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Abort the SAI Rx DMA Stream */
  if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
3418f3ea:	687b      	ldr	r3, [r7, #4]
3418f3ec:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
3418f3f0:	b2db      	uxtb	r3, r3
3418f3f2:	2b22      	cmp	r3, #34	@ 0x22
3418f3f4:	d11d      	bne.n	3418f432 <HAL_SAI_DMAStop+0xd2>
3418f3f6:	687b      	ldr	r3, [r7, #4]
3418f3f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3418f3fc:	2b00      	cmp	r3, #0
3418f3fe:	d018      	beq.n	3418f432 <HAL_SAI_DMAStop+0xd2>
  {
    if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
3418f400:	687b      	ldr	r3, [r7, #4]
3418f402:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3418f406:	4618      	mov	r0, r3
3418f408:	f7f3 ff84 	bl	34183314 <HAL_DMA_Abort>
3418f40c:	4603      	mov	r3, r0
3418f40e:	2b00      	cmp	r3, #0
3418f410:	d00f      	beq.n	3418f432 <HAL_SAI_DMAStop+0xd2>
    {
      /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
3418f412:	687b      	ldr	r3, [r7, #4]
3418f414:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3418f418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418f41a:	2b20      	cmp	r3, #32
3418f41c:	d009      	beq.n	3418f432 <HAL_SAI_DMAStop+0xd2>
      {
        status = HAL_ERROR;
3418f41e:	2301      	movs	r3, #1
3418f420:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
3418f422:	687b      	ldr	r3, [r7, #4]
3418f424:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418f428:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
3418f42c:	687b      	ldr	r3, [r7, #4]
3418f42e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
3418f432:	687b      	ldr	r3, [r7, #4]
3418f434:	681b      	ldr	r3, [r3, #0]
3418f436:	685a      	ldr	r2, [r3, #4]
3418f438:	687b      	ldr	r3, [r7, #4]
3418f43a:	681b      	ldr	r3, [r3, #0]
3418f43c:	f042 0208 	orr.w	r2, r2, #8
3418f440:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
3418f442:	687b      	ldr	r3, [r7, #4]
3418f444:	2201      	movs	r2, #1
3418f446:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
3418f44a:	687b      	ldr	r3, [r7, #4]
3418f44c:	2200      	movs	r2, #0
3418f44e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
3418f452:	7bfb      	ldrb	r3, [r7, #15]
}
3418f454:	4618      	mov	r0, r3
3418f456:	3710      	adds	r7, #16
3418f458:	46bd      	mov	sp, r7
3418f45a:	bd80      	pop	{r7, pc}

3418f45c <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
3418f45c:	b580      	push	{r7, lr}
3418f45e:	b088      	sub	sp, #32
3418f460:	af00      	add	r7, sp, #0
3418f462:	60f8      	str	r0, [r7, #12]
3418f464:	60b9      	str	r1, [r7, #8]
3418f466:	4613      	mov	r3, r2
3418f468:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418f46a:	f7f3 fa97 	bl	3418299c <HAL_GetTick>
3418f46e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
3418f470:	68bb      	ldr	r3, [r7, #8]
3418f472:	2b00      	cmp	r3, #0
3418f474:	d002      	beq.n	3418f47c <HAL_SAI_Transmit_DMA+0x20>
3418f476:	88fb      	ldrh	r3, [r7, #6]
3418f478:	2b00      	cmp	r3, #0
3418f47a:	d101      	bne.n	3418f480 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
3418f47c:	2301      	movs	r3, #1
3418f47e:	e0e4      	b.n	3418f64a <HAL_SAI_Transmit_DMA+0x1ee>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
3418f480:	68fb      	ldr	r3, [r7, #12]
3418f482:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
3418f486:	b2db      	uxtb	r3, r3
3418f488:	2b01      	cmp	r3, #1
3418f48a:	f040 80dd 	bne.w	3418f648 <HAL_SAI_Transmit_DMA+0x1ec>
  {
    uint32_t dmaSrcSize;

    /* Process Locked */
    __HAL_LOCK(hsai);
3418f48e:	68fb      	ldr	r3, [r7, #12]
3418f490:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
3418f494:	2b01      	cmp	r3, #1
3418f496:	d101      	bne.n	3418f49c <HAL_SAI_Transmit_DMA+0x40>
3418f498:	2302      	movs	r3, #2
3418f49a:	e0d6      	b.n	3418f64a <HAL_SAI_Transmit_DMA+0x1ee>
3418f49c:	68fb      	ldr	r3, [r7, #12]
3418f49e:	2201      	movs	r2, #1
3418f4a0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
3418f4a4:	68fb      	ldr	r3, [r7, #12]
3418f4a6:	68ba      	ldr	r2, [r7, #8]
3418f4a8:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
3418f4aa:	68fb      	ldr	r3, [r7, #12]
3418f4ac:	88fa      	ldrh	r2, [r7, #6]
3418f4ae:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
3418f4b2:	68fb      	ldr	r3, [r7, #12]
3418f4b4:	88fa      	ldrh	r2, [r7, #6]
3418f4b6:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
3418f4ba:	68fb      	ldr	r3, [r7, #12]
3418f4bc:	2200      	movs	r2, #0
3418f4be:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
3418f4c2:	68fb      	ldr	r3, [r7, #12]
3418f4c4:	2212      	movs	r2, #18
3418f4c6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
3418f4ca:	68fb      	ldr	r3, [r7, #12]
3418f4cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f4d0:	4a60      	ldr	r2, [pc, #384]	@ (3418f654 <HAL_SAI_Transmit_DMA+0x1f8>)
3418f4d2:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
3418f4d4:	68fb      	ldr	r3, [r7, #12]
3418f4d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f4da:	4a5f      	ldr	r2, [pc, #380]	@ (3418f658 <HAL_SAI_Transmit_DMA+0x1fc>)
3418f4dc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
3418f4de:	68fb      	ldr	r3, [r7, #12]
3418f4e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f4e4:	4a5d      	ldr	r2, [pc, #372]	@ (3418f65c <HAL_SAI_Transmit_DMA+0x200>)
3418f4e6:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
3418f4e8:	68fb      	ldr	r3, [r7, #12]
3418f4ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f4ee:	2200      	movs	r2, #0
3418f4f0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* For transmission, the DMA source is data buffer.
       We have to compute DMA size of a source block transfer in bytes according SAI data size. */
    if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING))
3418f4f2:	68fb      	ldr	r3, [r7, #12]
3418f4f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418f4f6:	2b40      	cmp	r3, #64	@ 0x40
3418f4f8:	d106      	bne.n	3418f508 <HAL_SAI_Transmit_DMA+0xac>
3418f4fa:	68fb      	ldr	r3, [r7, #12]
3418f4fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3418f4fe:	2b00      	cmp	r3, #0
3418f500:	d102      	bne.n	3418f508 <HAL_SAI_Transmit_DMA+0xac>
    {
      dmaSrcSize = (uint32_t) Size;
3418f502:	88fb      	ldrh	r3, [r7, #6]
3418f504:	61bb      	str	r3, [r7, #24]
3418f506:	e00a      	b.n	3418f51e <HAL_SAI_Transmit_DMA+0xc2>
    }
    else if (hsai->Init.DataSize <= SAI_DATASIZE_16)
3418f508:	68fb      	ldr	r3, [r7, #12]
3418f50a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418f50c:	2b80      	cmp	r3, #128	@ 0x80
3418f50e:	d803      	bhi.n	3418f518 <HAL_SAI_Transmit_DMA+0xbc>
    {
      dmaSrcSize = 2U * (uint32_t) Size;
3418f510:	88fb      	ldrh	r3, [r7, #6]
3418f512:	005b      	lsls	r3, r3, #1
3418f514:	61bb      	str	r3, [r7, #24]
3418f516:	e002      	b.n	3418f51e <HAL_SAI_Transmit_DMA+0xc2>
    }
    else
    {
      dmaSrcSize = 4U * (uint32_t) Size;
3418f518:	88fb      	ldrh	r3, [r7, #6]
3418f51a:	009b      	lsls	r3, r3, #2
3418f51c:	61bb      	str	r3, [r7, #24]
    }

    /* Enable the Tx DMA Stream */
    if ((hsai->hdmatx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
3418f51e:	68fb      	ldr	r3, [r7, #12]
3418f520:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f524:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3418f526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3418f52a:	2b00      	cmp	r3, #0
3418f52c:	d02d      	beq.n	3418f58a <HAL_SAI_Transmit_DMA+0x12e>
    {
      if (hsai->hdmatx->LinkedListQueue != NULL)
3418f52e:	68fb      	ldr	r3, [r7, #12]
3418f530:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f534:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418f536:	2b00      	cmp	r3, #0
3418f538:	d021      	beq.n	3418f57e <HAL_SAI_Transmit_DMA+0x122>
      {
        /* Set DMA data size */
        hsai->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = dmaSrcSize;
3418f53a:	68fb      	ldr	r3, [r7, #12]
3418f53c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f540:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418f542:	681b      	ldr	r3, [r3, #0]
3418f544:	69ba      	ldr	r2, [r7, #24]
3418f546:	609a      	str	r2, [r3, #8]

        /* Set DMA source address */
        hsai->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)hsai->pBuffPtr;
3418f548:	68fb      	ldr	r3, [r7, #12]
3418f54a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3418f54c:	68fb      	ldr	r3, [r7, #12]
3418f54e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f552:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418f554:	681b      	ldr	r3, [r3, #0]
3418f556:	60da      	str	r2, [r3, #12]

        /* Set DMA destination address */
        hsai->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)&hsai->Instance->DR;
3418f558:	68fb      	ldr	r3, [r7, #12]
3418f55a:	681b      	ldr	r3, [r3, #0]
3418f55c:	f103 021c 	add.w	r2, r3, #28
3418f560:	68fb      	ldr	r3, [r7, #12]
3418f562:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f566:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418f568:	681b      	ldr	r3, [r3, #0]
3418f56a:	611a      	str	r2, [r3, #16]

        status = HAL_DMAEx_List_Start_IT(hsai->hdmatx);
3418f56c:	68fb      	ldr	r3, [r7, #12]
3418f56e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418f572:	4618      	mov	r0, r3
3418f574:	f7f4 fe06 	bl	34184184 <HAL_DMAEx_List_Start_IT>
3418f578:	4603      	mov	r3, r0
3418f57a:	77fb      	strb	r3, [r7, #31]
3418f57c:	e014      	b.n	3418f5a8 <HAL_SAI_Transmit_DMA+0x14c>
      }
      else
      {
        __HAL_UNLOCK(hsai);
3418f57e:	68fb      	ldr	r3, [r7, #12]
3418f580:	2200      	movs	r2, #0
3418f582:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
        return  HAL_ERROR;
3418f586:	2301      	movs	r3, #1
3418f588:	e05f      	b.n	3418f64a <HAL_SAI_Transmit_DMA+0x1ee>
      }
    }
    else
    {
      status = HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, dmaSrcSize);
3418f58a:	68fb      	ldr	r3, [r7, #12]
3418f58c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
3418f590:	68fb      	ldr	r3, [r7, #12]
3418f592:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
3418f594:	4619      	mov	r1, r3
3418f596:	68fb      	ldr	r3, [r7, #12]
3418f598:	681b      	ldr	r3, [r3, #0]
3418f59a:	331c      	adds	r3, #28
3418f59c:	461a      	mov	r2, r3
3418f59e:	69bb      	ldr	r3, [r7, #24]
3418f5a0:	f7f3 fe58 	bl	34183254 <HAL_DMA_Start_IT>
3418f5a4:	4603      	mov	r3, r0
3418f5a6:	77fb      	strb	r3, [r7, #31]
    }

    if (status != HAL_OK)
3418f5a8:	7ffb      	ldrb	r3, [r7, #31]
3418f5aa:	2b00      	cmp	r3, #0
3418f5ac:	d005      	beq.n	3418f5ba <HAL_SAI_Transmit_DMA+0x15e>
    {
      __HAL_UNLOCK(hsai);
3418f5ae:	68fb      	ldr	r3, [r7, #12]
3418f5b0:	2200      	movs	r2, #0
3418f5b2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
3418f5b6:	2301      	movs	r3, #1
3418f5b8:	e047      	b.n	3418f64a <HAL_SAI_Transmit_DMA+0x1ee>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
3418f5ba:	2100      	movs	r1, #0
3418f5bc:	68f8      	ldr	r0, [r7, #12]
3418f5be:	f000 f863 	bl	3418f688 <SAI_InterruptFlag>
3418f5c2:	4601      	mov	r1, r0
3418f5c4:	68fb      	ldr	r3, [r7, #12]
3418f5c6:	681b      	ldr	r3, [r3, #0]
3418f5c8:	691a      	ldr	r2, [r3, #16]
3418f5ca:	68fb      	ldr	r3, [r7, #12]
3418f5cc:	681b      	ldr	r3, [r3, #0]
3418f5ce:	430a      	orrs	r2, r1
3418f5d0:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
3418f5d2:	68fb      	ldr	r3, [r7, #12]
3418f5d4:	681b      	ldr	r3, [r3, #0]
3418f5d6:	681a      	ldr	r2, [r3, #0]
3418f5d8:	68fb      	ldr	r3, [r7, #12]
3418f5da:	681b      	ldr	r3, [r3, #0]
3418f5dc:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
3418f5e0:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
3418f5e2:	e015      	b.n	3418f610 <HAL_SAI_Transmit_DMA+0x1b4>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
3418f5e4:	f7f3 f9da 	bl	3418299c <HAL_GetTick>
3418f5e8:	4602      	mov	r2, r0
3418f5ea:	697b      	ldr	r3, [r7, #20]
3418f5ec:	1ad3      	subs	r3, r2, r3
3418f5ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
3418f5f2:	d90d      	bls.n	3418f610 <HAL_SAI_Transmit_DMA+0x1b4>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
3418f5f4:	68fb      	ldr	r3, [r7, #12]
3418f5f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418f5fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
3418f5fe:	68fb      	ldr	r3, [r7, #12]
3418f600:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
3418f604:	68fb      	ldr	r3, [r7, #12]
3418f606:	2200      	movs	r2, #0
3418f608:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
3418f60c:	2303      	movs	r3, #3
3418f60e:	e01c      	b.n	3418f64a <HAL_SAI_Transmit_DMA+0x1ee>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
3418f610:	68fb      	ldr	r3, [r7, #12]
3418f612:	681b      	ldr	r3, [r3, #0]
3418f614:	695b      	ldr	r3, [r3, #20]
3418f616:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
3418f61a:	2b00      	cmp	r3, #0
3418f61c:	d0e2      	beq.n	3418f5e4 <HAL_SAI_Transmit_DMA+0x188>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
3418f61e:	68fb      	ldr	r3, [r7, #12]
3418f620:	681b      	ldr	r3, [r3, #0]
3418f622:	681b      	ldr	r3, [r3, #0]
3418f624:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3418f628:	2b00      	cmp	r3, #0
3418f62a:	d107      	bne.n	3418f63c <HAL_SAI_Transmit_DMA+0x1e0>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
3418f62c:	68fb      	ldr	r3, [r7, #12]
3418f62e:	681b      	ldr	r3, [r3, #0]
3418f630:	681a      	ldr	r2, [r3, #0]
3418f632:	68fb      	ldr	r3, [r7, #12]
3418f634:	681b      	ldr	r3, [r3, #0]
3418f636:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
3418f63a:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
3418f63c:	68fb      	ldr	r3, [r7, #12]
3418f63e:	2200      	movs	r2, #0
3418f640:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
3418f644:	2300      	movs	r3, #0
3418f646:	e000      	b.n	3418f64a <HAL_SAI_Transmit_DMA+0x1ee>
  }
  else
  {
    return HAL_BUSY;
3418f648:	2302      	movs	r3, #2
  }
}
3418f64a:	4618      	mov	r0, r3
3418f64c:	3720      	adds	r7, #32
3418f64e:	46bd      	mov	sp, r7
3418f650:	bd80      	pop	{r7, pc}
3418f652:	bf00      	nop
3418f654:	3418f7cb 	.word	0x3418f7cb
3418f658:	3418f76d 	.word	0x3418f76d
3418f65c:	3418f7e7 	.word	0x3418f7e7

3418f660 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
3418f660:	b480      	push	{r7}
3418f662:	b083      	sub	sp, #12
3418f664:	af00      	add	r7, sp, #0
3418f666:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
3418f668:	bf00      	nop
3418f66a:	370c      	adds	r7, #12
3418f66c:	46bd      	mov	sp, r7
3418f66e:	f85d 7b04 	ldr.w	r7, [sp], #4
3418f672:	4770      	bx	lr

3418f674 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
3418f674:	b480      	push	{r7}
3418f676:	b083      	sub	sp, #12
3418f678:	af00      	add	r7, sp, #0
3418f67a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
3418f67c:	bf00      	nop
3418f67e:	370c      	adds	r7, #12
3418f680:	46bd      	mov	sp, r7
3418f682:	f85d 7b04 	ldr.w	r7, [sp], #4
3418f686:	4770      	bx	lr

3418f688 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
3418f688:	b480      	push	{r7}
3418f68a:	b085      	sub	sp, #20
3418f68c:	af00      	add	r7, sp, #0
3418f68e:	6078      	str	r0, [r7, #4]
3418f690:	460b      	mov	r3, r1
3418f692:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
3418f694:	2301      	movs	r3, #1
3418f696:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
3418f698:	78fb      	ldrb	r3, [r7, #3]
3418f69a:	2b01      	cmp	r3, #1
3418f69c:	d103      	bne.n	3418f6a6 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
3418f69e:	68fb      	ldr	r3, [r7, #12]
3418f6a0:	f043 0308 	orr.w	r3, r3, #8
3418f6a4:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
3418f6a6:	687b      	ldr	r3, [r7, #4]
3418f6a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418f6aa:	2b08      	cmp	r3, #8
3418f6ac:	d10b      	bne.n	3418f6c6 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
3418f6ae:	687b      	ldr	r3, [r7, #4]
3418f6b0:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
3418f6b2:	2b03      	cmp	r3, #3
3418f6b4:	d003      	beq.n	3418f6be <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
3418f6b6:	687b      	ldr	r3, [r7, #4]
3418f6b8:	685b      	ldr	r3, [r3, #4]
3418f6ba:	2b01      	cmp	r3, #1
3418f6bc:	d103      	bne.n	3418f6c6 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
3418f6be:	68fb      	ldr	r3, [r7, #12]
3418f6c0:	f043 0310 	orr.w	r3, r3, #16
3418f6c4:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
3418f6c6:	687b      	ldr	r3, [r7, #4]
3418f6c8:	685b      	ldr	r3, [r3, #4]
3418f6ca:	2b03      	cmp	r3, #3
3418f6cc:	d003      	beq.n	3418f6d6 <SAI_InterruptFlag+0x4e>
3418f6ce:	687b      	ldr	r3, [r7, #4]
3418f6d0:	685b      	ldr	r3, [r3, #4]
3418f6d2:	2b02      	cmp	r3, #2
3418f6d4:	d104      	bne.n	3418f6e0 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
3418f6d6:	68fb      	ldr	r3, [r7, #12]
3418f6d8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
3418f6dc:	60fb      	str	r3, [r7, #12]
3418f6de:	e003      	b.n	3418f6e8 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
3418f6e0:	68fb      	ldr	r3, [r7, #12]
3418f6e2:	f043 0304 	orr.w	r3, r3, #4
3418f6e6:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
3418f6e8:	68fb      	ldr	r3, [r7, #12]
}
3418f6ea:	4618      	mov	r0, r3
3418f6ec:	3714      	adds	r7, #20
3418f6ee:	46bd      	mov	sp, r7
3418f6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
3418f6f4:	4770      	bx	lr
	...

3418f6f8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
3418f6f8:	b480      	push	{r7}
3418f6fa:	b085      	sub	sp, #20
3418f6fc:	af00      	add	r7, sp, #0
3418f6fe:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
3418f700:	4b18      	ldr	r3, [pc, #96]	@ (3418f764 <SAI_Disable+0x6c>)
3418f702:	681b      	ldr	r3, [r3, #0]
3418f704:	4a18      	ldr	r2, [pc, #96]	@ (3418f768 <SAI_Disable+0x70>)
3418f706:	fba2 2303 	umull	r2, r3, r2, r3
3418f70a:	0b1b      	lsrs	r3, r3, #12
3418f70c:	009b      	lsls	r3, r3, #2
3418f70e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
3418f710:	2300      	movs	r3, #0
3418f712:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
3418f714:	687b      	ldr	r3, [r7, #4]
3418f716:	681b      	ldr	r3, [r3, #0]
3418f718:	681a      	ldr	r2, [r3, #0]
3418f71a:	687b      	ldr	r3, [r7, #4]
3418f71c:	681b      	ldr	r3, [r3, #0]
3418f71e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
3418f722:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
3418f724:	68fb      	ldr	r3, [r7, #12]
3418f726:	2b00      	cmp	r3, #0
3418f728:	d10a      	bne.n	3418f740 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
3418f72a:	687b      	ldr	r3, [r7, #4]
3418f72c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418f730:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
3418f734:	687b      	ldr	r3, [r7, #4]
3418f736:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
3418f73a:	2303      	movs	r3, #3
3418f73c:	72fb      	strb	r3, [r7, #11]
      break;
3418f73e:	e009      	b.n	3418f754 <SAI_Disable+0x5c>
    }
    count--;
3418f740:	68fb      	ldr	r3, [r7, #12]
3418f742:	3b01      	subs	r3, #1
3418f744:	60fb      	str	r3, [r7, #12]
  } while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
3418f746:	687b      	ldr	r3, [r7, #4]
3418f748:	681b      	ldr	r3, [r3, #0]
3418f74a:	681b      	ldr	r3, [r3, #0]
3418f74c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3418f750:	2b00      	cmp	r3, #0
3418f752:	d1e7      	bne.n	3418f724 <SAI_Disable+0x2c>

  return status;
3418f754:	7afb      	ldrb	r3, [r7, #11]
}
3418f756:	4618      	mov	r0, r3
3418f758:	3714      	adds	r7, #20
3418f75a:	46bd      	mov	sp, r7
3418f75c:	f85d 7b04 	ldr.w	r7, [sp], #4
3418f760:	4770      	bx	lr
3418f762:	bf00      	nop
3418f764:	341e0048 	.word	0x341e0048
3418f768:	95cbec1b 	.word	0x95cbec1b

3418f76c <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
3418f76c:	b580      	push	{r7, lr}
3418f76e:	b084      	sub	sp, #16
3418f770:	af00      	add	r7, sp, #0
3418f772:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
3418f774:	687b      	ldr	r3, [r7, #4]
3418f776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418f778:	60fb      	str	r3, [r7, #12]

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
3418f77a:	687b      	ldr	r3, [r7, #4]
3418f77c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3418f77e:	2b81      	cmp	r3, #129	@ 0x81
3418f780:	d01c      	beq.n	3418f7bc <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
3418f782:	68fb      	ldr	r3, [r7, #12]
3418f784:	2200      	movs	r2, #0
3418f786:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
3418f78a:	68fb      	ldr	r3, [r7, #12]
3418f78c:	681b      	ldr	r3, [r3, #0]
3418f78e:	681a      	ldr	r2, [r3, #0]
3418f790:	68fb      	ldr	r3, [r7, #12]
3418f792:	681b      	ldr	r3, [r3, #0]
3418f794:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
3418f798:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
3418f79a:	2100      	movs	r1, #0
3418f79c:	68f8      	ldr	r0, [r7, #12]
3418f79e:	f7ff ff73 	bl	3418f688 <SAI_InterruptFlag>
3418f7a2:	4603      	mov	r3, r0
3418f7a4:	43d9      	mvns	r1, r3
3418f7a6:	68fb      	ldr	r3, [r7, #12]
3418f7a8:	681b      	ldr	r3, [r3, #0]
3418f7aa:	691a      	ldr	r2, [r3, #16]
3418f7ac:	68fb      	ldr	r3, [r7, #12]
3418f7ae:	681b      	ldr	r3, [r3, #0]
3418f7b0:	400a      	ands	r2, r1
3418f7b2:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
3418f7b4:	68fb      	ldr	r3, [r7, #12]
3418f7b6:	2201      	movs	r2, #1
3418f7b8:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
3418f7bc:	68f8      	ldr	r0, [r7, #12]
3418f7be:	f7f1 fb47 	bl	34180e50 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
3418f7c2:	bf00      	nop
3418f7c4:	3710      	adds	r7, #16
3418f7c6:	46bd      	mov	sp, r7
3418f7c8:	bd80      	pop	{r7, pc}

3418f7ca <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
3418f7ca:	b580      	push	{r7, lr}
3418f7cc:	b084      	sub	sp, #16
3418f7ce:	af00      	add	r7, sp, #0
3418f7d0:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
3418f7d2:	687b      	ldr	r3, [r7, #4]
3418f7d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418f7d6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
3418f7d8:	68f8      	ldr	r0, [r7, #12]
3418f7da:	f7ff ff41 	bl	3418f660 <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
3418f7de:	bf00      	nop
3418f7e0:	3710      	adds	r7, #16
3418f7e2:	46bd      	mov	sp, r7
3418f7e4:	bd80      	pop	{r7, pc}

3418f7e6 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
3418f7e6:	b580      	push	{r7, lr}
3418f7e8:	b084      	sub	sp, #16
3418f7ea:	af00      	add	r7, sp, #0
3418f7ec:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
3418f7ee:	687b      	ldr	r3, [r7, #4]
3418f7f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418f7f2:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
3418f7f4:	68fb      	ldr	r3, [r7, #12]
3418f7f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418f7fa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
3418f7fe:	68fb      	ldr	r3, [r7, #12]
3418f800:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
3418f804:	68fb      	ldr	r3, [r7, #12]
3418f806:	681b      	ldr	r3, [r3, #0]
3418f808:	681a      	ldr	r2, [r3, #0]
3418f80a:	68fb      	ldr	r3, [r7, #12]
3418f80c:	681b      	ldr	r3, [r3, #0]
3418f80e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
3418f812:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
3418f814:	68f8      	ldr	r0, [r7, #12]
3418f816:	f7ff ff6f 	bl	3418f6f8 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
3418f81a:	68fb      	ldr	r3, [r7, #12]
3418f81c:	2201      	movs	r2, #1
3418f81e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
3418f822:	68fb      	ldr	r3, [r7, #12]
3418f824:	2200      	movs	r2, #0
3418f826:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
3418f82a:	68f8      	ldr	r0, [r7, #12]
3418f82c:	f7ff ff22 	bl	3418f674 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
3418f830:	bf00      	nop
3418f832:	3710      	adds	r7, #16
3418f834:	46bd      	mov	sp, r7
3418f836:	bd80      	pop	{r7, pc}

3418f838 <memset>:
3418f838:	4402      	add	r2, r0
3418f83a:	4603      	mov	r3, r0
3418f83c:	4293      	cmp	r3, r2
3418f83e:	d100      	bne.n	3418f842 <memset+0xa>
3418f840:	4770      	bx	lr
3418f842:	f803 1b01 	strb.w	r1, [r3], #1
3418f846:	e7f9      	b.n	3418f83c <memset+0x4>

3418f848 <__libc_init_array>:
3418f848:	b570      	push	{r4, r5, r6, lr}
3418f84a:	4d0d      	ldr	r5, [pc, #52]	@ (3418f880 <__libc_init_array+0x38>)
3418f84c:	2600      	movs	r6, #0
3418f84e:	4c0d      	ldr	r4, [pc, #52]	@ (3418f884 <__libc_init_array+0x3c>)
3418f850:	1b64      	subs	r4, r4, r5
3418f852:	10a4      	asrs	r4, r4, #2
3418f854:	42a6      	cmp	r6, r4
3418f856:	d109      	bne.n	3418f86c <__libc_init_array+0x24>
3418f858:	4d0b      	ldr	r5, [pc, #44]	@ (3418f888 <__libc_init_array+0x40>)
3418f85a:	2600      	movs	r6, #0
3418f85c:	4c0b      	ldr	r4, [pc, #44]	@ (3418f88c <__libc_init_array+0x44>)
3418f85e:	f000 f817 	bl	3418f890 <_init>
3418f862:	1b64      	subs	r4, r4, r5
3418f864:	10a4      	asrs	r4, r4, #2
3418f866:	42a6      	cmp	r6, r4
3418f868:	d105      	bne.n	3418f876 <__libc_init_array+0x2e>
3418f86a:	bd70      	pop	{r4, r5, r6, pc}
3418f86c:	f855 3b04 	ldr.w	r3, [r5], #4
3418f870:	3601      	adds	r6, #1
3418f872:	4798      	blx	r3
3418f874:	e7ee      	b.n	3418f854 <__libc_init_array+0xc>
3418f876:	f855 3b04 	ldr.w	r3, [r5], #4
3418f87a:	3601      	adds	r6, #1
3418f87c:	4798      	blx	r3
3418f87e:	e7f2      	b.n	3418f866 <__libc_init_array+0x1e>
3418f880:	341ce0d0 	.word	0x341ce0d0
3418f884:	341ce0d0 	.word	0x341ce0d0
3418f888:	341ce0d0 	.word	0x341ce0d0
3418f88c:	341ce0d4 	.word	0x341ce0d4

3418f890 <_init>:
3418f890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3418f892:	bf00      	nop
3418f894:	bcf8      	pop	{r3, r4, r5, r6, r7}
3418f896:	bc08      	pop	{r3}
3418f898:	469e      	mov	lr, r3
3418f89a:	4770      	bx	lr

3418f89c <_fini>:
3418f89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3418f89e:	bf00      	nop
3418f8a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
3418f8a2:	bc08      	pop	{r3}
3418f8a4:	469e      	mov	lr, r3
3418f8a6:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

341ce160 <SECURE_SystemCoreClockUpdate>:
341ce160:	e97f e97f 	sg
341ce164:	f7b4 bba6 	b.w	341828b4 <__acle_se_SECURE_SystemCoreClockUpdate>
	...
