

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Mar 16 12:37:35 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matrix_multiplication_16_unroll
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row     |    8|    8|         5|          2|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      6|      -|      -|
|Expression       |        -|      0|     71|    229|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    138|
|Register         |        -|      -|    180|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      6|    251|    367|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      6|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U2  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U3  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulcud_U4  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_mulcud_U5  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_mulcud_U6  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |grp_fu_387_p2            |     *    |      0|   0|  62|           8|           8|
    |tmp_7_0_2_fu_271_p2      |     *    |      0|   0|  62|           8|           8|
    |tmp_7_1_2_fu_281_p2      |     *    |      0|   0|  62|           8|           8|
    |i_1_fu_250_p2            |     +    |      0|  11|   8|           2|           1|
    |tmp_4_fu_337_p2          |     +    |      0|  20|  10|           5|           1|
    |tmp_8_fu_363_p2          |     +    |      0|  20|  10|           5|           2|
    |tmp_3_fu_326_p2          |     -    |      0|  20|  10|           5|           5|
    |exitcond2_fu_244_p2      |   icmp   |      0|   0|   1|           2|           2|
    |ap_enable_pp0            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|   2|           1|           2|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0|  71| 229|          45|          39|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |b_0_address0             |  15|          3|    2|          6|
    |b_1_address0             |  15|          3|    2|          6|
    |b_2_address0             |  15|          3|    2|          6|
    |i_phi_fu_224_p4          |   9|          2|    2|          4|
    |i_reg_220                |   9|          2|    2|          4|
    |res_address0             |  15|          3|    4|         12|
    |res_d0                   |  15|          3|   16|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 138|         28|   33|         95|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |a_0_load_reg_487                    |   8|   0|    8|          0|
    |a_1_load_reg_492                    |   8|   0|    8|          0|
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond2_reg_463  |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_i_reg_220          |   2|   0|    2|          0|
    |b_2_load_2_reg_512                  |   8|   0|    8|          0|
    |exitcond2_reg_463                   |   1|   0|    1|          0|
    |i_1_reg_467                         |   2|   0|    2|          0|
    |i_reg_220                           |   2|   0|    2|          0|
    |reg_232                             |   8|   0|    8|          0|
    |reg_236                             |   8|   0|    8|          0|
    |reg_240                             |   8|   0|    8|          0|
    |tmp1_reg_517                        |  16|   0|   16|          0|
    |tmp2_reg_522                        |  16|   0|   16|          0|
    |tmp3_reg_527                        |  16|   0|   16|          0|
    |tmp_3_reg_532                       |   5|   0|    5|          0|
    |tmp_5_0_2_reg_497                   |  16|   0|   16|          0|
    |tmp_7_0_2_reg_502                   |  16|   0|   16|          0|
    |tmp_7_1_2_reg_507                   |  16|   0|   16|          0|
    |tmp_8_2_2_reg_537                   |  16|   0|   16|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 180|   0|  180|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_0_address0  | out |    2|  ap_memory |      a_0     |     array    |
|a_0_ce0       | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q0        |  in |    8|  ap_memory |      a_0     |     array    |
|a_1_address0  | out |    2|  ap_memory |      a_1     |     array    |
|a_1_ce0       | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q0        |  in |    8|  ap_memory |      a_1     |     array    |
|a_2_address0  | out |    2|  ap_memory |      a_2     |     array    |
|a_2_ce0       | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q0        |  in |    8|  ap_memory |      a_2     |     array    |
|b_0_address0  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce0       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0        |  in |    8|  ap_memory |      b_0     |     array    |
|b_0_address1  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce1       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q1        |  in |    8|  ap_memory |      b_0     |     array    |
|b_1_address0  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce0       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0        |  in |    8|  ap_memory |      b_1     |     array    |
|b_1_address1  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce1       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q1        |  in |    8|  ap_memory |      b_1     |     array    |
|b_2_address0  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce0       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0        |  in |    8|  ap_memory |      b_2     |     array    |
|b_2_address1  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce1       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q1        |  in |    8|  ap_memory |      b_2     |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_address1  | out |    4|  ap_memory |      res     |     array    |
|res_ce1       | out |    1|  ap_memory |      res     |     array    |
|res_we1       | out |    1|  ap_memory |      res     |     array    |
|res_d1        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

