// Seed: 2115153475
module module_0 (
    output tri0 id_0
);
  assign id_0 = 1;
  assign id_0 = 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    input wor id_8,
    output wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    input uwire id_12,
    output wire id_13,
    input tri1 id_14,
    input wire id_15,
    input wire id_16,
    output wand id_17,
    input supply1 id_18
);
  assign id_13 = id_10 ? id_18 : 0 ? 1'h0 != id_8 : 1 ? 1'b0 : id_16;
  module_0(
      id_9
  );
endmodule
