<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › platforms › cell › spufs › spu_utils.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>spu_utils.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * utils.h: Utilities for SPU-side of the context switch operation.</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright IBM 2005</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2, or (at your option)</span>
<span class="cm"> * any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _SPU_CONTEXT_UTILS_H_</span>
<span class="cp">#define _SPU_CONTEXT_UTILS_H_</span>

<span class="cm">/*</span>
<span class="cm"> * 64-bit safe EA.</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">union</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">ull</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ui</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">}</span> <span class="n">addr64</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * 128-bit register template.</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">union</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">vector</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">v</span><span class="p">;</span>
<span class="p">}</span> <span class="n">spu_reg128v</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * DMA list structure.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dma_list_elem</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ea_low</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Declare storage for 8-byte aligned DMA list.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dma_list_elem</span> <span class="n">dma_list</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">8</span><span class="p">)));</span>

<span class="cm">/*</span>
<span class="cm"> * External definition for storage</span>
<span class="cm"> * declared in crt0.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="n">spu_reg128v</span> <span class="n">regs_spill</span><span class="p">[</span><span class="n">NR_SPU_SPILL_REGS</span><span class="p">];</span>

<span class="cm">/*</span>
<span class="cm"> * Compute LSCSA byte offset for a given field.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spu_lscsa</span> <span class="o">*</span><span class="n">dummy</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">spu_lscsa</span> <span class="o">*</span><span class="p">)</span><span class="mi">0</span><span class="p">;</span>
<span class="cp">#define LSCSA_BYTE_OFFSET(_field)  \</span>
<span class="cp">	((char *)(&amp;(dummy-&gt;_field)) - (char *)(&amp;(dummy-&gt;gprs[0].slot[0])))</span>
<span class="cp">#define LSCSA_QW_OFFSET(_field)  (LSCSA_BYTE_OFFSET(_field) &gt;&gt; 4)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_event_mask</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">event_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Save, Step 4:</span>
<span class="cm">	 * Restore, Step 1:</span>
<span class="cm">	 *    Set the SPU_RdEventMsk channel to zero to mask</span>
<span class="cm">	 *    all events.</span>
<span class="cm">	 */</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">SPU_WrEventMask</span><span class="p">,</span> <span class="n">event_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_tag_mask</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag_mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Save, Step 5:</span>
<span class="cm">	 * Restore, Step 2:</span>
<span class="cm">	 *    Set the SPU_WrTagMsk channel to &#39;01&#39; to unmask</span>
<span class="cm">	 *    only tag group 0.</span>
<span class="cm">	 */</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_WrTagMask</span><span class="p">,</span> <span class="n">tag_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">build_dma_list</span><span class="p">(</span><span class="n">addr64</span> <span class="n">lscsa_ea</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ea_low</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Save, Step 6:</span>
<span class="cm">	 * Restore, Step 3:</span>
<span class="cm">	 *    Update the effective address for the CSA in the</span>
<span class="cm">	 *    pre-canned DMA-list in local storage.</span>
<span class="cm">	 */</span>
	<span class="n">ea_low</span> <span class="o">=</span> <span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">ea_low</span> <span class="o">+=</span> <span class="n">LSCSA_BYTE_OFFSET</span><span class="p">(</span><span class="n">ls</span><span class="p">[</span><span class="mi">16384</span><span class="p">]);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">15</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">ea_low</span> <span class="o">+=</span> <span class="mi">16384</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_list</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span> <span class="o">=</span> <span class="mi">16384</span><span class="p">;</span>
		<span class="n">dma_list</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">ea_low</span> <span class="o">=</span> <span class="n">ea_low</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enqueue_putllc</span><span class="p">(</span><span class="n">addr64</span> <span class="n">lscsa_ea</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ls</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span> <span class="o">=</span> <span class="mh">0xB4</span><span class="p">;</span>	<span class="cm">/* PUTLLC */</span>

	<span class="cm">/* Save, Step 12:</span>
<span class="cm">	 * Restore, Step 7:</span>
<span class="cm">	 *    Send a PUTLLC (tag 0) command to the MFC using</span>
<span class="cm">	 *    an effective address in the CSA in order to</span>
<span class="cm">	 *    remove any possible lock-line reservation.</span>
<span class="cm">	 */</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_LSA</span><span class="p">,</span> <span class="n">ls</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_EAH</span><span class="p">,</span> <span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_EAL</span><span class="p">,</span> <span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_Size</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_TagID</span><span class="p">,</span> <span class="n">tag_id</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_Cmd</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_tag_update</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">update_any</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Save, Step 15:</span>
<span class="cm">	 * Restore, Step 8:</span>
<span class="cm">	 *    Write the MFC_TagUpdate channel with &#39;01&#39;.</span>
<span class="cm">	 */</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_WrTagUpdate</span><span class="p">,</span> <span class="n">update_any</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">read_tag_status</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Save, Step 16:</span>
<span class="cm">	 * Restore, Step 9:</span>
<span class="cm">	 *    Read the MFC_TagStat channel data.</span>
<span class="cm">	 */</span>
	<span class="n">spu_readch</span><span class="p">(</span><span class="n">MFC_RdTagStat</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">read_llar_status</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Save, Step 17:</span>
<span class="cm">	 * Restore, Step 10:</span>
<span class="cm">	 *    Read the MFC_AtomicStat channel data.</span>
<span class="cm">	 */</span>
	<span class="n">spu_readch</span><span class="p">(</span><span class="n">MFC_RdAtomicStat</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif				</span><span class="cm">/* _SPU_CONTEXT_UTILS_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
