#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5e08a8c97180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e08a8c23b50 .scope package, "npu_pkg" "npu_pkg" 3 9;
 .timescale 0 0;
P_0x5e08a8c99910 .param/l "ACC_WIDTH" 0 3 23, +C4<00000000000000000000000000100000>;
P_0x5e08a8c99950 .param/l "ACT_BUF_SIZE" 0 3 28, +C4<00000000000001000000000000000000>;
P_0x5e08a8c99990 .param/l "AXIL_ADDR_WIDTH" 0 3 39, +C4<00000000000000000000000000100000>;
P_0x5e08a8c999d0 .param/l "AXIL_DATA_WIDTH" 0 3 38, +C4<00000000000000000000000000100000>;
P_0x5e08a8c99a10 .param/l "AXI_ADDR_WIDTH" 0 3 33, +C4<00000000000000000000000000101000>;
P_0x5e08a8c99a50 .param/l "AXI_DATA_WIDTH" 0 3 32, +C4<00000000000000000000000010000000>;
P_0x5e08a8c99a90 .param/l "AXI_ID_WIDTH" 0 3 34, +C4<00000000000000000000000000001000>;
P_0x5e08a8c99ad0 .param/l "AXI_STRB_WIDTH" 0 3 35, +C4<00000000000000000000000000010000>;
P_0x5e08a8c99b10 .param/l "DATA_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
P_0x5e08a8c99b50 .param/l "INST_BUF_SIZE" 0 3 29, +C4<00000000000000000100000000000000>;
P_0x5e08a8c99b90 .param/l "NPU_VERSION" 1 3 157, C4<00000000000000010000000000000000>;
P_0x5e08a8c99bd0 .param/l "NUM_PES" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x5e08a8c99c10 .param/l "OUTPUT_WIDTH" 0 3 24, +C4<00000000000000000000000000001000>;
P_0x5e08a8c99c50 .param/l "PE_COLS" 0 3 17, +C4<00000000000000000000000000010000>;
P_0x5e08a8c99c90 .param/l "PE_ROWS" 0 3 16, +C4<00000000000000000000000000010000>;
P_0x5e08a8c99cd0 .param/l "REG_CONFIG" 1 3 148, C4<000000010100>;
P_0x5e08a8c99d10 .param/l "REG_CTRL" 1 3 143, C4<000000000000>;
P_0x5e08a8c99d50 .param/l "REG_DMA_CTRL" 1 3 150, C4<000100000000>;
P_0x5e08a8c99d90 .param/l "REG_DMA_DST" 1 3 153, C4<000100001100>;
P_0x5e08a8c99dd0 .param/l "REG_DMA_LEN" 1 3 154, C4<000100010000>;
P_0x5e08a8c99e10 .param/l "REG_DMA_SRC" 1 3 152, C4<000100001000>;
P_0x5e08a8c99e50 .param/l "REG_DMA_STATUS" 1 3 151, C4<000100000100>;
P_0x5e08a8c99e90 .param/l "REG_IRQ_EN" 1 3 145, C4<000000001000>;
P_0x5e08a8c99ed0 .param/l "REG_IRQ_STATUS" 1 3 146, C4<000000001100>;
P_0x5e08a8c99f10 .param/l "REG_PERF_CNT" 1 3 149, C4<000000100000>;
P_0x5e08a8c99f50 .param/l "REG_STATUS" 1 3 144, C4<000000000100>;
P_0x5e08a8c99f90 .param/l "REG_VERSION" 1 3 147, C4<000000010000>;
P_0x5e08a8c99fd0 .param/l "WEIGHT_BUF_SIZE" 0 3 27, +C4<00000000000001000000000000000000>;
P_0x5e08a8c9a010 .param/l "WEIGHT_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
enum0x5e08a8b614e0 .enum4 (4)
   "OP_NOP" 4'b0000,
   "OP_CONV" 4'b0001,
   "OP_FC" 4'b0010,
   "OP_POOL" 4'b0011,
   "OP_ACT" 4'b0100,
   "OP_LOAD" 4'b0101,
   "OP_STORE" 4'b0110,
   "OP_SYNC" 4'b0111,
   "OP_ADD" 4'b1000,
   "OP_MUL" 4'b1001,
   "OP_CONCAT" 4'b1010,
   "OP_SPLIT" 4'b1011
 ;
enum0x5e08a8b97460 .enum4 (3)
   "ACT_NONE" 3'b000,
   "ACT_RELU" 3'b001,
   "ACT_RELU6" 3'b010,
   "ACT_SIGMOID" 3'b011,
   "ACT_TANH" 3'b100,
   "ACT_SWISH" 3'b101,
   "ACT_GELU" 3'b110
 ;
enum0x5e08a8bd9900 .enum4 (2)
   "POOL_MAX" 2'b00,
   "POOL_AVG" 2'b01,
   "POOL_GLOBAL" 2'b10
 ;
enum0x5e08a8bda090 .enum4 (2)
   "FMT_INT8" 2'b00,
   "FMT_INT16" 2'b01,
   "FMT_FP16" 2'b10,
   "FMT_BF16" 2'b11
 ;
S_0x5e08a8c79070 .scope autofunction.vec2.u32, "calc_conv_output_size" "calc_conv_output_size" 3 164, 3 164 0, S_0x5e08a8c23b50;
 .timescale 0 0;
; Variable calc_conv_output_size is bool return value of scope S_0x5e08a8c79070
v0x5e08a8c34900_0 .var/2s "dilation", 31 0;
v0x5e08a8c349d0_0 .var/2s "effective_kernel", 31 0;
v0x5e08a8c2ec10_0 .var/2s "input_size", 31 0;
v0x5e08a8c2ece0_0 .var/2s "kernel_size", 31 0;
v0x5e08a8c90be0_0 .var/2s "padding", 31 0;
v0x5e08a8c94ca0_0 .var/2s "stride", 31 0;
TD_npu_pkg.calc_conv_output_size ;
    %load/vec4 v0x5e08a8c2ece0_0;
    %subi 1, 0, 32;
    %load/vec4 v0x5e08a8c34900_0;
    %mul;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5e08a8c349d0_0, 0, 32;
    %load/vec4 v0x5e08a8c2ec10_0;
    %load/vec4 v0x5e08a8c90be0_0;
    %muli 2, 0, 32;
    %add;
    %load/vec4 v0x5e08a8c349d0_0;
    %sub;
    %load/vec4 v0x5e08a8c94ca0_0;
    %div/s;
    %addi 1, 0, 32;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to calc_conv_output_size (store_vec4_to_lval)
    %disable S_0x5e08a8c79070;
    %end;
S_0x5e08a8c24bb0 .scope autofunction.vec4.s32, "saturate" "saturate" 3 176, 3 176 0, S_0x5e08a8c23b50;
 .timescale 0 0;
v0x5e08a8c9ee20_0 .var/s "max_val", 47 0;
v0x5e08a8c9ef00_0 .var/s "min_val", 47 0;
; Variable saturate is vec4 return value of scope S_0x5e08a8c24bb0
v0x5e08a8c9f0a0_0 .var/s "value", 47 0;
v0x5e08a8c9f180_0 .var/2s "width", 31 0;
TD_npu_pkg.saturate ;
    %fork t_1, S_0x5e08a8c24bb0;
    %jmp t_0;
    .scope S_0x5e08a8c24bb0;
t_1 ;
    %pushi/vec4 1, 0, 48;
    %load/vec4 v0x5e08a8c9f180_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 48;
    %store/vec4 v0x5e08a8c9ee20_0, 0, 48;
    %pushi/vec4 1, 0, 48;
    %load/vec4 v0x5e08a8c9f180_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %inv;
    %pushi/vec4 1, 0, 48;
    %add;
    %store/vec4 v0x5e08a8c9ef00_0, 0, 48;
    %load/vec4 v0x5e08a8c9ee20_0;
    %load/vec4 v0x5e08a8c9f0a0_0;
    %cmp/s;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x5e08a8c9ee20_0;
    %parti/s 32, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to saturate (store_vec4_to_lval)
    %disable S_0x5e08a8c24bb0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5e08a8c9f0a0_0;
    %load/vec4 v0x5e08a8c9ef00_0;
    %cmp/s;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x5e08a8c9ef00_0;
    %parti/s 32, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to saturate (store_vec4_to_lval)
    %disable S_0x5e08a8c24bb0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5e08a8c9f0a0_0;
    %parti/s 32, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to saturate (store_vec4_to_lval)
    %disable S_0x5e08a8c24bb0;
T_1.3 ;
T_1.1 ;
    %end;
    .scope S_0x5e08a8c24bb0;
t_0 %join;
    %end;
S_0x5e08a8c78cd0 .scope module, "pe_array_tb" "pe_array_tb" 4 8;
 .timescale -9 -12;
P_0x5e08a8c816e0 .param/l "ACC_WIDTH" 0 4 18, +C4<00000000000000000000000000100000>;
P_0x5e08a8c81720 .param/l "CLK_PERIOD" 0 4 14, +C4<00000000000000000000000000001010>;
P_0x5e08a8c81760 .param/l "COLS" 0 4 16, +C4<00000000000000000000000000000100>;
P_0x5e08a8c817a0 .param/l "DATA_WIDTH" 0 4 17, +C4<00000000000000000000000000001000>;
P_0x5e08a8c817e0 .param/l "ROWS" 0 4 15, +C4<00000000000000000000000000000100>;
L_0x5e08a8cd0540 .functor BUFZ 32, L_0x5e08a8cc3400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd05b0 .functor BUFZ 32, L_0x5e08a8cc4130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd0680 .functor BUFZ 32, L_0x5e08a8cc4e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd06f0 .functor BUFZ 32, L_0x5e08a8cc5be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd0800 .functor BUFZ 32, L_0x5e08a8cc68b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd08a0 .functor BUFZ 32, L_0x5e08a8cc75c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd0790 .functor BUFZ 32, L_0x5e08a8cc82e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd09f0 .functor BUFZ 32, L_0x5e08a8cc8fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd0b20 .functor BUFZ 32, L_0x5e08a8cc9ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd0bc0 .functor BUFZ 32, L_0x5e08a8cca9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd0d00 .functor BUFZ 32, L_0x5e08a8ccb6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd0da0 .functor BUFZ 32, L_0x5e08a8ccc430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd0ef0 .functor BUFZ 32, L_0x5e08a8ccd140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd0f90 .functor BUFZ 32, L_0x5e08a8ccde60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd10f0 .functor BUFZ 32, L_0x5e08a8cceb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd1190 .functor BUFZ 32, L_0x5e08a8ccfb10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08a8cd1300 .functor BUFZ 1, v0x5e08a8ca4110_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd13a0 .functor BUFZ 1, v0x5e08a8ca5be0_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd1520 .functor BUFZ 1, v0x5e08a8ca7870_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd15c0 .functor BUFZ 1, v0x5e08a8ca93b0_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd1750 .functor BUFZ 1, v0x5e08a8cab3a0_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd17f0 .functor BUFZ 1, v0x5e08a8cacec0_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd1990 .functor BUFZ 1, v0x5e08a8caea30_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd1a30 .functor BUFZ 1, v0x5e08a8cb05e0_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd1be0 .functor BUFZ 1, v0x5e08a8cb28f0_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd1c80 .functor BUFZ 1, v0x5e08a8cb4470_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd1e40 .functor BUFZ 1, v0x5e08a8cb6030_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd1ee0 .functor BUFZ 1, v0x5e08a8cb7be0_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd1d20 .functor BUFZ 1, v0x5e08a8cb9ab0_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd1dc0 .functor BUFZ 1, v0x5e08a8cbb630_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd2220 .functor BUFZ 1, v0x5e08a8cbd1f0_0, C4<0>, C4<0>, C4<0>;
L_0x5e08a8cd22c0 .functor BUFZ 1, v0x5e08a8cbeda0_0, C4<0>, C4<0>, C4<0>;
v0x5e08a8cc1990 .array/s "acc_out", 15 0, 31 0;
v0x5e08a8cc1a30 .array "acc_valid", 15 0, 0 0;
v0x5e08a8cc1be0_0 .var "clear_acc", 0 0;
v0x5e08a8cc1cb0_0 .var "clk", 0 0;
v0x5e08a8cc1d50 .array/s "data_in", 0 3, 7 0;
v0x5e08a8cc1e70_0 .var "enable", 0 0;
v0x5e08a8cc1f10_0 .var/2s "errors", 31 0;
v0x5e08a8cc1ff0 .array/s "expected", 15 0, 31 0;
v0x5e08a8cc20b0_0 .var "load_weight", 3 0;
v0x5e08a8cc2230 .array/s "matrix_a", 15 0, 7 0;
v0x5e08a8cc22d0 .array/s "matrix_w", 15 0, 7 0;
v0x5e08a8cc2390_0 .var "rst_n", 0 0;
v0x5e08a8cc2430 .array/s "weight_in", 0 3, 7 0;
S_0x5e08a8c7e680 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 81, 4 81 0, S_0x5e08a8c78cd0;
 .timescale -9 -12;
v0x5e08a8c9f490_0 .var/2s "i", 31 0;
S_0x5e08a8c7e9c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 82, 4 82 0, S_0x5e08a8c7e680;
 .timescale -9 -12;
v0x5e08a8c9f390_0 .var/2s "j", 31 0;
S_0x5e08a8c7ed60 .scope begin, "$ivl_for_loop11" "$ivl_for_loop11" 4 189, 4 189 0, S_0x5e08a8c78cd0;
 .timescale -9 -12;
v0x5e08a8c9f750_0 .var/2s "i", 31 0;
S_0x5e08a8c24380 .scope begin, "$ivl_for_loop12" "$ivl_for_loop12" 4 190, 4 190 0, S_0x5e08a8c7ed60;
 .timescale -9 -12;
v0x5e08a8c9f650_0 .var/2s "j", 31 0;
S_0x5e08a8c9f850 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 89, 4 89 0, S_0x5e08a8c78cd0;
 .timescale -9 -12;
v0x5e08a8ca0010_0 .var/2s "i", 31 0;
S_0x5e08a8c9fa30 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 90, 4 90 0, S_0x5e08a8c9f850;
 .timescale -9 -12;
v0x5e08a8c9ff10_0 .var/2s "j", 31 0;
S_0x5e08a8c9fc10 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 92, 4 92 0, S_0x5e08a8c9fa30;
 .timescale -9 -12;
v0x5e08a8c9fe10_0 .var/2s "k", 31 0;
S_0x5e08a8ca0110 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 115, 4 115 0, S_0x5e08a8c78cd0;
 .timescale -9 -12;
v0x5e08a8ca02f0_0 .var/2s "i", 31 0;
S_0x5e08a8ca03f0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 4 116, 4 116 0, S_0x5e08a8c78cd0;
 .timescale -9 -12;
v0x5e08a8ca0620_0 .var/2s "i", 31 0;
S_0x5e08a8ca0720 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 4 131, 4 131 0, S_0x5e08a8c78cd0;
 .timescale -9 -12;
v0x5e08a8ca0c40_0 .var/2s "row", 31 0;
E_0x5e08a8bac080 .event posedge, v0x5e08a8ca3a90_0;
S_0x5e08a8ca0940 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 4 134, 4 134 0, S_0x5e08a8ca0720;
 .timescale -9 -12;
v0x5e08a8ca0b40_0 .var/2s "col", 31 0;
S_0x5e08a8ca0d40 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 4 160, 4 160 0, S_0x5e08a8c78cd0;
 .timescale -9 -12;
v0x5e08a8ca1520_0 .var/2s "cycle", 31 0;
S_0x5e08a8ca0f20 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 4 164, 4 164 0, S_0x5e08a8ca0d40;
 .timescale -9 -12;
v0x5e08a8ca1420_0 .var/2s "row", 31 0;
S_0x5e08a8ca1120 .scope begin, "$unm_blk_18" "$unm_blk_18" 4 164, 4 164 0, S_0x5e08a8ca0f20;
 .timescale -9 -12;
v0x5e08a8ca1320_0 .var/2s "col_idx", 31 0;
S_0x5e08a8ca1620 .scope module, "dut" "pe_array" 4 45, 5 6 0, S_0x5e08a8c78cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 4 "load_weight";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 32 "weight_in";
    .port_info 7 /OUTPUT 512 "acc_out";
    .port_info 8 /OUTPUT 16 "acc_valid";
P_0x5e08a8ca1800 .param/l "ACC_WIDTH" 0 5 13, +C4<00000000000000000000000000100000>;
P_0x5e08a8ca1840 .param/l "COLS" 0 5 10, +C4<00000000000000000000000000000100>;
P_0x5e08a8ca1880 .param/l "DATA_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
P_0x5e08a8ca18c0 .param/l "ROWS" 0 5 9, +C4<00000000000000000000000000000100>;
P_0x5e08a8ca1900 .param/l "WEIGHT_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
v0x5e08a8cbfc40 .array "acc_out", 15 0;
v0x5e08a8cbfc40_0 .net/s v0x5e08a8cbfc40 0, 31 0, L_0x5e08a8cc3400; 1 drivers
v0x5e08a8cbfc40_1 .net/s v0x5e08a8cbfc40 1, 31 0, L_0x5e08a8cc4130; 1 drivers
v0x5e08a8cbfc40_2 .net/s v0x5e08a8cbfc40 2, 31 0, L_0x5e08a8cc4e40; 1 drivers
v0x5e08a8cbfc40_3 .net/s v0x5e08a8cbfc40 3, 31 0, L_0x5e08a8cc5be0; 1 drivers
v0x5e08a8cbfc40_4 .net/s v0x5e08a8cbfc40 4, 31 0, L_0x5e08a8cc68b0; 1 drivers
v0x5e08a8cbfc40_5 .net/s v0x5e08a8cbfc40 5, 31 0, L_0x5e08a8cc75c0; 1 drivers
v0x5e08a8cbfc40_6 .net/s v0x5e08a8cbfc40 6, 31 0, L_0x5e08a8cc82e0; 1 drivers
v0x5e08a8cbfc40_7 .net/s v0x5e08a8cbfc40 7, 31 0, L_0x5e08a8cc8fb0; 1 drivers
v0x5e08a8cbfc40_8 .net/s v0x5e08a8cbfc40 8, 31 0, L_0x5e08a8cc9ca0; 1 drivers
v0x5e08a8cbfc40_9 .net/s v0x5e08a8cbfc40 9, 31 0, L_0x5e08a8cca9b0; 1 drivers
v0x5e08a8cbfc40_10 .net/s v0x5e08a8cbfc40 10, 31 0, L_0x5e08a8ccb6d0; 1 drivers
v0x5e08a8cbfc40_11 .net/s v0x5e08a8cbfc40 11, 31 0, L_0x5e08a8ccc430; 1 drivers
v0x5e08a8cbfc40_12 .net/s v0x5e08a8cbfc40 12, 31 0, L_0x5e08a8ccd140; 1 drivers
v0x5e08a8cbfc40_13 .net/s v0x5e08a8cbfc40 13, 31 0, L_0x5e08a8ccde60; 1 drivers
v0x5e08a8cbfc40_14 .net/s v0x5e08a8cbfc40 14, 31 0, L_0x5e08a8cceb90; 1 drivers
v0x5e08a8cbfc40_15 .net/s v0x5e08a8cbfc40 15, 31 0, L_0x5e08a8ccfb10; 1 drivers
v0x5e08a8cc0000 .array "acc_valid", 15 0;
v0x5e08a8cc0000_0 .net v0x5e08a8cc0000 0, 0 0, v0x5e08a8ca4110_0; 1 drivers
v0x5e08a8cc0000_1 .net v0x5e08a8cc0000 1, 0 0, v0x5e08a8ca5be0_0; 1 drivers
v0x5e08a8cc0000_2 .net v0x5e08a8cc0000 2, 0 0, v0x5e08a8ca7870_0; 1 drivers
v0x5e08a8cc0000_3 .net v0x5e08a8cc0000 3, 0 0, v0x5e08a8ca93b0_0; 1 drivers
v0x5e08a8cc0000_4 .net v0x5e08a8cc0000 4, 0 0, v0x5e08a8cab3a0_0; 1 drivers
v0x5e08a8cc0000_5 .net v0x5e08a8cc0000 5, 0 0, v0x5e08a8cacec0_0; 1 drivers
v0x5e08a8cc0000_6 .net v0x5e08a8cc0000 6, 0 0, v0x5e08a8caea30_0; 1 drivers
v0x5e08a8cc0000_7 .net v0x5e08a8cc0000 7, 0 0, v0x5e08a8cb05e0_0; 1 drivers
v0x5e08a8cc0000_8 .net v0x5e08a8cc0000 8, 0 0, v0x5e08a8cb28f0_0; 1 drivers
v0x5e08a8cc0000_9 .net v0x5e08a8cc0000 9, 0 0, v0x5e08a8cb4470_0; 1 drivers
v0x5e08a8cc0000_10 .net v0x5e08a8cc0000 10, 0 0, v0x5e08a8cb6030_0; 1 drivers
v0x5e08a8cc0000_11 .net v0x5e08a8cc0000 11, 0 0, v0x5e08a8cb7be0_0; 1 drivers
v0x5e08a8cc0000_12 .net v0x5e08a8cc0000 12, 0 0, v0x5e08a8cb9ab0_0; 1 drivers
v0x5e08a8cc0000_13 .net v0x5e08a8cc0000 13, 0 0, v0x5e08a8cbb630_0; 1 drivers
v0x5e08a8cc0000_14 .net v0x5e08a8cc0000 14, 0 0, v0x5e08a8cbd1f0_0; 1 drivers
v0x5e08a8cc0000_15 .net v0x5e08a8cc0000 15, 0 0, v0x5e08a8cbeda0_0; 1 drivers
v0x5e08a8cc03a0_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  1 drivers
v0x5e08a8cc0680_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  1 drivers
v0x5e08a8cc0930 .array "data_h", 19 0;
v0x5e08a8cc0930_0 .net/s v0x5e08a8cc0930 0, 7 0, L_0x5e08a8c49ea0; 1 drivers
v0x5e08a8cc0930_1 .net/s v0x5e08a8cc0930 1, 7 0, v0x5e08a8ca3d10_0; 1 drivers
v0x5e08a8cc0930_2 .net/s v0x5e08a8cc0930 2, 7 0, v0x5e08a8ca57e0_0; 1 drivers
v0x5e08a8cc0930_3 .net/s v0x5e08a8cc0930 3, 7 0, v0x5e08a8ca7300_0; 1 drivers
v0x5e08a8cc0930_4 .net/s v0x5e08a8cc0930 4, 7 0, L_0x5e08a8cc5ad0; 1 drivers
v0x5e08a8cc0930_5 .net/s v0x5e08a8cc0930 5, 7 0, L_0x5e08a8c441b0; 1 drivers
v0x5e08a8cc0930_6 .net/s v0x5e08a8cc0930 6, 7 0, v0x5e08a8caae40_0; 1 drivers
v0x5e08a8cc0930_7 .net/s v0x5e08a8cc0930 7, 7 0, v0x5e08a8cac9f0_0; 1 drivers
v0x5e08a8cc0930_8 .net/s v0x5e08a8cc0930 8, 7 0, v0x5e08a8cae560_0; 1 drivers
v0x5e08a8cc0930_9 .net/s v0x5e08a8cc0930 9, 7 0, L_0x5e08a8cc8ea0; 1 drivers
v0x5e08a8cc0930_10 .net/s v0x5e08a8cc0930 10, 7 0, L_0x5e08a8c3e4c0; 1 drivers
v0x5e08a8cc0930_11 .net/s v0x5e08a8cc0930 11, 7 0, v0x5e08a8cb2200_0; 1 drivers
v0x5e08a8cc0930_12 .net/s v0x5e08a8cc0930 12, 7 0, v0x5e08a8cb3fa0_0; 1 drivers
v0x5e08a8cc0930_13 .net/s v0x5e08a8cc0930 13, 7 0, v0x5e08a8cb5b60_0; 1 drivers
v0x5e08a8cc0930_14 .net/s v0x5e08a8cc0930 14, 7 0, L_0x5e08a8ccc320; 1 drivers
v0x5e08a8cc0930_15 .net/s v0x5e08a8cc0930 15, 7 0, L_0x5e08a8c387d0; 1 drivers
v0x5e08a8cc0930_16 .net/s v0x5e08a8cc0930 16, 7 0, v0x5e08a8cb95e0_0; 1 drivers
v0x5e08a8cc0930_17 .net/s v0x5e08a8cc0930 17, 7 0, v0x5e08a8cbb160_0; 1 drivers
v0x5e08a8cc0930_18 .net/s v0x5e08a8cc0930 18, 7 0, v0x5e08a8cbcd20_0; 1 drivers
v0x5e08a8cc0930_19 .net/s v0x5e08a8cc0930 19, 7 0, L_0x5e08a8ccfa00; 1 drivers
v0x5e08a8cc1d50_0 .array/port v0x5e08a8cc1d50, 0;
v0x5e08a8cc0e90 .array "data_in", 0 3;
v0x5e08a8cc0e90_0 .net/s v0x5e08a8cc0e90 0, 7 0, v0x5e08a8cc1d50_0; 1 drivers
v0x5e08a8cc1d50_1 .array/port v0x5e08a8cc1d50, 1;
v0x5e08a8cc0e90_1 .net/s v0x5e08a8cc0e90 1, 7 0, v0x5e08a8cc1d50_1; 1 drivers
v0x5e08a8cc1d50_2 .array/port v0x5e08a8cc1d50, 2;
v0x5e08a8cc0e90_2 .net/s v0x5e08a8cc0e90 2, 7 0, v0x5e08a8cc1d50_2; 1 drivers
v0x5e08a8cc1d50_3 .array/port v0x5e08a8cc1d50, 3;
v0x5e08a8cc0e90_3 .net/s v0x5e08a8cc0e90 3, 7 0, v0x5e08a8cc1d50_3; 1 drivers
v0x5e08a8cc0f30_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  1 drivers
v0x5e08a8cc11e0_0 .net "load_weight", 3 0, v0x5e08a8cc20b0_0;  1 drivers
v0x5e08a8cc1280_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  1 drivers
v0x5e08a8cc2430_0 .array/port v0x5e08a8cc2430, 0;
v0x5e08a8cc1530 .array "weight_in", 0 3;
v0x5e08a8cc1530_0 .net/s v0x5e08a8cc1530 0, 7 0, v0x5e08a8cc2430_0; 1 drivers
v0x5e08a8cc2430_1 .array/port v0x5e08a8cc2430, 1;
v0x5e08a8cc1530_1 .net/s v0x5e08a8cc1530 1, 7 0, v0x5e08a8cc2430_1; 1 drivers
v0x5e08a8cc2430_2 .array/port v0x5e08a8cc2430, 2;
v0x5e08a8cc1530_2 .net/s v0x5e08a8cc1530 2, 7 0, v0x5e08a8cc2430_2; 1 drivers
v0x5e08a8cc2430_3 .array/port v0x5e08a8cc2430, 3;
v0x5e08a8cc1530_3 .net/s v0x5e08a8cc1530 3, 7 0, v0x5e08a8cc2430_3; 1 drivers
v0x5e08a8cc15d0 .array "weight_v", 19 0;
v0x5e08a8cc15d0_0 .net/s v0x5e08a8cc15d0 0, 7 0, L_0x5e08a8c32ae0; 1 drivers
v0x5e08a8cc15d0_1 .net/s v0x5e08a8cc15d0 1, 7 0, L_0x5e08a8c2cdf0; 1 drivers
v0x5e08a8cc15d0_2 .net/s v0x5e08a8cc15d0 2, 7 0, L_0x5e08a8c90a50; 1 drivers
v0x5e08a8cc15d0_3 .net/s v0x5e08a8cc15d0 3, 7 0, L_0x5e08a8cc2860; 1 drivers
v0x5e08a8cc15d0_4 .net/s v0x5e08a8cc15d0 4, 7 0, L_0x5e08a8cc36c0; 1 drivers
v0x5e08a8cc15d0_5 .net/s v0x5e08a8cc15d0 5, 7 0, L_0x5e08a8cc43a0; 1 drivers
v0x5e08a8cc15d0_6 .net/s v0x5e08a8cc15d0 6, 7 0, L_0x5e08a8cc50b0; 1 drivers
v0x5e08a8cc15d0_7 .net/s v0x5e08a8cc15d0 7, 7 0, L_0x5e08a8cc5e80; 1 drivers
v0x5e08a8cc15d0_8 .net/s v0x5e08a8cc15d0 8, 7 0, L_0x5e08a8cc6b20; 1 drivers
v0x5e08a8cc15d0_9 .net/s v0x5e08a8cc15d0 9, 7 0, L_0x5e08a8cc7870; 1 drivers
v0x5e08a8cc15d0_10 .net/s v0x5e08a8cc15d0 10, 7 0, L_0x5e08a8cc8550; 1 drivers
v0x5e08a8cc15d0_11 .net/s v0x5e08a8cc15d0 11, 7 0, L_0x5e08a8cc9270; 1 drivers
v0x5e08a8cc15d0_12 .net/s v0x5e08a8cc15d0 12, 7 0, L_0x5e08a8cc9f10; 1 drivers
v0x5e08a8cc15d0_13 .net/s v0x5e08a8cc15d0 13, 7 0, L_0x5e08a8ccac80; 1 drivers
v0x5e08a8cc15d0_14 .net/s v0x5e08a8cc15d0 14, 7 0, L_0x5e08a8ccb940; 1 drivers
v0x5e08a8cc15d0_15 .net/s v0x5e08a8cc15d0 15, 7 0, L_0x5e08a8ccc710; 1 drivers
v0x5e08a8cc15d0_16 .net/s v0x5e08a8cc15d0 16, 7 0, L_0x5e08a8ccd3b0; 1 drivers
v0x5e08a8cc15d0_17 .net/s v0x5e08a8cc15d0 17, 7 0, L_0x5e08a8ccc6a0; 1 drivers
v0x5e08a8cc15d0_18 .net/s v0x5e08a8cc15d0 18, 7 0, L_0x5e08a8ccf010; 1 drivers
v0x5e08a8cc15d0_19 .net/s v0x5e08a8cc15d0 19, 7 0, L_0x5e08a8ccfe10; 1 drivers
L_0x5e08a8cc35d0 .part v0x5e08a8cc20b0_0, 0, 1;
L_0x5e08a8cc4300 .part v0x5e08a8cc20b0_0, 0, 1;
L_0x5e08a8cc5010 .part v0x5e08a8cc20b0_0, 0, 1;
L_0x5e08a8cc5db0 .part v0x5e08a8cc20b0_0, 0, 1;
L_0x5e08a8cc6a80 .part v0x5e08a8cc20b0_0, 1, 1;
L_0x5e08a8cc7790 .part v0x5e08a8cc20b0_0, 1, 1;
L_0x5e08a8cc84b0 .part v0x5e08a8cc20b0_0, 1, 1;
L_0x5e08a8cc9180 .part v0x5e08a8cc20b0_0, 1, 1;
L_0x5e08a8cc9e70 .part v0x5e08a8cc20b0_0, 2, 1;
L_0x5e08a8ccab80 .part v0x5e08a8cc20b0_0, 2, 1;
L_0x5e08a8ccb8a0 .part v0x5e08a8cc20b0_0, 2, 1;
L_0x5e08a8ccc600 .part v0x5e08a8cc20b0_0, 2, 1;
L_0x5e08a8ccd310 .part v0x5e08a8cc20b0_0, 3, 1;
L_0x5e08a8cce030 .part v0x5e08a8cc20b0_0, 3, 1;
L_0x5e08a8cced60 .part v0x5e08a8cc20b0_0, 3, 1;
L_0x5e08a8ccfce0 .part v0x5e08a8cc20b0_0, 3, 1;
S_0x5e08a8ca1c10 .scope generate, "gen_data_in[0]" "gen_data_in[0]" 5 48, 5 48 0, S_0x5e08a8ca1620;
 .timescale 0 0;
P_0x5e08a8ca1e30 .param/l "r" 0 5 48, +C4<00>;
L_0x5e08a8c49ea0 .functor BUFZ 8, v0x5e08a8cc1d50_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8ca1f10 .scope generate, "gen_data_in[1]" "gen_data_in[1]" 5 48, 5 48 0, S_0x5e08a8ca1620;
 .timescale 0 0;
P_0x5e08a8ca2110 .param/l "r" 0 5 48, +C4<01>;
L_0x5e08a8c441b0 .functor BUFZ 8, v0x5e08a8cc1d50_1, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8ca21d0 .scope generate, "gen_data_in[2]" "gen_data_in[2]" 5 48, 5 48 0, S_0x5e08a8ca1620;
 .timescale 0 0;
P_0x5e08a8ca23b0 .param/l "r" 0 5 48, +C4<010>;
L_0x5e08a8c3e4c0 .functor BUFZ 8, v0x5e08a8cc1d50_2, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8ca2470 .scope generate, "gen_data_in[3]" "gen_data_in[3]" 5 48, 5 48 0, S_0x5e08a8ca1620;
 .timescale 0 0;
P_0x5e08a8ca2650 .param/l "r" 0 5 48, +C4<011>;
L_0x5e08a8c387d0 .functor BUFZ 8, v0x5e08a8cc1d50_3, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8ca2730 .scope generate, "gen_row[0]" "gen_row[0]" 5 65, 5 65 0, S_0x5e08a8ca1620;
 .timescale 0 0;
P_0x5e08a8ca2960 .param/l "r" 0 5 65, +C4<00>;
S_0x5e08a8ca2a40 .scope generate, "gen_col[0]" "gen_col[0]" 5 66, 5 66 0, S_0x5e08a8ca2730;
 .timescale 0 0;
P_0x5e08a8ca2c40 .param/l "c" 0 5 66, +C4<00>;
L_0x5e08a8cc36c0 .functor BUFZ 8, L_0x5e08a8c32ae0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8ca2d20 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8ca2a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8b61620 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8b61660 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8b616a0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8cc3400 .functor BUFZ 32, v0x5e08a8ca3750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8ca3190_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8cc2940;  1 drivers
v0x5e08a8ca3290_0 .net *"_ivl_10", 31 0, L_0x5e08a8cc31c0;  1 drivers
v0x5e08a8ca3370_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8cc2a10;  1 drivers
v0x5e08a8ca3460_0 .net *"_ivl_7", 0 0, L_0x5e08a8cc2c80;  1 drivers
v0x5e08a8ca3540_0 .net *"_ivl_8", 15 0, L_0x5e08a8cc2da0;  1 drivers
v0x5e08a8ca3670_0 .net/s "acc_out", 31 0, L_0x5e08a8cc3400;  alias, 1 drivers
v0x5e08a8ca3750_0 .var/s "acc_reg", 31 0;
v0x5e08a8ca3830_0 .net "acc_valid", 0 0, v0x5e08a8ca4110_0;  alias, 1 drivers
v0x5e08a8ca38f0_0 .net/s "add_result", 31 0, L_0x5e08a8cc32a0;  1 drivers
v0x5e08a8ca39d0_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8ca3a90_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8ca3b50_0 .net/s "data_in", 7 0, L_0x5e08a8c49ea0;  alias, 1 drivers
v0x5e08a8ca3c30_0 .net/s "data_out", 7 0, v0x5e08a8ca3d10_0;  alias, 1 drivers
v0x5e08a8ca3d10_0 .var/s "data_reg", 7 0;
v0x5e08a8ca3df0_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8ca3eb0_0 .net "load_weight", 0 0, L_0x5e08a8cc35d0;  1 drivers
v0x5e08a8ca3f70_0 .net/s "mult_result", 15 0, L_0x5e08a8cc2b10;  1 drivers
v0x5e08a8ca4050_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8ca4110_0 .var "valid_reg", 0 0;
v0x5e08a8ca41d0_0 .net/s "weight_in", 7 0, L_0x5e08a8c32ae0;  alias, 1 drivers
v0x5e08a8ca42b0_0 .var/s "weight_reg", 7 0;
E_0x5e08a8baf000/0 .event negedge, v0x5e08a8ca4050_0;
E_0x5e08a8baf000/1 .event posedge, v0x5e08a8ca3a90_0;
E_0x5e08a8baf000 .event/or E_0x5e08a8baf000/0, E_0x5e08a8baf000/1;
L_0x5e08a8cc2940 .extend/s 16, L_0x5e08a8c49ea0;
L_0x5e08a8cc2a10 .extend/s 16, v0x5e08a8ca42b0_0;
L_0x5e08a8cc2b10 .arith/mult 16, L_0x5e08a8cc2940, L_0x5e08a8cc2a10;
L_0x5e08a8cc2c80 .part L_0x5e08a8cc2b10, 15, 1;
LS_0x5e08a8cc2da0_0_0 .concat [ 1 1 1 1], L_0x5e08a8cc2c80, L_0x5e08a8cc2c80, L_0x5e08a8cc2c80, L_0x5e08a8cc2c80;
LS_0x5e08a8cc2da0_0_4 .concat [ 1 1 1 1], L_0x5e08a8cc2c80, L_0x5e08a8cc2c80, L_0x5e08a8cc2c80, L_0x5e08a8cc2c80;
LS_0x5e08a8cc2da0_0_8 .concat [ 1 1 1 1], L_0x5e08a8cc2c80, L_0x5e08a8cc2c80, L_0x5e08a8cc2c80, L_0x5e08a8cc2c80;
LS_0x5e08a8cc2da0_0_12 .concat [ 1 1 1 1], L_0x5e08a8cc2c80, L_0x5e08a8cc2c80, L_0x5e08a8cc2c80, L_0x5e08a8cc2c80;
L_0x5e08a8cc2da0 .concat [ 4 4 4 4], LS_0x5e08a8cc2da0_0_0, LS_0x5e08a8cc2da0_0_4, LS_0x5e08a8cc2da0_0_8, LS_0x5e08a8cc2da0_0_12;
L_0x5e08a8cc31c0 .concat [ 16 16 0 0], L_0x5e08a8cc2b10, L_0x5e08a8cc2da0;
L_0x5e08a8cc32a0 .arith/sum 32, v0x5e08a8ca3750_0, L_0x5e08a8cc31c0;
S_0x5e08a8ca4530 .scope generate, "gen_col[1]" "gen_col[1]" 5 66, 5 66 0, S_0x5e08a8ca2730;
 .timescale 0 0;
P_0x5e08a8ca4700 .param/l "c" 0 5 66, +C4<01>;
L_0x5e08a8cc43a0 .functor BUFZ 8, L_0x5e08a8c2cdf0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8ca47c0 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8ca4530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8ca49a0 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8ca49e0 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8ca4a20 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8cc4130 .functor BUFZ 32, v0x5e08a8ca5280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8ca4cc0_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8cc3780;  1 drivers
v0x5e08a8ca4dc0_0 .net *"_ivl_10", 31 0, L_0x5e08a8cc3ef0;  1 drivers
v0x5e08a8ca4ea0_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8cc3820;  1 drivers
v0x5e08a8ca4f90_0 .net *"_ivl_7", 0 0, L_0x5e08a8cc39b0;  1 drivers
v0x5e08a8ca5070_0 .net *"_ivl_8", 15 0, L_0x5e08a8cc3ad0;  1 drivers
v0x5e08a8ca51a0_0 .net/s "acc_out", 31 0, L_0x5e08a8cc4130;  alias, 1 drivers
v0x5e08a8ca5280_0 .var/s "acc_reg", 31 0;
v0x5e08a8ca5360_0 .net "acc_valid", 0 0, v0x5e08a8ca5be0_0;  alias, 1 drivers
v0x5e08a8ca5420_0 .net/s "add_result", 31 0, L_0x5e08a8cc3fd0;  1 drivers
v0x5e08a8ca5500_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8ca55a0_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8ca5670_0 .net/s "data_in", 7 0, v0x5e08a8ca3d10_0;  alias, 1 drivers
v0x5e08a8ca5740_0 .net/s "data_out", 7 0, v0x5e08a8ca57e0_0;  alias, 1 drivers
v0x5e08a8ca57e0_0 .var/s "data_reg", 7 0;
v0x5e08a8ca58c0_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8ca5990_0 .net "load_weight", 0 0, L_0x5e08a8cc4300;  1 drivers
v0x5e08a8ca5a30_0 .net/s "mult_result", 15 0, L_0x5e08a8cc38c0;  1 drivers
v0x5e08a8ca5b10_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8ca5be0_0 .var "valid_reg", 0 0;
v0x5e08a8ca5c80_0 .net/s "weight_in", 7 0, L_0x5e08a8c2cdf0;  alias, 1 drivers
v0x5e08a8ca5d60_0 .var/s "weight_reg", 7 0;
L_0x5e08a8cc3780 .extend/s 16, v0x5e08a8ca3d10_0;
L_0x5e08a8cc3820 .extend/s 16, v0x5e08a8ca5d60_0;
L_0x5e08a8cc38c0 .arith/mult 16, L_0x5e08a8cc3780, L_0x5e08a8cc3820;
L_0x5e08a8cc39b0 .part L_0x5e08a8cc38c0, 15, 1;
LS_0x5e08a8cc3ad0_0_0 .concat [ 1 1 1 1], L_0x5e08a8cc39b0, L_0x5e08a8cc39b0, L_0x5e08a8cc39b0, L_0x5e08a8cc39b0;
LS_0x5e08a8cc3ad0_0_4 .concat [ 1 1 1 1], L_0x5e08a8cc39b0, L_0x5e08a8cc39b0, L_0x5e08a8cc39b0, L_0x5e08a8cc39b0;
LS_0x5e08a8cc3ad0_0_8 .concat [ 1 1 1 1], L_0x5e08a8cc39b0, L_0x5e08a8cc39b0, L_0x5e08a8cc39b0, L_0x5e08a8cc39b0;
LS_0x5e08a8cc3ad0_0_12 .concat [ 1 1 1 1], L_0x5e08a8cc39b0, L_0x5e08a8cc39b0, L_0x5e08a8cc39b0, L_0x5e08a8cc39b0;
L_0x5e08a8cc3ad0 .concat [ 4 4 4 4], LS_0x5e08a8cc3ad0_0_0, LS_0x5e08a8cc3ad0_0_4, LS_0x5e08a8cc3ad0_0_8, LS_0x5e08a8cc3ad0_0_12;
L_0x5e08a8cc3ef0 .concat [ 16 16 0 0], L_0x5e08a8cc38c0, L_0x5e08a8cc3ad0;
L_0x5e08a8cc3fd0 .arith/sum 32, v0x5e08a8ca5280_0, L_0x5e08a8cc3ef0;
S_0x5e08a8ca5fe0 .scope generate, "gen_col[2]" "gen_col[2]" 5 66, 5 66 0, S_0x5e08a8ca2730;
 .timescale 0 0;
P_0x5e08a8ca61c0 .param/l "c" 0 5 66, +C4<010>;
L_0x5e08a8cc50b0 .functor BUFZ 8, L_0x5e08a8c90a50, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8ca6280 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8ca5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8ca6460 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8ca64a0 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8ca64e0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8cc4e40 .functor BUFZ 32, v0x5e08a8ca6d70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8ca67b0_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8cc4460;  1 drivers
v0x5e08a8ca68b0_0 .net *"_ivl_10", 31 0, L_0x5e08a8cc4c00;  1 drivers
v0x5e08a8ca6990_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8cc4500;  1 drivers
v0x5e08a8ca6a80_0 .net *"_ivl_7", 0 0, L_0x5e08a8cc46c0;  1 drivers
v0x5e08a8ca6b60_0 .net *"_ivl_8", 15 0, L_0x5e08a8cc47e0;  1 drivers
v0x5e08a8ca6c90_0 .net/s "acc_out", 31 0, L_0x5e08a8cc4e40;  alias, 1 drivers
v0x5e08a8ca6d70_0 .var/s "acc_reg", 31 0;
v0x5e08a8ca6e50_0 .net "acc_valid", 0 0, v0x5e08a8ca7870_0;  alias, 1 drivers
v0x5e08a8ca6f10_0 .net/s "add_result", 31 0, L_0x5e08a8cc4ce0;  1 drivers
v0x5e08a8ca6ff0_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8ca7090_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8ca7180_0 .net/s "data_in", 7 0, v0x5e08a8ca57e0_0;  alias, 1 drivers
v0x5e08a8ca7240_0 .net/s "data_out", 7 0, v0x5e08a8ca7300_0;  alias, 1 drivers
v0x5e08a8ca7300_0 .var/s "data_reg", 7 0;
v0x5e08a8ca73e0_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8ca74d0_0 .net "load_weight", 0 0, L_0x5e08a8cc5010;  1 drivers
v0x5e08a8ca7590_0 .net/s "mult_result", 15 0, L_0x5e08a8cc45a0;  1 drivers
v0x5e08a8ca7780_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8ca7870_0 .var "valid_reg", 0 0;
v0x5e08a8ca7930_0 .net/s "weight_in", 7 0, L_0x5e08a8c90a50;  alias, 1 drivers
v0x5e08a8ca7a10_0 .var/s "weight_reg", 7 0;
L_0x5e08a8cc4460 .extend/s 16, v0x5e08a8ca57e0_0;
L_0x5e08a8cc4500 .extend/s 16, v0x5e08a8ca7a10_0;
L_0x5e08a8cc45a0 .arith/mult 16, L_0x5e08a8cc4460, L_0x5e08a8cc4500;
L_0x5e08a8cc46c0 .part L_0x5e08a8cc45a0, 15, 1;
LS_0x5e08a8cc47e0_0_0 .concat [ 1 1 1 1], L_0x5e08a8cc46c0, L_0x5e08a8cc46c0, L_0x5e08a8cc46c0, L_0x5e08a8cc46c0;
LS_0x5e08a8cc47e0_0_4 .concat [ 1 1 1 1], L_0x5e08a8cc46c0, L_0x5e08a8cc46c0, L_0x5e08a8cc46c0, L_0x5e08a8cc46c0;
LS_0x5e08a8cc47e0_0_8 .concat [ 1 1 1 1], L_0x5e08a8cc46c0, L_0x5e08a8cc46c0, L_0x5e08a8cc46c0, L_0x5e08a8cc46c0;
LS_0x5e08a8cc47e0_0_12 .concat [ 1 1 1 1], L_0x5e08a8cc46c0, L_0x5e08a8cc46c0, L_0x5e08a8cc46c0, L_0x5e08a8cc46c0;
L_0x5e08a8cc47e0 .concat [ 4 4 4 4], LS_0x5e08a8cc47e0_0_0, LS_0x5e08a8cc47e0_0_4, LS_0x5e08a8cc47e0_0_8, LS_0x5e08a8cc47e0_0_12;
L_0x5e08a8cc4c00 .concat [ 16 16 0 0], L_0x5e08a8cc45a0, L_0x5e08a8cc47e0;
L_0x5e08a8cc4ce0 .arith/sum 32, v0x5e08a8ca6d70_0, L_0x5e08a8cc4c00;
S_0x5e08a8ca7c90 .scope generate, "gen_col[3]" "gen_col[3]" 5 66, 5 66 0, S_0x5e08a8ca2730;
 .timescale 0 0;
P_0x5e08a8ca7e90 .param/l "c" 0 5 66, +C4<011>;
L_0x5e08a8cc5e80 .functor BUFZ 8, L_0x5e08a8cc2860, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8ca7f70 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8ca7c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8ca8150 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8ca8190 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8ca81d0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8cc5ad0 .functor BUFZ 8, v0x5e08a8ca8ee0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5e08a8cc5be0 .functor BUFZ 32, v0x5e08a8ca89a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8ca8410_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8cc5120;  1 drivers
v0x5e08a8ca8510_0 .net *"_ivl_10", 31 0, L_0x5e08a8cc5950;  1 drivers
v0x5e08a8ca85f0_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8cc5250;  1 drivers
v0x5e08a8ca86b0_0 .net *"_ivl_7", 0 0, L_0x5e08a8cc5410;  1 drivers
v0x5e08a8ca8790_0 .net *"_ivl_8", 15 0, L_0x5e08a8cc5530;  1 drivers
v0x5e08a8ca88c0_0 .net/s "acc_out", 31 0, L_0x5e08a8cc5be0;  alias, 1 drivers
v0x5e08a8ca89a0_0 .var/s "acc_reg", 31 0;
v0x5e08a8ca8a80_0 .net "acc_valid", 0 0, v0x5e08a8ca93b0_0;  alias, 1 drivers
v0x5e08a8ca8b40_0 .net/s "add_result", 31 0, L_0x5e08a8cc5a30;  1 drivers
v0x5e08a8ca8c20_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8ca8cc0_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8ca8d60_0 .net/s "data_in", 7 0, v0x5e08a8ca7300_0;  alias, 1 drivers
v0x5e08a8ca8e20_0 .net/s "data_out", 7 0, L_0x5e08a8cc5ad0;  alias, 1 drivers
v0x5e08a8ca8ee0_0 .var/s "data_reg", 7 0;
v0x5e08a8ca8fc0_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8ca9060_0 .net "load_weight", 0 0, L_0x5e08a8cc5db0;  1 drivers
v0x5e08a8ca9120_0 .net/s "mult_result", 15 0, L_0x5e08a8cc52f0;  1 drivers
v0x5e08a8ca9310_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8ca93b0_0 .var "valid_reg", 0 0;
v0x5e08a8ca9470_0 .net/s "weight_in", 7 0, L_0x5e08a8cc2860;  alias, 1 drivers
v0x5e08a8ca9550_0 .var/s "weight_reg", 7 0;
L_0x5e08a8cc5120 .extend/s 16, v0x5e08a8ca7300_0;
L_0x5e08a8cc5250 .extend/s 16, v0x5e08a8ca9550_0;
L_0x5e08a8cc52f0 .arith/mult 16, L_0x5e08a8cc5120, L_0x5e08a8cc5250;
L_0x5e08a8cc5410 .part L_0x5e08a8cc52f0, 15, 1;
LS_0x5e08a8cc5530_0_0 .concat [ 1 1 1 1], L_0x5e08a8cc5410, L_0x5e08a8cc5410, L_0x5e08a8cc5410, L_0x5e08a8cc5410;
LS_0x5e08a8cc5530_0_4 .concat [ 1 1 1 1], L_0x5e08a8cc5410, L_0x5e08a8cc5410, L_0x5e08a8cc5410, L_0x5e08a8cc5410;
LS_0x5e08a8cc5530_0_8 .concat [ 1 1 1 1], L_0x5e08a8cc5410, L_0x5e08a8cc5410, L_0x5e08a8cc5410, L_0x5e08a8cc5410;
LS_0x5e08a8cc5530_0_12 .concat [ 1 1 1 1], L_0x5e08a8cc5410, L_0x5e08a8cc5410, L_0x5e08a8cc5410, L_0x5e08a8cc5410;
L_0x5e08a8cc5530 .concat [ 4 4 4 4], LS_0x5e08a8cc5530_0_0, LS_0x5e08a8cc5530_0_4, LS_0x5e08a8cc5530_0_8, LS_0x5e08a8cc5530_0_12;
L_0x5e08a8cc5950 .concat [ 16 16 0 0], L_0x5e08a8cc52f0, L_0x5e08a8cc5530;
L_0x5e08a8cc5a30 .arith/sum 32, v0x5e08a8ca89a0_0, L_0x5e08a8cc5950;
S_0x5e08a8ca97d0 .scope generate, "gen_row[1]" "gen_row[1]" 5 65, 5 65 0, S_0x5e08a8ca1620;
 .timescale 0 0;
P_0x5e08a8ca9980 .param/l "r" 0 5 65, +C4<01>;
S_0x5e08a8ca9a60 .scope generate, "gen_col[0]" "gen_col[0]" 5 66, 5 66 0, S_0x5e08a8ca97d0;
 .timescale 0 0;
P_0x5e08a8ca9c60 .param/l "c" 0 5 66, +C4<00>;
L_0x5e08a8cc6b20 .functor BUFZ 8, L_0x5e08a8cc36c0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8ca9d40 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8ca9a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8ca9f20 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8ca9f60 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8ca9fa0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8cc68b0 .functor BUFZ 32, v0x5e08a8caa830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8caa270_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8cc5f40;  1 drivers
v0x5e08a8caa370_0 .net *"_ivl_10", 31 0, L_0x5e08a8cc6670;  1 drivers
v0x5e08a8caa450_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8cc5fe0;  1 drivers
v0x5e08a8caa540_0 .net *"_ivl_7", 0 0, L_0x5e08a8cc61c0;  1 drivers
v0x5e08a8caa620_0 .net *"_ivl_8", 15 0, L_0x5e08a8cc62e0;  1 drivers
v0x5e08a8caa750_0 .net/s "acc_out", 31 0, L_0x5e08a8cc68b0;  alias, 1 drivers
v0x5e08a8caa830_0 .var/s "acc_reg", 31 0;
v0x5e08a8caa910_0 .net "acc_valid", 0 0, v0x5e08a8cab3a0_0;  alias, 1 drivers
v0x5e08a8caa9d0_0 .net/s "add_result", 31 0, L_0x5e08a8cc6750;  1 drivers
v0x5e08a8caaab0_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8caab50_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8caac80_0 .net/s "data_in", 7 0, L_0x5e08a8c441b0;  alias, 1 drivers
v0x5e08a8caad60_0 .net/s "data_out", 7 0, v0x5e08a8caae40_0;  alias, 1 drivers
v0x5e08a8caae40_0 .var/s "data_reg", 7 0;
v0x5e08a8caaf20_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8cab050_0 .net "load_weight", 0 0, L_0x5e08a8cc6a80;  1 drivers
v0x5e08a8cab110_0 .net/s "mult_result", 15 0, L_0x5e08a8cc6080;  1 drivers
v0x5e08a8cab300_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8cab3a0_0 .var "valid_reg", 0 0;
v0x5e08a8cab460_0 .net/s "weight_in", 7 0, L_0x5e08a8cc36c0;  alias, 1 drivers
v0x5e08a8cab540_0 .var/s "weight_reg", 7 0;
L_0x5e08a8cc5f40 .extend/s 16, L_0x5e08a8c441b0;
L_0x5e08a8cc5fe0 .extend/s 16, v0x5e08a8cab540_0;
L_0x5e08a8cc6080 .arith/mult 16, L_0x5e08a8cc5f40, L_0x5e08a8cc5fe0;
L_0x5e08a8cc61c0 .part L_0x5e08a8cc6080, 15, 1;
LS_0x5e08a8cc62e0_0_0 .concat [ 1 1 1 1], L_0x5e08a8cc61c0, L_0x5e08a8cc61c0, L_0x5e08a8cc61c0, L_0x5e08a8cc61c0;
LS_0x5e08a8cc62e0_0_4 .concat [ 1 1 1 1], L_0x5e08a8cc61c0, L_0x5e08a8cc61c0, L_0x5e08a8cc61c0, L_0x5e08a8cc61c0;
LS_0x5e08a8cc62e0_0_8 .concat [ 1 1 1 1], L_0x5e08a8cc61c0, L_0x5e08a8cc61c0, L_0x5e08a8cc61c0, L_0x5e08a8cc61c0;
LS_0x5e08a8cc62e0_0_12 .concat [ 1 1 1 1], L_0x5e08a8cc61c0, L_0x5e08a8cc61c0, L_0x5e08a8cc61c0, L_0x5e08a8cc61c0;
L_0x5e08a8cc62e0 .concat [ 4 4 4 4], LS_0x5e08a8cc62e0_0_0, LS_0x5e08a8cc62e0_0_4, LS_0x5e08a8cc62e0_0_8, LS_0x5e08a8cc62e0_0_12;
L_0x5e08a8cc6670 .concat [ 16 16 0 0], L_0x5e08a8cc6080, L_0x5e08a8cc62e0;
L_0x5e08a8cc6750 .arith/sum 32, v0x5e08a8caa830_0, L_0x5e08a8cc6670;
S_0x5e08a8cab7c0 .scope generate, "gen_col[1]" "gen_col[1]" 5 66, 5 66 0, S_0x5e08a8ca97d0;
 .timescale 0 0;
P_0x5e08a8ca7480 .param/l "c" 0 5 66, +C4<01>;
L_0x5e08a8cc7870 .functor BUFZ 8, L_0x5e08a8cc43a0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8caba00 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8cab7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8cabb90 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8cabbd0 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8cabc10 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8cc75c0 .functor BUFZ 32, v0x5e08a8cac4b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8cabf40_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8cc6be0;  1 drivers
v0x5e08a8cac040_0 .net *"_ivl_10", 31 0, L_0x5e08a8cc7380;  1 drivers
v0x5e08a8cac120_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8cc6c80;  1 drivers
v0x5e08a8cac210_0 .net *"_ivl_7", 0 0, L_0x5e08a8cc6e40;  1 drivers
v0x5e08a8cac2f0_0 .net *"_ivl_8", 15 0, L_0x5e08a8cc6f60;  1 drivers
v0x5e08a8cac3d0_0 .net/s "acc_out", 31 0, L_0x5e08a8cc75c0;  alias, 1 drivers
v0x5e08a8cac4b0_0 .var/s "acc_reg", 31 0;
v0x5e08a8cac590_0 .net "acc_valid", 0 0, v0x5e08a8cacec0_0;  alias, 1 drivers
v0x5e08a8cac650_0 .net/s "add_result", 31 0, L_0x5e08a8cc7460;  1 drivers
v0x5e08a8cac730_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8cac7d0_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8cac870_0 .net/s "data_in", 7 0, v0x5e08a8caae40_0;  alias, 1 drivers
v0x5e08a8cac930_0 .net/s "data_out", 7 0, v0x5e08a8cac9f0_0;  alias, 1 drivers
v0x5e08a8cac9f0_0 .var/s "data_reg", 7 0;
v0x5e08a8cacad0_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8cacb70_0 .net "load_weight", 0 0, L_0x5e08a8cc7790;  1 drivers
v0x5e08a8cacc30_0 .net/s "mult_result", 15 0, L_0x5e08a8cc6d20;  1 drivers
v0x5e08a8cace20_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8cacec0_0 .var "valid_reg", 0 0;
v0x5e08a8cacf80_0 .net/s "weight_in", 7 0, L_0x5e08a8cc43a0;  alias, 1 drivers
v0x5e08a8cad060_0 .var/s "weight_reg", 7 0;
L_0x5e08a8cc6be0 .extend/s 16, v0x5e08a8caae40_0;
L_0x5e08a8cc6c80 .extend/s 16, v0x5e08a8cad060_0;
L_0x5e08a8cc6d20 .arith/mult 16, L_0x5e08a8cc6be0, L_0x5e08a8cc6c80;
L_0x5e08a8cc6e40 .part L_0x5e08a8cc6d20, 15, 1;
LS_0x5e08a8cc6f60_0_0 .concat [ 1 1 1 1], L_0x5e08a8cc6e40, L_0x5e08a8cc6e40, L_0x5e08a8cc6e40, L_0x5e08a8cc6e40;
LS_0x5e08a8cc6f60_0_4 .concat [ 1 1 1 1], L_0x5e08a8cc6e40, L_0x5e08a8cc6e40, L_0x5e08a8cc6e40, L_0x5e08a8cc6e40;
LS_0x5e08a8cc6f60_0_8 .concat [ 1 1 1 1], L_0x5e08a8cc6e40, L_0x5e08a8cc6e40, L_0x5e08a8cc6e40, L_0x5e08a8cc6e40;
LS_0x5e08a8cc6f60_0_12 .concat [ 1 1 1 1], L_0x5e08a8cc6e40, L_0x5e08a8cc6e40, L_0x5e08a8cc6e40, L_0x5e08a8cc6e40;
L_0x5e08a8cc6f60 .concat [ 4 4 4 4], LS_0x5e08a8cc6f60_0_0, LS_0x5e08a8cc6f60_0_4, LS_0x5e08a8cc6f60_0_8, LS_0x5e08a8cc6f60_0_12;
L_0x5e08a8cc7380 .concat [ 16 16 0 0], L_0x5e08a8cc6d20, L_0x5e08a8cc6f60;
L_0x5e08a8cc7460 .arith/sum 32, v0x5e08a8cac4b0_0, L_0x5e08a8cc7380;
S_0x5e08a8cad2e0 .scope generate, "gen_col[2]" "gen_col[2]" 5 66, 5 66 0, S_0x5e08a8ca97d0;
 .timescale 0 0;
P_0x5e08a8caa6c0 .param/l "c" 0 5 66, +C4<010>;
L_0x5e08a8cc8550 .functor BUFZ 8, L_0x5e08a8cc50b0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8cad530 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8cad2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8cad710 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8cad750 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8cad790 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8cc82e0 .functor BUFZ 32, v0x5e08a8cae020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8cada60_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8cc7930;  1 drivers
v0x5e08a8cadb60_0 .net *"_ivl_10", 31 0, L_0x5e08a8cc80a0;  1 drivers
v0x5e08a8cadc40_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8cc79d0;  1 drivers
v0x5e08a8cadd30_0 .net *"_ivl_7", 0 0, L_0x5e08a8cc7b60;  1 drivers
v0x5e08a8cade10_0 .net *"_ivl_8", 15 0, L_0x5e08a8cc7c80;  1 drivers
v0x5e08a8cadf40_0 .net/s "acc_out", 31 0, L_0x5e08a8cc82e0;  alias, 1 drivers
v0x5e08a8cae020_0 .var/s "acc_reg", 31 0;
v0x5e08a8cae100_0 .net "acc_valid", 0 0, v0x5e08a8caea30_0;  alias, 1 drivers
v0x5e08a8cae1c0_0 .net/s "add_result", 31 0, L_0x5e08a8cc8180;  1 drivers
v0x5e08a8cae2a0_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8cae340_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8cae3e0_0 .net/s "data_in", 7 0, v0x5e08a8cac9f0_0;  alias, 1 drivers
v0x5e08a8cae4a0_0 .net/s "data_out", 7 0, v0x5e08a8cae560_0;  alias, 1 drivers
v0x5e08a8cae560_0 .var/s "data_reg", 7 0;
v0x5e08a8cae640_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8cae6e0_0 .net "load_weight", 0 0, L_0x5e08a8cc84b0;  1 drivers
v0x5e08a8cae7a0_0 .net/s "mult_result", 15 0, L_0x5e08a8cc7a70;  1 drivers
v0x5e08a8cae990_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8caea30_0 .var "valid_reg", 0 0;
v0x5e08a8caeaf0_0 .net/s "weight_in", 7 0, L_0x5e08a8cc50b0;  alias, 1 drivers
v0x5e08a8caebd0_0 .var/s "weight_reg", 7 0;
L_0x5e08a8cc7930 .extend/s 16, v0x5e08a8cac9f0_0;
L_0x5e08a8cc79d0 .extend/s 16, v0x5e08a8caebd0_0;
L_0x5e08a8cc7a70 .arith/mult 16, L_0x5e08a8cc7930, L_0x5e08a8cc79d0;
L_0x5e08a8cc7b60 .part L_0x5e08a8cc7a70, 15, 1;
LS_0x5e08a8cc7c80_0_0 .concat [ 1 1 1 1], L_0x5e08a8cc7b60, L_0x5e08a8cc7b60, L_0x5e08a8cc7b60, L_0x5e08a8cc7b60;
LS_0x5e08a8cc7c80_0_4 .concat [ 1 1 1 1], L_0x5e08a8cc7b60, L_0x5e08a8cc7b60, L_0x5e08a8cc7b60, L_0x5e08a8cc7b60;
LS_0x5e08a8cc7c80_0_8 .concat [ 1 1 1 1], L_0x5e08a8cc7b60, L_0x5e08a8cc7b60, L_0x5e08a8cc7b60, L_0x5e08a8cc7b60;
LS_0x5e08a8cc7c80_0_12 .concat [ 1 1 1 1], L_0x5e08a8cc7b60, L_0x5e08a8cc7b60, L_0x5e08a8cc7b60, L_0x5e08a8cc7b60;
L_0x5e08a8cc7c80 .concat [ 4 4 4 4], LS_0x5e08a8cc7c80_0_0, LS_0x5e08a8cc7c80_0_4, LS_0x5e08a8cc7c80_0_8, LS_0x5e08a8cc7c80_0_12;
L_0x5e08a8cc80a0 .concat [ 16 16 0 0], L_0x5e08a8cc7a70, L_0x5e08a8cc7c80;
L_0x5e08a8cc8180 .arith/sum 32, v0x5e08a8cae020_0, L_0x5e08a8cc80a0;
S_0x5e08a8caee50 .scope generate, "gen_col[3]" "gen_col[3]" 5 66, 5 66 0, S_0x5e08a8ca97d0;
 .timescale 0 0;
P_0x5e08a8caf000 .param/l "c" 0 5 66, +C4<011>;
L_0x5e08a8cc9270 .functor BUFZ 8, L_0x5e08a8cc5e80, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8caf0e0 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8caee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8caf2c0 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8caf300 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8caf340 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8cc8ea0 .functor BUFZ 8, v0x5e08a8cb0110_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5e08a8cc8fb0 .functor BUFZ 32, v0x5e08a8cafbd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8caf610_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8cc8610;  1 drivers
v0x5e08a8caf710_0 .net *"_ivl_10", 31 0, L_0x5e08a8cc8d20;  1 drivers
v0x5e08a8caf7f0_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8cc86b0;  1 drivers
v0x5e08a8caf8e0_0 .net *"_ivl_7", 0 0, L_0x5e08a8cc8870;  1 drivers
v0x5e08a8caf9c0_0 .net *"_ivl_8", 15 0, L_0x5e08a8cc8990;  1 drivers
v0x5e08a8cafaf0_0 .net/s "acc_out", 31 0, L_0x5e08a8cc8fb0;  alias, 1 drivers
v0x5e08a8cafbd0_0 .var/s "acc_reg", 31 0;
v0x5e08a8cafcb0_0 .net "acc_valid", 0 0, v0x5e08a8cb05e0_0;  alias, 1 drivers
v0x5e08a8cafd70_0 .net/s "add_result", 31 0, L_0x5e08a8cc8e00;  1 drivers
v0x5e08a8cafe50_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8cafef0_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8caff90_0 .net/s "data_in", 7 0, v0x5e08a8cae560_0;  alias, 1 drivers
v0x5e08a8cb0050_0 .net/s "data_out", 7 0, L_0x5e08a8cc8ea0;  alias, 1 drivers
v0x5e08a8cb0110_0 .var/s "data_reg", 7 0;
v0x5e08a8cb01f0_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8cb0290_0 .net "load_weight", 0 0, L_0x5e08a8cc9180;  1 drivers
v0x5e08a8cb0350_0 .net/s "mult_result", 15 0, L_0x5e08a8cc8750;  1 drivers
v0x5e08a8cb0540_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8cb05e0_0 .var "valid_reg", 0 0;
v0x5e08a8cb06a0_0 .net/s "weight_in", 7 0, L_0x5e08a8cc5e80;  alias, 1 drivers
v0x5e08a8cb0780_0 .var/s "weight_reg", 7 0;
L_0x5e08a8cc8610 .extend/s 16, v0x5e08a8cae560_0;
L_0x5e08a8cc86b0 .extend/s 16, v0x5e08a8cb0780_0;
L_0x5e08a8cc8750 .arith/mult 16, L_0x5e08a8cc8610, L_0x5e08a8cc86b0;
L_0x5e08a8cc8870 .part L_0x5e08a8cc8750, 15, 1;
LS_0x5e08a8cc8990_0_0 .concat [ 1 1 1 1], L_0x5e08a8cc8870, L_0x5e08a8cc8870, L_0x5e08a8cc8870, L_0x5e08a8cc8870;
LS_0x5e08a8cc8990_0_4 .concat [ 1 1 1 1], L_0x5e08a8cc8870, L_0x5e08a8cc8870, L_0x5e08a8cc8870, L_0x5e08a8cc8870;
LS_0x5e08a8cc8990_0_8 .concat [ 1 1 1 1], L_0x5e08a8cc8870, L_0x5e08a8cc8870, L_0x5e08a8cc8870, L_0x5e08a8cc8870;
LS_0x5e08a8cc8990_0_12 .concat [ 1 1 1 1], L_0x5e08a8cc8870, L_0x5e08a8cc8870, L_0x5e08a8cc8870, L_0x5e08a8cc8870;
L_0x5e08a8cc8990 .concat [ 4 4 4 4], LS_0x5e08a8cc8990_0_0, LS_0x5e08a8cc8990_0_4, LS_0x5e08a8cc8990_0_8, LS_0x5e08a8cc8990_0_12;
L_0x5e08a8cc8d20 .concat [ 16 16 0 0], L_0x5e08a8cc8750, L_0x5e08a8cc8990;
L_0x5e08a8cc8e00 .arith/sum 32, v0x5e08a8cafbd0_0, L_0x5e08a8cc8d20;
S_0x5e08a8cb0a00 .scope generate, "gen_row[2]" "gen_row[2]" 5 65, 5 65 0, S_0x5e08a8ca1620;
 .timescale 0 0;
P_0x5e08a8cb0bb0 .param/l "r" 0 5 65, +C4<010>;
S_0x5e08a8cb0c90 .scope generate, "gen_col[0]" "gen_col[0]" 5 66, 5 66 0, S_0x5e08a8cb0a00;
 .timescale 0 0;
P_0x5e08a8cb0e90 .param/l "c" 0 5 66, +C4<00>;
L_0x5e08a8cc9f10 .functor BUFZ 8, L_0x5e08a8cc6b20, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8cb0f70 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8cb0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8cb1150 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8cb1190 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8cb11d0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8cc9ca0 .functor BUFZ 32, v0x5e08a8cb1a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8cb14a0_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8cc9330;  1 drivers
v0x5e08a8cb15a0_0 .net *"_ivl_10", 31 0, L_0x5e08a8cc9a60;  1 drivers
v0x5e08a8cb1680_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8cc93d0;  1 drivers
v0x5e08a8cb1770_0 .net *"_ivl_7", 0 0, L_0x5e08a8cc95b0;  1 drivers
v0x5e08a8cb1850_0 .net *"_ivl_8", 15 0, L_0x5e08a8cc96d0;  1 drivers
v0x5e08a8cb1980_0 .net/s "acc_out", 31 0, L_0x5e08a8cc9ca0;  alias, 1 drivers
v0x5e08a8cb1a60_0 .var/s "acc_reg", 31 0;
v0x5e08a8cb1b40_0 .net "acc_valid", 0 0, v0x5e08a8cb28f0_0;  alias, 1 drivers
v0x5e08a8cb1c00_0 .net/s "add_result", 31 0, L_0x5e08a8cc9b40;  1 drivers
v0x5e08a8cb1ce0_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8cb1e90_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8cb2040_0 .net/s "data_in", 7 0, L_0x5e08a8c3e4c0;  alias, 1 drivers
v0x5e08a8cb2120_0 .net/s "data_out", 7 0, v0x5e08a8cb2200_0;  alias, 1 drivers
v0x5e08a8cb2200_0 .var/s "data_reg", 7 0;
v0x5e08a8cb22e0_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8cb2490_0 .net "load_weight", 0 0, L_0x5e08a8cc9e70;  1 drivers
v0x5e08a8cb2550_0 .net/s "mult_result", 15 0, L_0x5e08a8cc9470;  1 drivers
v0x5e08a8cb2740_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8cb28f0_0 .var "valid_reg", 0 0;
v0x5e08a8cb29b0_0 .net/s "weight_in", 7 0, L_0x5e08a8cc6b20;  alias, 1 drivers
v0x5e08a8cb2a90_0 .var/s "weight_reg", 7 0;
L_0x5e08a8cc9330 .extend/s 16, L_0x5e08a8c3e4c0;
L_0x5e08a8cc93d0 .extend/s 16, v0x5e08a8cb2a90_0;
L_0x5e08a8cc9470 .arith/mult 16, L_0x5e08a8cc9330, L_0x5e08a8cc93d0;
L_0x5e08a8cc95b0 .part L_0x5e08a8cc9470, 15, 1;
LS_0x5e08a8cc96d0_0_0 .concat [ 1 1 1 1], L_0x5e08a8cc95b0, L_0x5e08a8cc95b0, L_0x5e08a8cc95b0, L_0x5e08a8cc95b0;
LS_0x5e08a8cc96d0_0_4 .concat [ 1 1 1 1], L_0x5e08a8cc95b0, L_0x5e08a8cc95b0, L_0x5e08a8cc95b0, L_0x5e08a8cc95b0;
LS_0x5e08a8cc96d0_0_8 .concat [ 1 1 1 1], L_0x5e08a8cc95b0, L_0x5e08a8cc95b0, L_0x5e08a8cc95b0, L_0x5e08a8cc95b0;
LS_0x5e08a8cc96d0_0_12 .concat [ 1 1 1 1], L_0x5e08a8cc95b0, L_0x5e08a8cc95b0, L_0x5e08a8cc95b0, L_0x5e08a8cc95b0;
L_0x5e08a8cc96d0 .concat [ 4 4 4 4], LS_0x5e08a8cc96d0_0_0, LS_0x5e08a8cc96d0_0_4, LS_0x5e08a8cc96d0_0_8, LS_0x5e08a8cc96d0_0_12;
L_0x5e08a8cc9a60 .concat [ 16 16 0 0], L_0x5e08a8cc9470, L_0x5e08a8cc96d0;
L_0x5e08a8cc9b40 .arith/sum 32, v0x5e08a8cb1a60_0, L_0x5e08a8cc9a60;
S_0x5e08a8cb2d10 .scope generate, "gen_col[1]" "gen_col[1]" 5 66, 5 66 0, S_0x5e08a8cb0a00;
 .timescale 0 0;
P_0x5e08a8cb2ee0 .param/l "c" 0 5 66, +C4<01>;
L_0x5e08a8ccac80 .functor BUFZ 8, L_0x5e08a8cc7870, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8cb2fa0 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8cb2d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8cb3180 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8cb31c0 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8cb3200 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8cca9b0 .functor BUFZ 32, v0x5e08a8cb3a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8cb34a0_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8cc9fd0;  1 drivers
v0x5e08a8cb35a0_0 .net *"_ivl_10", 31 0, L_0x5e08a8cca770;  1 drivers
v0x5e08a8cb3680_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8cca070;  1 drivers
v0x5e08a8cb3770_0 .net *"_ivl_7", 0 0, L_0x5e08a8cca230;  1 drivers
v0x5e08a8cb3850_0 .net *"_ivl_8", 15 0, L_0x5e08a8cca350;  1 drivers
v0x5e08a8cb3980_0 .net/s "acc_out", 31 0, L_0x5e08a8cca9b0;  alias, 1 drivers
v0x5e08a8cb3a60_0 .var/s "acc_reg", 31 0;
v0x5e08a8cb3b40_0 .net "acc_valid", 0 0, v0x5e08a8cb4470_0;  alias, 1 drivers
v0x5e08a8cb3c00_0 .net/s "add_result", 31 0, L_0x5e08a8cca850;  1 drivers
v0x5e08a8cb3ce0_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8cb3d80_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8cb3e20_0 .net/s "data_in", 7 0, v0x5e08a8cb2200_0;  alias, 1 drivers
v0x5e08a8cb3ee0_0 .net/s "data_out", 7 0, v0x5e08a8cb3fa0_0;  alias, 1 drivers
v0x5e08a8cb3fa0_0 .var/s "data_reg", 7 0;
v0x5e08a8cb4080_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8cb4120_0 .net "load_weight", 0 0, L_0x5e08a8ccab80;  1 drivers
v0x5e08a8cb41e0_0 .net/s "mult_result", 15 0, L_0x5e08a8cca110;  1 drivers
v0x5e08a8cb43d0_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8cb4470_0 .var "valid_reg", 0 0;
v0x5e08a8cb4530_0 .net/s "weight_in", 7 0, L_0x5e08a8cc7870;  alias, 1 drivers
v0x5e08a8cb4610_0 .var/s "weight_reg", 7 0;
L_0x5e08a8cc9fd0 .extend/s 16, v0x5e08a8cb2200_0;
L_0x5e08a8cca070 .extend/s 16, v0x5e08a8cb4610_0;
L_0x5e08a8cca110 .arith/mult 16, L_0x5e08a8cc9fd0, L_0x5e08a8cca070;
L_0x5e08a8cca230 .part L_0x5e08a8cca110, 15, 1;
LS_0x5e08a8cca350_0_0 .concat [ 1 1 1 1], L_0x5e08a8cca230, L_0x5e08a8cca230, L_0x5e08a8cca230, L_0x5e08a8cca230;
LS_0x5e08a8cca350_0_4 .concat [ 1 1 1 1], L_0x5e08a8cca230, L_0x5e08a8cca230, L_0x5e08a8cca230, L_0x5e08a8cca230;
LS_0x5e08a8cca350_0_8 .concat [ 1 1 1 1], L_0x5e08a8cca230, L_0x5e08a8cca230, L_0x5e08a8cca230, L_0x5e08a8cca230;
LS_0x5e08a8cca350_0_12 .concat [ 1 1 1 1], L_0x5e08a8cca230, L_0x5e08a8cca230, L_0x5e08a8cca230, L_0x5e08a8cca230;
L_0x5e08a8cca350 .concat [ 4 4 4 4], LS_0x5e08a8cca350_0_0, LS_0x5e08a8cca350_0_4, LS_0x5e08a8cca350_0_8, LS_0x5e08a8cca350_0_12;
L_0x5e08a8cca770 .concat [ 16 16 0 0], L_0x5e08a8cca110, L_0x5e08a8cca350;
L_0x5e08a8cca850 .arith/sum 32, v0x5e08a8cb3a60_0, L_0x5e08a8cca770;
S_0x5e08a8cb4890 .scope generate, "gen_col[2]" "gen_col[2]" 5 66, 5 66 0, S_0x5e08a8cb0a00;
 .timescale 0 0;
P_0x5e08a8cb4a70 .param/l "c" 0 5 66, +C4<010>;
L_0x5e08a8ccb940 .functor BUFZ 8, L_0x5e08a8cc8550, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8cb4b30 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8cb4890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8cb4d10 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8cb4d50 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8cb4d90 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8ccb6d0 .functor BUFZ 32, v0x5e08a8cb5620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8cb5060_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8ccacf0;  1 drivers
v0x5e08a8cb5160_0 .net *"_ivl_10", 31 0, L_0x5e08a8ccb490;  1 drivers
v0x5e08a8cb5240_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8ccad90;  1 drivers
v0x5e08a8cb5330_0 .net *"_ivl_7", 0 0, L_0x5e08a8ccaf50;  1 drivers
v0x5e08a8cb5410_0 .net *"_ivl_8", 15 0, L_0x5e08a8ccb070;  1 drivers
v0x5e08a8cb5540_0 .net/s "acc_out", 31 0, L_0x5e08a8ccb6d0;  alias, 1 drivers
v0x5e08a8cb5620_0 .var/s "acc_reg", 31 0;
v0x5e08a8cb5700_0 .net "acc_valid", 0 0, v0x5e08a8cb6030_0;  alias, 1 drivers
v0x5e08a8cb57c0_0 .net/s "add_result", 31 0, L_0x5e08a8ccb570;  1 drivers
v0x5e08a8cb58a0_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8cb5940_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8cb59e0_0 .net/s "data_in", 7 0, v0x5e08a8cb3fa0_0;  alias, 1 drivers
v0x5e08a8cb5aa0_0 .net/s "data_out", 7 0, v0x5e08a8cb5b60_0;  alias, 1 drivers
v0x5e08a8cb5b60_0 .var/s "data_reg", 7 0;
v0x5e08a8cb5c40_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8cb5ce0_0 .net "load_weight", 0 0, L_0x5e08a8ccb8a0;  1 drivers
v0x5e08a8cb5da0_0 .net/s "mult_result", 15 0, L_0x5e08a8ccae30;  1 drivers
v0x5e08a8cb5f90_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8cb6030_0 .var "valid_reg", 0 0;
v0x5e08a8cb60f0_0 .net/s "weight_in", 7 0, L_0x5e08a8cc8550;  alias, 1 drivers
v0x5e08a8cb61d0_0 .var/s "weight_reg", 7 0;
L_0x5e08a8ccacf0 .extend/s 16, v0x5e08a8cb3fa0_0;
L_0x5e08a8ccad90 .extend/s 16, v0x5e08a8cb61d0_0;
L_0x5e08a8ccae30 .arith/mult 16, L_0x5e08a8ccacf0, L_0x5e08a8ccad90;
L_0x5e08a8ccaf50 .part L_0x5e08a8ccae30, 15, 1;
LS_0x5e08a8ccb070_0_0 .concat [ 1 1 1 1], L_0x5e08a8ccaf50, L_0x5e08a8ccaf50, L_0x5e08a8ccaf50, L_0x5e08a8ccaf50;
LS_0x5e08a8ccb070_0_4 .concat [ 1 1 1 1], L_0x5e08a8ccaf50, L_0x5e08a8ccaf50, L_0x5e08a8ccaf50, L_0x5e08a8ccaf50;
LS_0x5e08a8ccb070_0_8 .concat [ 1 1 1 1], L_0x5e08a8ccaf50, L_0x5e08a8ccaf50, L_0x5e08a8ccaf50, L_0x5e08a8ccaf50;
LS_0x5e08a8ccb070_0_12 .concat [ 1 1 1 1], L_0x5e08a8ccaf50, L_0x5e08a8ccaf50, L_0x5e08a8ccaf50, L_0x5e08a8ccaf50;
L_0x5e08a8ccb070 .concat [ 4 4 4 4], LS_0x5e08a8ccb070_0_0, LS_0x5e08a8ccb070_0_4, LS_0x5e08a8ccb070_0_8, LS_0x5e08a8ccb070_0_12;
L_0x5e08a8ccb490 .concat [ 16 16 0 0], L_0x5e08a8ccae30, L_0x5e08a8ccb070;
L_0x5e08a8ccb570 .arith/sum 32, v0x5e08a8cb5620_0, L_0x5e08a8ccb490;
S_0x5e08a8cb6450 .scope generate, "gen_col[3]" "gen_col[3]" 5 66, 5 66 0, S_0x5e08a8cb0a00;
 .timescale 0 0;
P_0x5e08a8cb6600 .param/l "c" 0 5 66, +C4<011>;
L_0x5e08a8ccc710 .functor BUFZ 8, L_0x5e08a8cc9270, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8cb66e0 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8cb6450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8cb68c0 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8cb6900 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8cb6940 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8ccc320 .functor BUFZ 8, v0x5e08a8cb7710_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5e08a8ccc430 .functor BUFZ 32, v0x5e08a8cb71d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8cb6c10_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8ccba00;  1 drivers
v0x5e08a8cb6d10_0 .net *"_ivl_10", 31 0, L_0x5e08a8ccc1a0;  1 drivers
v0x5e08a8cb6df0_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8ccbaa0;  1 drivers
v0x5e08a8cb6ee0_0 .net *"_ivl_7", 0 0, L_0x5e08a8ccbc60;  1 drivers
v0x5e08a8cb6fc0_0 .net *"_ivl_8", 15 0, L_0x5e08a8ccbd80;  1 drivers
v0x5e08a8cb70f0_0 .net/s "acc_out", 31 0, L_0x5e08a8ccc430;  alias, 1 drivers
v0x5e08a8cb71d0_0 .var/s "acc_reg", 31 0;
v0x5e08a8cb72b0_0 .net "acc_valid", 0 0, v0x5e08a8cb7be0_0;  alias, 1 drivers
v0x5e08a8cb7370_0 .net/s "add_result", 31 0, L_0x5e08a8ccc280;  1 drivers
v0x5e08a8cb7450_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8cb74f0_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8cb7590_0 .net/s "data_in", 7 0, v0x5e08a8cb5b60_0;  alias, 1 drivers
v0x5e08a8cb7650_0 .net/s "data_out", 7 0, L_0x5e08a8ccc320;  alias, 1 drivers
v0x5e08a8cb7710_0 .var/s "data_reg", 7 0;
v0x5e08a8cb77f0_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8cb7890_0 .net "load_weight", 0 0, L_0x5e08a8ccc600;  1 drivers
v0x5e08a8cb7950_0 .net/s "mult_result", 15 0, L_0x5e08a8ccbb40;  1 drivers
v0x5e08a8cb7b40_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8cb7be0_0 .var "valid_reg", 0 0;
v0x5e08a8cb7ca0_0 .net/s "weight_in", 7 0, L_0x5e08a8cc9270;  alias, 1 drivers
v0x5e08a8cb7d80_0 .var/s "weight_reg", 7 0;
L_0x5e08a8ccba00 .extend/s 16, v0x5e08a8cb5b60_0;
L_0x5e08a8ccbaa0 .extend/s 16, v0x5e08a8cb7d80_0;
L_0x5e08a8ccbb40 .arith/mult 16, L_0x5e08a8ccba00, L_0x5e08a8ccbaa0;
L_0x5e08a8ccbc60 .part L_0x5e08a8ccbb40, 15, 1;
LS_0x5e08a8ccbd80_0_0 .concat [ 1 1 1 1], L_0x5e08a8ccbc60, L_0x5e08a8ccbc60, L_0x5e08a8ccbc60, L_0x5e08a8ccbc60;
LS_0x5e08a8ccbd80_0_4 .concat [ 1 1 1 1], L_0x5e08a8ccbc60, L_0x5e08a8ccbc60, L_0x5e08a8ccbc60, L_0x5e08a8ccbc60;
LS_0x5e08a8ccbd80_0_8 .concat [ 1 1 1 1], L_0x5e08a8ccbc60, L_0x5e08a8ccbc60, L_0x5e08a8ccbc60, L_0x5e08a8ccbc60;
LS_0x5e08a8ccbd80_0_12 .concat [ 1 1 1 1], L_0x5e08a8ccbc60, L_0x5e08a8ccbc60, L_0x5e08a8ccbc60, L_0x5e08a8ccbc60;
L_0x5e08a8ccbd80 .concat [ 4 4 4 4], LS_0x5e08a8ccbd80_0_0, LS_0x5e08a8ccbd80_0_4, LS_0x5e08a8ccbd80_0_8, LS_0x5e08a8ccbd80_0_12;
L_0x5e08a8ccc1a0 .concat [ 16 16 0 0], L_0x5e08a8ccbb40, L_0x5e08a8ccbd80;
L_0x5e08a8ccc280 .arith/sum 32, v0x5e08a8cb71d0_0, L_0x5e08a8ccc1a0;
S_0x5e08a8cb8000 .scope generate, "gen_row[3]" "gen_row[3]" 5 65, 5 65 0, S_0x5e08a8ca1620;
 .timescale 0 0;
P_0x5e08a8cb81b0 .param/l "r" 0 5 65, +C4<011>;
S_0x5e08a8cb8290 .scope generate, "gen_col[0]" "gen_col[0]" 5 66, 5 66 0, S_0x5e08a8cb8000;
 .timescale 0 0;
P_0x5e08a8cb8490 .param/l "c" 0 5 66, +C4<00>;
L_0x5e08a8ccd3b0 .functor BUFZ 8, L_0x5e08a8cc9f10, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8cb8570 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8cb8290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8cb8750 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8cb8790 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8cb87d0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8ccd140 .functor BUFZ 32, v0x5e08a8cb9060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8cb8aa0_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8ccc7d0;  1 drivers
v0x5e08a8cb8ba0_0 .net *"_ivl_10", 31 0, L_0x5e08a8cccf00;  1 drivers
v0x5e08a8cb8c80_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8ccc870;  1 drivers
v0x5e08a8cb8d70_0 .net *"_ivl_7", 0 0, L_0x5e08a8ccca50;  1 drivers
v0x5e08a8cb8e50_0 .net *"_ivl_8", 15 0, L_0x5e08a8cccb70;  1 drivers
v0x5e08a8cb8f80_0 .net/s "acc_out", 31 0, L_0x5e08a8ccd140;  alias, 1 drivers
v0x5e08a8cb9060_0 .var/s "acc_reg", 31 0;
v0x5e08a8cb9140_0 .net "acc_valid", 0 0, v0x5e08a8cb9ab0_0;  alias, 1 drivers
v0x5e08a8cb9200_0 .net/s "add_result", 31 0, L_0x5e08a8cccfe0;  1 drivers
v0x5e08a8cb92e0_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8cb9380_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8cb9420_0 .net/s "data_in", 7 0, L_0x5e08a8c387d0;  alias, 1 drivers
v0x5e08a8cb9500_0 .net/s "data_out", 7 0, v0x5e08a8cb95e0_0;  alias, 1 drivers
v0x5e08a8cb95e0_0 .var/s "data_reg", 7 0;
v0x5e08a8cb96c0_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8cb9760_0 .net "load_weight", 0 0, L_0x5e08a8ccd310;  1 drivers
v0x5e08a8cb9820_0 .net/s "mult_result", 15 0, L_0x5e08a8ccc910;  1 drivers
v0x5e08a8cb9a10_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8cb9ab0_0 .var "valid_reg", 0 0;
v0x5e08a8cb9b70_0 .net/s "weight_in", 7 0, L_0x5e08a8cc9f10;  alias, 1 drivers
v0x5e08a8cb9c50_0 .var/s "weight_reg", 7 0;
L_0x5e08a8ccc7d0 .extend/s 16, L_0x5e08a8c387d0;
L_0x5e08a8ccc870 .extend/s 16, v0x5e08a8cb9c50_0;
L_0x5e08a8ccc910 .arith/mult 16, L_0x5e08a8ccc7d0, L_0x5e08a8ccc870;
L_0x5e08a8ccca50 .part L_0x5e08a8ccc910, 15, 1;
LS_0x5e08a8cccb70_0_0 .concat [ 1 1 1 1], L_0x5e08a8ccca50, L_0x5e08a8ccca50, L_0x5e08a8ccca50, L_0x5e08a8ccca50;
LS_0x5e08a8cccb70_0_4 .concat [ 1 1 1 1], L_0x5e08a8ccca50, L_0x5e08a8ccca50, L_0x5e08a8ccca50, L_0x5e08a8ccca50;
LS_0x5e08a8cccb70_0_8 .concat [ 1 1 1 1], L_0x5e08a8ccca50, L_0x5e08a8ccca50, L_0x5e08a8ccca50, L_0x5e08a8ccca50;
LS_0x5e08a8cccb70_0_12 .concat [ 1 1 1 1], L_0x5e08a8ccca50, L_0x5e08a8ccca50, L_0x5e08a8ccca50, L_0x5e08a8ccca50;
L_0x5e08a8cccb70 .concat [ 4 4 4 4], LS_0x5e08a8cccb70_0_0, LS_0x5e08a8cccb70_0_4, LS_0x5e08a8cccb70_0_8, LS_0x5e08a8cccb70_0_12;
L_0x5e08a8cccf00 .concat [ 16 16 0 0], L_0x5e08a8ccc910, L_0x5e08a8cccb70;
L_0x5e08a8cccfe0 .arith/sum 32, v0x5e08a8cb9060_0, L_0x5e08a8cccf00;
S_0x5e08a8cb9ed0 .scope generate, "gen_col[1]" "gen_col[1]" 5 66, 5 66 0, S_0x5e08a8cb8000;
 .timescale 0 0;
P_0x5e08a8cba0a0 .param/l "c" 0 5 66, +C4<01>;
L_0x5e08a8ccc6a0 .functor BUFZ 8, L_0x5e08a8ccac80, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8cba160 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8cb9ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8cba340 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8cba380 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8cba3c0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8ccde60 .functor BUFZ 32, v0x5e08a8cbac20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8cba660_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8ccd420;  1 drivers
v0x5e08a8cba760_0 .net *"_ivl_10", 31 0, L_0x5e08a8ccdc20;  1 drivers
v0x5e08a8cba840_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8ccd4c0;  1 drivers
v0x5e08a8cba930_0 .net *"_ivl_7", 0 0, L_0x5e08a8ccd6e0;  1 drivers
v0x5e08a8cbaa10_0 .net *"_ivl_8", 15 0, L_0x5e08a8ccd800;  1 drivers
v0x5e08a8cbab40_0 .net/s "acc_out", 31 0, L_0x5e08a8ccde60;  alias, 1 drivers
v0x5e08a8cbac20_0 .var/s "acc_reg", 31 0;
v0x5e08a8cbad00_0 .net "acc_valid", 0 0, v0x5e08a8cbb630_0;  alias, 1 drivers
v0x5e08a8cbadc0_0 .net/s "add_result", 31 0, L_0x5e08a8ccdd00;  1 drivers
v0x5e08a8cbaea0_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8cbaf40_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8cbafe0_0 .net/s "data_in", 7 0, v0x5e08a8cb95e0_0;  alias, 1 drivers
v0x5e08a8cbb0a0_0 .net/s "data_out", 7 0, v0x5e08a8cbb160_0;  alias, 1 drivers
v0x5e08a8cbb160_0 .var/s "data_reg", 7 0;
v0x5e08a8cbb240_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8cbb2e0_0 .net "load_weight", 0 0, L_0x5e08a8cce030;  1 drivers
v0x5e08a8cbb3a0_0 .net/s "mult_result", 15 0, L_0x5e08a8ccd5c0;  1 drivers
v0x5e08a8cbb590_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8cbb630_0 .var "valid_reg", 0 0;
v0x5e08a8cbb6f0_0 .net/s "weight_in", 7 0, L_0x5e08a8ccac80;  alias, 1 drivers
v0x5e08a8cbb7d0_0 .var/s "weight_reg", 7 0;
L_0x5e08a8ccd420 .extend/s 16, v0x5e08a8cb95e0_0;
L_0x5e08a8ccd4c0 .extend/s 16, v0x5e08a8cbb7d0_0;
L_0x5e08a8ccd5c0 .arith/mult 16, L_0x5e08a8ccd420, L_0x5e08a8ccd4c0;
L_0x5e08a8ccd6e0 .part L_0x5e08a8ccd5c0, 15, 1;
LS_0x5e08a8ccd800_0_0 .concat [ 1 1 1 1], L_0x5e08a8ccd6e0, L_0x5e08a8ccd6e0, L_0x5e08a8ccd6e0, L_0x5e08a8ccd6e0;
LS_0x5e08a8ccd800_0_4 .concat [ 1 1 1 1], L_0x5e08a8ccd6e0, L_0x5e08a8ccd6e0, L_0x5e08a8ccd6e0, L_0x5e08a8ccd6e0;
LS_0x5e08a8ccd800_0_8 .concat [ 1 1 1 1], L_0x5e08a8ccd6e0, L_0x5e08a8ccd6e0, L_0x5e08a8ccd6e0, L_0x5e08a8ccd6e0;
LS_0x5e08a8ccd800_0_12 .concat [ 1 1 1 1], L_0x5e08a8ccd6e0, L_0x5e08a8ccd6e0, L_0x5e08a8ccd6e0, L_0x5e08a8ccd6e0;
L_0x5e08a8ccd800 .concat [ 4 4 4 4], LS_0x5e08a8ccd800_0_0, LS_0x5e08a8ccd800_0_4, LS_0x5e08a8ccd800_0_8, LS_0x5e08a8ccd800_0_12;
L_0x5e08a8ccdc20 .concat [ 16 16 0 0], L_0x5e08a8ccd5c0, L_0x5e08a8ccd800;
L_0x5e08a8ccdd00 .arith/sum 32, v0x5e08a8cbac20_0, L_0x5e08a8ccdc20;
S_0x5e08a8cbba50 .scope generate, "gen_col[2]" "gen_col[2]" 5 66, 5 66 0, S_0x5e08a8cb8000;
 .timescale 0 0;
P_0x5e08a8cbbc30 .param/l "c" 0 5 66, +C4<010>;
L_0x5e08a8ccf010 .functor BUFZ 8, L_0x5e08a8ccb940, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8cbbcf0 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8cbba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8cbbed0 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8cbbf10 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8cbbf50 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8cceb90 .functor BUFZ 32, v0x5e08a8cbc7e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8cbc220_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8cce150;  1 drivers
v0x5e08a8cbc320_0 .net *"_ivl_10", 31 0, L_0x5e08a8cce950;  1 drivers
v0x5e08a8cbc400_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8cce1f0;  1 drivers
v0x5e08a8cbc4f0_0 .net *"_ivl_7", 0 0, L_0x5e08a8cce410;  1 drivers
v0x5e08a8cbc5d0_0 .net *"_ivl_8", 15 0, L_0x5e08a8cce530;  1 drivers
v0x5e08a8cbc700_0 .net/s "acc_out", 31 0, L_0x5e08a8cceb90;  alias, 1 drivers
v0x5e08a8cbc7e0_0 .var/s "acc_reg", 31 0;
v0x5e08a8cbc8c0_0 .net "acc_valid", 0 0, v0x5e08a8cbd1f0_0;  alias, 1 drivers
v0x5e08a8cbc980_0 .net/s "add_result", 31 0, L_0x5e08a8ccea30;  1 drivers
v0x5e08a8cbca60_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8cbcb00_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8cbcba0_0 .net/s "data_in", 7 0, v0x5e08a8cbb160_0;  alias, 1 drivers
v0x5e08a8cbcc60_0 .net/s "data_out", 7 0, v0x5e08a8cbcd20_0;  alias, 1 drivers
v0x5e08a8cbcd20_0 .var/s "data_reg", 7 0;
v0x5e08a8cbce00_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8cbcea0_0 .net "load_weight", 0 0, L_0x5e08a8cced60;  1 drivers
v0x5e08a8cbcf60_0 .net/s "mult_result", 15 0, L_0x5e08a8cce2f0;  1 drivers
v0x5e08a8cbd150_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8cbd1f0_0 .var "valid_reg", 0 0;
v0x5e08a8cbd2b0_0 .net/s "weight_in", 7 0, L_0x5e08a8ccb940;  alias, 1 drivers
v0x5e08a8cbd390_0 .var/s "weight_reg", 7 0;
L_0x5e08a8cce150 .extend/s 16, v0x5e08a8cbb160_0;
L_0x5e08a8cce1f0 .extend/s 16, v0x5e08a8cbd390_0;
L_0x5e08a8cce2f0 .arith/mult 16, L_0x5e08a8cce150, L_0x5e08a8cce1f0;
L_0x5e08a8cce410 .part L_0x5e08a8cce2f0, 15, 1;
LS_0x5e08a8cce530_0_0 .concat [ 1 1 1 1], L_0x5e08a8cce410, L_0x5e08a8cce410, L_0x5e08a8cce410, L_0x5e08a8cce410;
LS_0x5e08a8cce530_0_4 .concat [ 1 1 1 1], L_0x5e08a8cce410, L_0x5e08a8cce410, L_0x5e08a8cce410, L_0x5e08a8cce410;
LS_0x5e08a8cce530_0_8 .concat [ 1 1 1 1], L_0x5e08a8cce410, L_0x5e08a8cce410, L_0x5e08a8cce410, L_0x5e08a8cce410;
LS_0x5e08a8cce530_0_12 .concat [ 1 1 1 1], L_0x5e08a8cce410, L_0x5e08a8cce410, L_0x5e08a8cce410, L_0x5e08a8cce410;
L_0x5e08a8cce530 .concat [ 4 4 4 4], LS_0x5e08a8cce530_0_0, LS_0x5e08a8cce530_0_4, LS_0x5e08a8cce530_0_8, LS_0x5e08a8cce530_0_12;
L_0x5e08a8cce950 .concat [ 16 16 0 0], L_0x5e08a8cce2f0, L_0x5e08a8cce530;
L_0x5e08a8ccea30 .arith/sum 32, v0x5e08a8cbc7e0_0, L_0x5e08a8cce950;
S_0x5e08a8cbd610 .scope generate, "gen_col[3]" "gen_col[3]" 5 66, 5 66 0, S_0x5e08a8cb8000;
 .timescale 0 0;
P_0x5e08a8cbd7c0 .param/l "c" 0 5 66, +C4<011>;
L_0x5e08a8ccfe10 .functor BUFZ 8, L_0x5e08a8ccc710, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8cbd8a0 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x5e08a8cbd610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x5e08a8cbda80 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x5e08a8cbdac0 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x5e08a8cbdb00 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x5e08a8ccfa00 .functor BUFZ 8, v0x5e08a8cbe8d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5e08a8ccfb10 .functor BUFZ 32, v0x5e08a8cbe390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08a8cbddd0_0 .net/s *"_ivl_0", 15 0, L_0x5e08a8ccf080;  1 drivers
v0x5e08a8cbded0_0 .net *"_ivl_10", 31 0, L_0x5e08a8ccf880;  1 drivers
v0x5e08a8cbdfb0_0 .net/s *"_ivl_2", 15 0, L_0x5e08a8ccf120;  1 drivers
v0x5e08a8cbe0a0_0 .net *"_ivl_7", 0 0, L_0x5e08a8ccf340;  1 drivers
v0x5e08a8cbe180_0 .net *"_ivl_8", 15 0, L_0x5e08a8ccf460;  1 drivers
v0x5e08a8cbe2b0_0 .net/s "acc_out", 31 0, L_0x5e08a8ccfb10;  alias, 1 drivers
v0x5e08a8cbe390_0 .var/s "acc_reg", 31 0;
v0x5e08a8cbe470_0 .net "acc_valid", 0 0, v0x5e08a8cbeda0_0;  alias, 1 drivers
v0x5e08a8cbe530_0 .net/s "add_result", 31 0, L_0x5e08a8ccf960;  1 drivers
v0x5e08a8cbe610_0 .net "clear_acc", 0 0, v0x5e08a8cc1be0_0;  alias, 1 drivers
v0x5e08a8cbe6b0_0 .net "clk", 0 0, v0x5e08a8cc1cb0_0;  alias, 1 drivers
v0x5e08a8cbe750_0 .net/s "data_in", 7 0, v0x5e08a8cbcd20_0;  alias, 1 drivers
v0x5e08a8cbe810_0 .net/s "data_out", 7 0, L_0x5e08a8ccfa00;  alias, 1 drivers
v0x5e08a8cbe8d0_0 .var/s "data_reg", 7 0;
v0x5e08a8cbe9b0_0 .net "enable", 0 0, v0x5e08a8cc1e70_0;  alias, 1 drivers
v0x5e08a8cbea50_0 .net "load_weight", 0 0, L_0x5e08a8ccfce0;  1 drivers
v0x5e08a8cbeb10_0 .net/s "mult_result", 15 0, L_0x5e08a8ccf220;  1 drivers
v0x5e08a8cbed00_0 .net "rst_n", 0 0, v0x5e08a8cc2390_0;  alias, 1 drivers
v0x5e08a8cbeda0_0 .var "valid_reg", 0 0;
v0x5e08a8cbee60_0 .net/s "weight_in", 7 0, L_0x5e08a8ccc710;  alias, 1 drivers
v0x5e08a8cbef40_0 .var/s "weight_reg", 7 0;
L_0x5e08a8ccf080 .extend/s 16, v0x5e08a8cbcd20_0;
L_0x5e08a8ccf120 .extend/s 16, v0x5e08a8cbef40_0;
L_0x5e08a8ccf220 .arith/mult 16, L_0x5e08a8ccf080, L_0x5e08a8ccf120;
L_0x5e08a8ccf340 .part L_0x5e08a8ccf220, 15, 1;
LS_0x5e08a8ccf460_0_0 .concat [ 1 1 1 1], L_0x5e08a8ccf340, L_0x5e08a8ccf340, L_0x5e08a8ccf340, L_0x5e08a8ccf340;
LS_0x5e08a8ccf460_0_4 .concat [ 1 1 1 1], L_0x5e08a8ccf340, L_0x5e08a8ccf340, L_0x5e08a8ccf340, L_0x5e08a8ccf340;
LS_0x5e08a8ccf460_0_8 .concat [ 1 1 1 1], L_0x5e08a8ccf340, L_0x5e08a8ccf340, L_0x5e08a8ccf340, L_0x5e08a8ccf340;
LS_0x5e08a8ccf460_0_12 .concat [ 1 1 1 1], L_0x5e08a8ccf340, L_0x5e08a8ccf340, L_0x5e08a8ccf340, L_0x5e08a8ccf340;
L_0x5e08a8ccf460 .concat [ 4 4 4 4], LS_0x5e08a8ccf460_0_0, LS_0x5e08a8ccf460_0_4, LS_0x5e08a8ccf460_0_8, LS_0x5e08a8ccf460_0_12;
L_0x5e08a8ccf880 .concat [ 16 16 0 0], L_0x5e08a8ccf220, L_0x5e08a8ccf460;
L_0x5e08a8ccf960 .arith/sum 32, v0x5e08a8cbe390_0, L_0x5e08a8ccf880;
S_0x5e08a8cbf1c0 .scope generate, "gen_weight_in[0]" "gen_weight_in[0]" 5 55, 5 55 0, S_0x5e08a8ca1620;
 .timescale 0 0;
P_0x5e08a8ca2910 .param/l "c" 0 5 55, +C4<00>;
L_0x5e08a8c32ae0 .functor BUFZ 8, v0x5e08a8cc2430_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8cbf400 .scope generate, "gen_weight_in[1]" "gen_weight_in[1]" 5 55, 5 55 0, S_0x5e08a8ca1620;
 .timescale 0 0;
P_0x5e08a8cbf5e0 .param/l "c" 0 5 55, +C4<01>;
L_0x5e08a8c2cdf0 .functor BUFZ 8, v0x5e08a8cc2430_1, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8cbf6c0 .scope generate, "gen_weight_in[2]" "gen_weight_in[2]" 5 55, 5 55 0, S_0x5e08a8ca1620;
 .timescale 0 0;
P_0x5e08a8cbf8a0 .param/l "c" 0 5 55, +C4<010>;
L_0x5e08a8c90a50 .functor BUFZ 8, v0x5e08a8cc2430_2, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x5e08a8cbf980 .scope generate, "gen_weight_in[3]" "gen_weight_in[3]" 5 55, 5 55 0, S_0x5e08a8ca1620;
 .timescale 0 0;
P_0x5e08a8cbfb60 .param/l "c" 0 5 55, +C4<011>;
L_0x5e08a8cc2860 .functor BUFZ 8, v0x5e08a8cc2430_3, C4<00000000>, C4<00000000>, C4<00000000>;
    .scope S_0x5e08a8ca2d20;
T_2 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8ca4050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8ca42b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8ca3d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8ca3750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8ca4110_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5e08a8ca3eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5e08a8ca41d0_0;
    %assign/vec4 v0x5e08a8ca42b0_0, 0;
T_2.2 ;
    %load/vec4 v0x5e08a8ca39d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8ca3750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8ca4110_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5e08a8ca3df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x5e08a8ca3b50_0;
    %assign/vec4 v0x5e08a8ca3d10_0, 0;
    %load/vec4 v0x5e08a8ca38f0_0;
    %assign/vec4 v0x5e08a8ca3750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8ca4110_0, 0;
T_2.6 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e08a8ca47c0;
T_3 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8ca5b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8ca5d60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8ca57e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8ca5280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8ca5be0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5e08a8ca5990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5e08a8ca5c80_0;
    %assign/vec4 v0x5e08a8ca5d60_0, 0;
T_3.2 ;
    %load/vec4 v0x5e08a8ca5500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8ca5280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8ca5be0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5e08a8ca58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x5e08a8ca5670_0;
    %assign/vec4 v0x5e08a8ca57e0_0, 0;
    %load/vec4 v0x5e08a8ca5420_0;
    %assign/vec4 v0x5e08a8ca5280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8ca5be0_0, 0;
T_3.6 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e08a8ca6280;
T_4 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8ca7780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8ca7a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8ca7300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8ca6d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8ca7870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5e08a8ca74d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5e08a8ca7930_0;
    %assign/vec4 v0x5e08a8ca7a10_0, 0;
T_4.2 ;
    %load/vec4 v0x5e08a8ca6ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8ca6d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8ca7870_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5e08a8ca73e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x5e08a8ca7180_0;
    %assign/vec4 v0x5e08a8ca7300_0, 0;
    %load/vec4 v0x5e08a8ca6f10_0;
    %assign/vec4 v0x5e08a8ca6d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8ca7870_0, 0;
T_4.6 ;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e08a8ca7f70;
T_5 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8ca9310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8ca9550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8ca8ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8ca89a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8ca93b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5e08a8ca9060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5e08a8ca9470_0;
    %assign/vec4 v0x5e08a8ca9550_0, 0;
T_5.2 ;
    %load/vec4 v0x5e08a8ca8c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8ca89a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8ca93b0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5e08a8ca8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x5e08a8ca8d60_0;
    %assign/vec4 v0x5e08a8ca8ee0_0, 0;
    %load/vec4 v0x5e08a8ca8b40_0;
    %assign/vec4 v0x5e08a8ca89a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8ca93b0_0, 0;
T_5.6 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e08a8ca9d40;
T_6 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8cab300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cab540_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8caae40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8caa830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cab3a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5e08a8cab050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5e08a8cab460_0;
    %assign/vec4 v0x5e08a8cab540_0, 0;
T_6.2 ;
    %load/vec4 v0x5e08a8caaab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8caa830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cab3a0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5e08a8caaf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x5e08a8caac80_0;
    %assign/vec4 v0x5e08a8caae40_0, 0;
    %load/vec4 v0x5e08a8caa9d0_0;
    %assign/vec4 v0x5e08a8caa830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8cab3a0_0, 0;
T_6.6 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e08a8caba00;
T_7 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8cace20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cad060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cac9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cac4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cacec0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5e08a8cacb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5e08a8cacf80_0;
    %assign/vec4 v0x5e08a8cad060_0, 0;
T_7.2 ;
    %load/vec4 v0x5e08a8cac730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cac4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cacec0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5e08a8cacad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x5e08a8cac870_0;
    %assign/vec4 v0x5e08a8cac9f0_0, 0;
    %load/vec4 v0x5e08a8cac650_0;
    %assign/vec4 v0x5e08a8cac4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8cacec0_0, 0;
T_7.6 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5e08a8cad530;
T_8 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8cae990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8caebd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cae560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cae020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8caea30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5e08a8cae6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5e08a8caeaf0_0;
    %assign/vec4 v0x5e08a8caebd0_0, 0;
T_8.2 ;
    %load/vec4 v0x5e08a8cae2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cae020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8caea30_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5e08a8cae640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x5e08a8cae3e0_0;
    %assign/vec4 v0x5e08a8cae560_0, 0;
    %load/vec4 v0x5e08a8cae1c0_0;
    %assign/vec4 v0x5e08a8cae020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8caea30_0, 0;
T_8.6 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e08a8caf0e0;
T_9 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8cb0540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cb0780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cb0110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cafbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cb05e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5e08a8cb0290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5e08a8cb06a0_0;
    %assign/vec4 v0x5e08a8cb0780_0, 0;
T_9.2 ;
    %load/vec4 v0x5e08a8cafe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cafbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cb05e0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5e08a8cb01f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x5e08a8caff90_0;
    %assign/vec4 v0x5e08a8cb0110_0, 0;
    %load/vec4 v0x5e08a8cafd70_0;
    %assign/vec4 v0x5e08a8cafbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8cb05e0_0, 0;
T_9.6 ;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5e08a8cb0f70;
T_10 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8cb2740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cb2a90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cb2200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cb1a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cb28f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5e08a8cb2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5e08a8cb29b0_0;
    %assign/vec4 v0x5e08a8cb2a90_0, 0;
T_10.2 ;
    %load/vec4 v0x5e08a8cb1ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cb1a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cb28f0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5e08a8cb22e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x5e08a8cb2040_0;
    %assign/vec4 v0x5e08a8cb2200_0, 0;
    %load/vec4 v0x5e08a8cb1c00_0;
    %assign/vec4 v0x5e08a8cb1a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8cb28f0_0, 0;
T_10.6 ;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5e08a8cb2fa0;
T_11 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8cb43d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cb4610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cb3fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cb3a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cb4470_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5e08a8cb4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5e08a8cb4530_0;
    %assign/vec4 v0x5e08a8cb4610_0, 0;
T_11.2 ;
    %load/vec4 v0x5e08a8cb3ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cb3a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cb4470_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x5e08a8cb4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x5e08a8cb3e20_0;
    %assign/vec4 v0x5e08a8cb3fa0_0, 0;
    %load/vec4 v0x5e08a8cb3c00_0;
    %assign/vec4 v0x5e08a8cb3a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8cb4470_0, 0;
T_11.6 ;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5e08a8cb4b30;
T_12 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8cb5f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cb61d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cb5b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cb5620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cb6030_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5e08a8cb5ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5e08a8cb60f0_0;
    %assign/vec4 v0x5e08a8cb61d0_0, 0;
T_12.2 ;
    %load/vec4 v0x5e08a8cb58a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cb5620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cb6030_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x5e08a8cb5c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x5e08a8cb59e0_0;
    %assign/vec4 v0x5e08a8cb5b60_0, 0;
    %load/vec4 v0x5e08a8cb57c0_0;
    %assign/vec4 v0x5e08a8cb5620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8cb6030_0, 0;
T_12.6 ;
T_12.5 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e08a8cb66e0;
T_13 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8cb7b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cb7d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cb7710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cb71d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cb7be0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5e08a8cb7890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5e08a8cb7ca0_0;
    %assign/vec4 v0x5e08a8cb7d80_0, 0;
T_13.2 ;
    %load/vec4 v0x5e08a8cb7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cb71d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cb7be0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5e08a8cb77f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x5e08a8cb7590_0;
    %assign/vec4 v0x5e08a8cb7710_0, 0;
    %load/vec4 v0x5e08a8cb7370_0;
    %assign/vec4 v0x5e08a8cb71d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8cb7be0_0, 0;
T_13.6 ;
T_13.5 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5e08a8cb8570;
T_14 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8cb9a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cb9c50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cb95e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cb9060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cb9ab0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5e08a8cb9760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5e08a8cb9b70_0;
    %assign/vec4 v0x5e08a8cb9c50_0, 0;
T_14.2 ;
    %load/vec4 v0x5e08a8cb92e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cb9060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cb9ab0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5e08a8cb96c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x5e08a8cb9420_0;
    %assign/vec4 v0x5e08a8cb95e0_0, 0;
    %load/vec4 v0x5e08a8cb9200_0;
    %assign/vec4 v0x5e08a8cb9060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8cb9ab0_0, 0;
T_14.6 ;
T_14.5 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5e08a8cba160;
T_15 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8cbb590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cbb7d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cbb160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cbac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cbb630_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5e08a8cbb2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5e08a8cbb6f0_0;
    %assign/vec4 v0x5e08a8cbb7d0_0, 0;
T_15.2 ;
    %load/vec4 v0x5e08a8cbaea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cbac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cbb630_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5e08a8cbb240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x5e08a8cbafe0_0;
    %assign/vec4 v0x5e08a8cbb160_0, 0;
    %load/vec4 v0x5e08a8cbadc0_0;
    %assign/vec4 v0x5e08a8cbac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8cbb630_0, 0;
T_15.6 ;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5e08a8cbbcf0;
T_16 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8cbd150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cbd390_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cbcd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cbc7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cbd1f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5e08a8cbcea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5e08a8cbd2b0_0;
    %assign/vec4 v0x5e08a8cbd390_0, 0;
T_16.2 ;
    %load/vec4 v0x5e08a8cbca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cbc7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cbd1f0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x5e08a8cbce00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x5e08a8cbcba0_0;
    %assign/vec4 v0x5e08a8cbcd20_0, 0;
    %load/vec4 v0x5e08a8cbc980_0;
    %assign/vec4 v0x5e08a8cbc7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8cbd1f0_0, 0;
T_16.6 ;
T_16.5 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5e08a8cbd8a0;
T_17 ;
    %wait E_0x5e08a8baf000;
    %load/vec4 v0x5e08a8cbed00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cbef40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e08a8cbe8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cbe390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cbeda0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5e08a8cbea50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5e08a8cbee60_0;
    %assign/vec4 v0x5e08a8cbef40_0, 0;
T_17.2 ;
    %load/vec4 v0x5e08a8cbe610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08a8cbe390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08a8cbeda0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5e08a8cbe9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x5e08a8cbe750_0;
    %assign/vec4 v0x5e08a8cbe8d0_0, 0;
    %load/vec4 v0x5e08a8cbe530_0;
    %assign/vec4 v0x5e08a8cbe390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08a8cbeda0_0, 0;
T_17.6 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5e08a8c78cd0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e08a8cc1cb0_0, 0, 1;
T_18.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5e08a8cc1cb0_0;
    %inv;
    %store/vec4 v0x5e08a8cc1cb0_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x5e08a8c78cd0;
T_19 ;
    %fork t_3, S_0x5e08a8c7e680;
    %jmp t_2;
    .scope S_0x5e08a8c7e680;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8c9f490_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x5e08a8c9f490_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.1, 5;
    %fork t_5, S_0x5e08a8c7e9c0;
    %jmp t_4;
    .scope S_0x5e08a8c7e9c0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8c9f390_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x5e08a8c9f390_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.3, 5;
    %load/vec4 v0x5e08a8c9f490_0;
    %muli 4, 0, 32;
    %load/vec4 v0x5e08a8c9f390_0;
    %add;
    %addi 1, 0, 32;
    %pad/s 8;
    %load/vec4 v0x5e08a8c9f490_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8c9f390_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5e08a8cc2230, 4, 0;
    %load/vec4 v0x5e08a8c9f490_0;
    %load/vec4 v0x5e08a8c9f390_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_19.4, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_19.5, 8;
T_19.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.5, 8;
 ; End of false expr.
    %blend;
T_19.5;
    %load/vec4 v0x5e08a8c9f490_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8c9f390_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5e08a8cc22d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8c9f390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8c9f390_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %end;
    .scope S_0x5e08a8c7e680;
t_4 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8c9f490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8c9f490_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_0x5e08a8c78cd0;
t_2 %join;
    %fork t_7, S_0x5e08a8c9f850;
    %jmp t_6;
    .scope S_0x5e08a8c9f850;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8ca0010_0, 0, 32;
T_19.6 ;
    %load/vec4 v0x5e08a8ca0010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.7, 5;
    %fork t_9, S_0x5e08a8c9fa30;
    %jmp t_8;
    .scope S_0x5e08a8c9fa30;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8c9ff10_0, 0, 32;
T_19.8 ;
    %load/vec4 v0x5e08a8c9ff10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.9, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5e08a8ca0010_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8c9ff10_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5e08a8cc1ff0, 4, 0;
    %fork t_11, S_0x5e08a8c9fc10;
    %jmp t_10;
    .scope S_0x5e08a8c9fc10;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8c9fe10_0, 0, 32;
T_19.10 ;
    %load/vec4 v0x5e08a8c9fe10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.11, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8ca0010_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8c9ff10_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %flag_mov 8, 4;
    %load/vec4a v0x5e08a8cc1ff0, 4;
    %load/vec4 v0x5e08a8ca0010_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8c9fe10_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 5;
    %load/vec4a v0x5e08a8cc2230, 5;
    %pad/u 32;
    %load/vec4 v0x5e08a8c9fe10_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8c9ff10_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 5;
    %load/vec4a v0x5e08a8cc22d0, 5;
    %pad/u 32;
    %mul;
    %add;
    %flag_mov 4, 8;
    %store/vec4a v0x5e08a8cc1ff0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8c9fe10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8c9fe10_0, 0, 32;
    %jmp T_19.10;
T_19.11 ;
    %end;
    .scope S_0x5e08a8c9fa30;
t_10 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8c9ff10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8c9ff10_0, 0, 32;
    %jmp T_19.8;
T_19.9 ;
    %end;
    .scope S_0x5e08a8c9f850;
t_8 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8ca0010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8ca0010_0, 0, 32;
    %jmp T_19.6;
T_19.7 ;
    %end;
    .scope S_0x5e08a8c78cd0;
t_6 %join;
    %end;
    .thread T_19;
    .scope S_0x5e08a8ca1120;
T_20 ;
    %load/vec4 v0x5e08a8ca1520_0;
    %load/vec4 v0x5e08a8ca1420_0;
    %sub;
    %cast2;
    %store/vec4 v0x5e08a8ca1320_0, 0, 32;
    %end;
    .thread T_20, $init;
    .scope S_0x5e08a8c78cd0;
T_21 ;
    %vpi_call/w 4 106 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 107 "$display", "PE Array Testbench" {0 0 0};
    %vpi_call/w 4 108 "$display", "===========================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e08a8cc2390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e08a8cc1e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e08a8cc1be0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e08a8cc20b0_0, 0, 4;
    %fork t_13, S_0x5e08a8ca0110;
    %jmp t_12;
    .scope S_0x5e08a8ca0110;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8ca02f0_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x5e08a8ca02f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5e08a8ca02f0_0;
    %store/vec4a v0x5e08a8cc1d50, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8ca02f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8ca02f0_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .scope S_0x5e08a8c78cd0;
t_12 %join;
    %fork t_15, S_0x5e08a8ca03f0;
    %jmp t_14;
    .scope S_0x5e08a8ca03f0;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8ca0620_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x5e08a8ca0620_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5e08a8ca0620_0;
    %store/vec4a v0x5e08a8cc2430, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8ca0620_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8ca0620_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %end;
    .scope S_0x5e08a8c78cd0;
t_14 %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8cc1f10_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_21.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.5, 5;
    %jmp/1 T_21.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e08a8bac080;
    %jmp T_21.4;
T_21.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e08a8cc2390_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_21.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.7, 5;
    %jmp/1 T_21.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e08a8bac080;
    %jmp T_21.6;
T_21.7 ;
    %pop/vec4 1;
    %vpi_call/w 4 124 "$display", "[%0t] Reset complete", $time {0 0 0};
    %vpi_call/w 4 129 "$display", "\012[Phase 1] Loading weights..." {0 0 0};
    %fork t_17, S_0x5e08a8ca0720;
    %jmp t_16;
    .scope S_0x5e08a8ca0720;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8ca0c40_0, 0, 32;
T_21.8 ;
    %load/vec4 v0x5e08a8ca0c40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.9, 5;
    %wait E_0x5e08a8bac080;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x5e08a8ca0c40_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5e08a8cc20b0_0, 0, 4;
    %fork t_19, S_0x5e08a8ca0940;
    %jmp t_18;
    .scope S_0x5e08a8ca0940;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8ca0b40_0, 0, 32;
T_21.10 ;
    %load/vec4 v0x5e08a8ca0b40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.11, 5;
    %load/vec4 v0x5e08a8ca0c40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8ca0b40_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5e08a8cc22d0, 4;
    %ix/getv/s 4, v0x5e08a8ca0b40_0;
    %store/vec4a v0x5e08a8cc2430, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8ca0b40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8ca0b40_0, 0, 32;
    %jmp T_21.10;
T_21.11 ;
    %end;
    .scope S_0x5e08a8ca0720;
t_18 %join;
    %vpi_call/w 4 137 "$display", "  Loading row %0d: [%0d, %0d, %0d, %0d]", v0x5e08a8ca0c40_0, &A<v0x5e08a8cc2430, 0>, &A<v0x5e08a8cc2430, 1>, &A<v0x5e08a8cc2430, 2>, &A<v0x5e08a8cc2430, 3> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8ca0c40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8ca0c40_0, 0, 32;
    %jmp T_21.8;
T_21.9 ;
    %end;
    .scope S_0x5e08a8c78cd0;
t_16 %join;
    %wait E_0x5e08a8bac080;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e08a8cc20b0_0, 0, 4;
    %vpi_call/w 4 147 "$display", "\012[Phase 2] Clearing accumulator..." {0 0 0};
    %wait E_0x5e08a8bac080;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e08a8cc1be0_0, 0, 1;
    %wait E_0x5e08a8bac080;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e08a8cc1be0_0, 0, 1;
    %vpi_call/w 4 156 "$display", "\012[Phase 3] Computing matrix multiplication..." {0 0 0};
    %fork t_21, S_0x5e08a8ca0d40;
    %jmp t_20;
    .scope S_0x5e08a8ca0d40;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8ca1520_0, 0, 32;
T_21.12 ;
    %load/vec4 v0x5e08a8ca1520_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.13, 5;
    %wait E_0x5e08a8bac080;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e08a8cc1e70_0, 0, 1;
    %fork t_23, S_0x5e08a8ca0f20;
    %jmp t_22;
    .scope S_0x5e08a8ca0f20;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8ca1420_0, 0, 32;
T_21.14 ;
    %load/vec4 v0x5e08a8ca1420_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.15, 5;
    %fork t_25, S_0x5e08a8ca1120;
    %jmp t_24;
    .scope S_0x5e08a8ca1120;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5e08a8ca1320_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5e08a8ca1320_0;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %load/vec4 v0x5e08a8ca1420_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8ca1320_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5e08a8cc2230, 4;
    %ix/getv/s 4, v0x5e08a8ca1420_0;
    %store/vec4a v0x5e08a8cc1d50, 4, 0;
    %jmp T_21.17;
T_21.16 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5e08a8ca1420_0;
    %store/vec4a v0x5e08a8cc1d50, 4, 0;
T_21.17 ;
    %end;
    .scope S_0x5e08a8ca0f20;
t_24 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8ca1420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8ca1420_0, 0, 32;
    %jmp T_21.14;
T_21.15 ;
    %end;
    .scope S_0x5e08a8ca0d40;
t_22 %join;
    %vpi_call/w 4 172 "$display", "  Cycle %0d: data_in = [%0d, %0d, %0d, %0d]", v0x5e08a8ca1520_0, &A<v0x5e08a8cc1d50, 0>, &A<v0x5e08a8cc1d50, 1>, &A<v0x5e08a8cc1d50, 2>, &A<v0x5e08a8cc1d50, 3> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8ca1520_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8ca1520_0, 0, 32;
    %jmp T_21.12;
T_21.13 ;
    %end;
    .scope S_0x5e08a8c78cd0;
t_20 %join;
    %wait E_0x5e08a8bac080;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e08a8cc1e70_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_21.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.19, 5;
    %jmp/1 T_21.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e08a8bac080;
    %jmp T_21.18;
T_21.19 ;
    %pop/vec4 1;
    %vpi_call/w 4 187 "$display", "\012[Phase 4] Checking results..." {0 0 0};
    %fork t_27, S_0x5e08a8c7ed60;
    %jmp t_26;
    .scope S_0x5e08a8c7ed60;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8c9f750_0, 0, 32;
T_21.20 ;
    %load/vec4 v0x5e08a8c9f750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.21, 5;
    %fork t_29, S_0x5e08a8c24380;
    %jmp t_28;
    .scope S_0x5e08a8c24380;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08a8c9f650_0, 0, 32;
T_21.22 ;
    %load/vec4 v0x5e08a8c9f650_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.23, 5;
    %load/vec4 v0x5e08a8c9f750_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8c9f650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5e08a8cc1990, 4;
    %load/vec4 v0x5e08a8c9f750_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8c9f650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5e08a8cc1ff0, 4;
    %load/vec4 v0x5e08a8c9f750_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8c9f650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5e08a8cc1990, 4;
    %load/vec4 v0x5e08a8c9f750_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8c9f650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5e08a8cc1ff0, 4;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_21.24, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_21.25, 8;
T_21.24 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_21.25, 8;
 ; End of false expr.
    %blend;
T_21.25;
    %vpi_call/w 4 191 "$display", "  acc_out[%0d][%0d] = %0d (expected %0d) %s", v0x5e08a8c9f750_0, v0x5e08a8c9f650_0, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5e08a8c9f750_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8c9f650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5e08a8cc1990, 4;
    %load/vec4 v0x5e08a8c9f750_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e08a8c9f650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5e08a8cc1ff0, 4;
    %cmp/ne;
    %jmp/0xz  T_21.26, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8cc1f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8cc1f10_0, 0, 32;
T_21.26 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8c9f650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8c9f650_0, 0, 32;
    %jmp T_21.22;
T_21.23 ;
    %end;
    .scope S_0x5e08a8c7ed60;
t_28 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08a8c9f750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08a8c9f750_0, 0, 32;
    %jmp T_21.20;
T_21.21 ;
    %end;
    .scope S_0x5e08a8c78cd0;
t_26 %join;
    %vpi_call/w 4 202 "$display", "\012===========================================" {0 0 0};
    %load/vec4 v0x5e08a8cc1f10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.28, 4;
    %vpi_call/w 4 204 "$display", "TEST PASSED!" {0 0 0};
    %jmp T_21.29;
T_21.28 ;
    %vpi_call/w 4 206 "$display", "TEST FAILED: %0d errors", v0x5e08a8cc1f10_0 {0 0 0};
T_21.29 ;
    %vpi_call/w 4 207 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 209 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5e08a8c78cd0;
T_22 ;
    %delay 10000000, 0;
    %vpi_call/w 4 218 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call/w 4 219 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "rtl/top/npu_pkg.sv";
    "verification/tb/pe_array_tb.sv";
    "rtl/core/pe_array/pe_array.sv";
    "rtl/core/pe_array/pe.sv";
