
DHT20_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cdc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08002e64  08002e64  00012e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e6c  08002e6c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002e6c  08002e6c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e6c  08002e6c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e6c  08002e6c  00012e6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e70  08002e70  00012e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002e74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000324  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000330  20000330  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000ce54  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000021bb  00000000  00000000  0002ced3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000b30  00000000  00000000  0002f090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000088a  00000000  00000000  0002fbc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020cdd  00000000  00000000  0003044a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000e60f  00000000  00000000  00051127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c90c4  00000000  00000000  0005f736  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002e6c  00000000  00000000  001287fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  0012b668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002e4c 	.word	0x08002e4c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002e4c 	.word	0x08002e4c

080001c8 <gpio_config>:
 * PB6-> SCL
 * PB7 -> SDA
 */

void gpio_config(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b08c      	sub	sp, #48	; 0x30
 80001cc:	af00      	add	r7, sp, #0
	/*
	* Activate clock for GPIOB
	*/
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80001ce:	2300      	movs	r3, #0
 80001d0:	607b      	str	r3, [r7, #4]
 80001d2:	4b18      	ldr	r3, [pc, #96]	; (8000234 <gpio_config+0x6c>)
 80001d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001d6:	4a17      	ldr	r2, [pc, #92]	; (8000234 <gpio_config+0x6c>)
 80001d8:	f043 0302 	orr.w	r3, r3, #2
 80001dc:	6313      	str	r3, [r2, #48]	; 0x30
 80001de:	4b15      	ldr	r3, [pc, #84]	; (8000234 <gpio_config+0x6c>)
 80001e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001e2:	f003 0302 	and.w	r3, r3, #2
 80001e6:	607b      	str	r3, [r7, #4]
 80001e8:	687b      	ldr	r3, [r7, #4]

	/*
	* GPIO configuration
	*/
	GPIO_InitTypeDef i2c_scl;
	i2c_scl.Mode = GPIO_MODE_AF_OD;
 80001ea:	2312      	movs	r3, #18
 80001ec:	623b      	str	r3, [r7, #32]
	i2c_scl.Pin = GPIO_PIN_6;
 80001ee:	2340      	movs	r3, #64	; 0x40
 80001f0:	61fb      	str	r3, [r7, #28]
	i2c_scl.Pull = GPIO_NOPULL;
 80001f2:	2300      	movs	r3, #0
 80001f4:	627b      	str	r3, [r7, #36]	; 0x24
	i2c_scl.Speed = GPIO_SPEED_FREQ_HIGH;
 80001f6:	2302      	movs	r3, #2
 80001f8:	62bb      	str	r3, [r7, #40]	; 0x28
	i2c_scl.Alternate = GPIO_AF4_I2C1;
 80001fa:	2304      	movs	r3, #4
 80001fc:	62fb      	str	r3, [r7, #44]	; 0x2c

	HAL_GPIO_Init(GPIOB, &i2c_scl);
 80001fe:	f107 031c 	add.w	r3, r7, #28
 8000202:	4619      	mov	r1, r3
 8000204:	480c      	ldr	r0, [pc, #48]	; (8000238 <gpio_config+0x70>)
 8000206:	f000 fab7 	bl	8000778 <HAL_GPIO_Init>

	GPIO_InitTypeDef i2c_sda;
	i2c_sda.Mode = GPIO_MODE_AF_OD;
 800020a:	2312      	movs	r3, #18
 800020c:	60fb      	str	r3, [r7, #12]
	i2c_sda.Pin = GPIO_PIN_7;
 800020e:	2380      	movs	r3, #128	; 0x80
 8000210:	60bb      	str	r3, [r7, #8]
	i2c_sda.Pull = GPIO_NOPULL;
 8000212:	2300      	movs	r3, #0
 8000214:	613b      	str	r3, [r7, #16]
	i2c_sda.Speed = GPIO_SPEED_FREQ_HIGH;
 8000216:	2302      	movs	r3, #2
 8000218:	617b      	str	r3, [r7, #20]
	i2c_sda.Alternate = GPIO_AF4_I2C1;
 800021a:	2304      	movs	r3, #4
 800021c:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(GPIOB, &i2c_sda);
 800021e:	f107 0308 	add.w	r3, r7, #8
 8000222:	4619      	mov	r1, r3
 8000224:	4804      	ldr	r0, [pc, #16]	; (8000238 <gpio_config+0x70>)
 8000226:	f000 faa7 	bl	8000778 <HAL_GPIO_Init>
}
 800022a:	bf00      	nop
 800022c:	3730      	adds	r7, #48	; 0x30
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	40023800 	.word	0x40023800
 8000238:	40020400 	.word	0x40020400

0800023c <main>:

	return hi2c;
}

int main(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b09a      	sub	sp, #104	; 0x68
 8000240:	af02      	add	r7, sp, #8
	HAL_Init();
 8000242:	f000 f91d 	bl	8000480 <HAL_Init>

	gpio_config();
 8000246:	f7ff ffbf 	bl	80001c8 <gpio_config>
	//i2c_config();

	/*
	* Activate clock for I2C1
	*/
	__HAL_RCC_I2C1_CLK_ENABLE();
 800024a:	2300      	movs	r3, #0
 800024c:	607b      	str	r3, [r7, #4]
 800024e:	4b19      	ldr	r3, [pc, #100]	; (80002b4 <main+0x78>)
 8000250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000252:	4a18      	ldr	r2, [pc, #96]	; (80002b4 <main+0x78>)
 8000254:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000258:	6413      	str	r3, [r2, #64]	; 0x40
 800025a:	4b16      	ldr	r3, [pc, #88]	; (80002b4 <main+0x78>)
 800025c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800025e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000262:	607b      	str	r3, [r7, #4]
 8000264:	687b      	ldr	r3, [r7, #4]
	/*
	* I2C configuration
	*/
	I2C_HandleTypeDef hi2c;

	hi2c.Instance = I2C1;
 8000266:	4b14      	ldr	r3, [pc, #80]	; (80002b8 <main+0x7c>)
 8000268:	60fb      	str	r3, [r7, #12]
	hi2c.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800026a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800026e:	61fb      	str	r3, [r7, #28]
	hi2c.Init.OwnAddress1 = DHT20_DEVICE_ADDRESS;
 8000270:	2338      	movs	r3, #56	; 0x38
 8000272:	61bb      	str	r3, [r7, #24]
	// hi2c.Init.OwnAddress2 = 0;
	hi2c.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000274:	2300      	movs	r3, #0
 8000276:	617b      	str	r3, [r7, #20]
	hi2c.Init.ClockSpeed = 100000;
 8000278:	4b10      	ldr	r3, [pc, #64]	; (80002bc <main+0x80>)
 800027a:	613b      	str	r3, [r7, #16]
	hi2c.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800027c:	2300      	movs	r3, #0
 800027e:	62fb      	str	r3, [r7, #44]	; 0x2c
	hi2c.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000280:	2300      	movs	r3, #0
 8000282:	623b      	str	r3, [r7, #32]
	hi2c.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000284:	2300      	movs	r3, #0
 8000286:	62bb      	str	r3, [r7, #40]	; 0x28

	HAL_I2C_Init(&hi2c);
 8000288:	f107 030c 	add.w	r3, r7, #12
 800028c:	4618      	mov	r0, r3
 800028e:	f001 fd3b 	bl	8001d08 <HAL_I2C_Init>

	// Sending dummy data
	uint8_t TX_Buffer[] = "A";
 8000292:	2341      	movs	r3, #65	; 0x41
 8000294:	813b      	strh	r3, [r7, #8]

	HAL_I2C_Master_Transmit(&hi2c, DHT20_DEVICE_ADDRESS, TX_Buffer, 1, 1000);
 8000296:	f107 0208 	add.w	r2, r7, #8
 800029a:	f107 000c 	add.w	r0, r7, #12
 800029e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002a2:	9300      	str	r3, [sp, #0]
 80002a4:	2301      	movs	r3, #1
 80002a6:	2138      	movs	r1, #56	; 0x38
 80002a8:	f001 fe72 	bl	8001f90 <HAL_I2C_Master_Transmit>
	HAL_Delay(100);
 80002ac:	2064      	movs	r0, #100	; 0x64
 80002ae:	f000 f959 	bl	8000564 <HAL_Delay>


	while(1);
 80002b2:	e7fe      	b.n	80002b2 <main+0x76>
 80002b4:	40023800 	.word	0x40023800
 80002b8:	40005400 	.word	0x40005400
 80002bc:	000186a0 	.word	0x000186a0

080002c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002c6:	2300      	movs	r3, #0
 80002c8:	607b      	str	r3, [r7, #4]
 80002ca:	4b10      	ldr	r3, [pc, #64]	; (800030c <HAL_MspInit+0x4c>)
 80002cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002ce:	4a0f      	ldr	r2, [pc, #60]	; (800030c <HAL_MspInit+0x4c>)
 80002d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002d4:	6453      	str	r3, [r2, #68]	; 0x44
 80002d6:	4b0d      	ldr	r3, [pc, #52]	; (800030c <HAL_MspInit+0x4c>)
 80002d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80002de:	607b      	str	r3, [r7, #4]
 80002e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002e2:	2300      	movs	r3, #0
 80002e4:	603b      	str	r3, [r7, #0]
 80002e6:	4b09      	ldr	r3, [pc, #36]	; (800030c <HAL_MspInit+0x4c>)
 80002e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002ea:	4a08      	ldr	r2, [pc, #32]	; (800030c <HAL_MspInit+0x4c>)
 80002ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002f0:	6413      	str	r3, [r2, #64]	; 0x40
 80002f2:	4b06      	ldr	r3, [pc, #24]	; (800030c <HAL_MspInit+0x4c>)
 80002f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002fa:	603b      	str	r3, [r7, #0]
 80002fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80002fe:	2007      	movs	r0, #7
 8000300:	f000 fa06 	bl	8000710 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000304:	bf00      	nop
 8000306:	3708      	adds	r7, #8
 8000308:	46bd      	mov	sp, r7
 800030a:	bd80      	pop	{r7, pc}
 800030c:	40023800 	.word	0x40023800

08000310 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b08a      	sub	sp, #40	; 0x28
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000318:	f107 0314 	add.w	r3, r7, #20
 800031c:	2200      	movs	r2, #0
 800031e:	601a      	str	r2, [r3, #0]
 8000320:	605a      	str	r2, [r3, #4]
 8000322:	609a      	str	r2, [r3, #8]
 8000324:	60da      	str	r2, [r3, #12]
 8000326:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	4a19      	ldr	r2, [pc, #100]	; (8000394 <HAL_I2C_MspInit+0x84>)
 800032e:	4293      	cmp	r3, r2
 8000330:	d12c      	bne.n	800038c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000332:	2300      	movs	r3, #0
 8000334:	613b      	str	r3, [r7, #16]
 8000336:	4b18      	ldr	r3, [pc, #96]	; (8000398 <HAL_I2C_MspInit+0x88>)
 8000338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800033a:	4a17      	ldr	r2, [pc, #92]	; (8000398 <HAL_I2C_MspInit+0x88>)
 800033c:	f043 0302 	orr.w	r3, r3, #2
 8000340:	6313      	str	r3, [r2, #48]	; 0x30
 8000342:	4b15      	ldr	r3, [pc, #84]	; (8000398 <HAL_I2C_MspInit+0x88>)
 8000344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000346:	f003 0302 	and.w	r3, r3, #2
 800034a:	613b      	str	r3, [r7, #16]
 800034c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800034e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000352:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000354:	2312      	movs	r3, #18
 8000356:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000358:	2301      	movs	r3, #1
 800035a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800035c:	2300      	movs	r3, #0
 800035e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000360:	2304      	movs	r3, #4
 8000362:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000364:	f107 0314 	add.w	r3, r7, #20
 8000368:	4619      	mov	r1, r3
 800036a:	480c      	ldr	r0, [pc, #48]	; (800039c <HAL_I2C_MspInit+0x8c>)
 800036c:	f000 fa04 	bl	8000778 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000370:	2300      	movs	r3, #0
 8000372:	60fb      	str	r3, [r7, #12]
 8000374:	4b08      	ldr	r3, [pc, #32]	; (8000398 <HAL_I2C_MspInit+0x88>)
 8000376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000378:	4a07      	ldr	r2, [pc, #28]	; (8000398 <HAL_I2C_MspInit+0x88>)
 800037a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800037e:	6413      	str	r3, [r2, #64]	; 0x40
 8000380:	4b05      	ldr	r3, [pc, #20]	; (8000398 <HAL_I2C_MspInit+0x88>)
 8000382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000384:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000388:	60fb      	str	r3, [r7, #12]
 800038a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800038c:	bf00      	nop
 800038e:	3728      	adds	r7, #40	; 0x28
 8000390:	46bd      	mov	sp, r7
 8000392:	bd80      	pop	{r7, pc}
 8000394:	40005400 	.word	0x40005400
 8000398:	40023800 	.word	0x40023800
 800039c:	40020400 	.word	0x40020400

080003a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003a4:	e7fe      	b.n	80003a4 <NMI_Handler+0x4>

080003a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003a6:	b480      	push	{r7}
 80003a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003aa:	e7fe      	b.n	80003aa <HardFault_Handler+0x4>

080003ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003b0:	e7fe      	b.n	80003b0 <MemManage_Handler+0x4>

080003b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003b2:	b480      	push	{r7}
 80003b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003b6:	e7fe      	b.n	80003b6 <BusFault_Handler+0x4>

080003b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003bc:	e7fe      	b.n	80003bc <UsageFault_Handler+0x4>

080003be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003be:	b480      	push	{r7}
 80003c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003c2:	bf00      	nop
 80003c4:	46bd      	mov	sp, r7
 80003c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ca:	4770      	bx	lr

080003cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr

080003da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003da:	b480      	push	{r7}
 80003dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003de:	bf00      	nop
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr

080003e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003ec:	f000 f89a 	bl	8000524 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003f0:	bf00      	nop
 80003f2:	bd80      	pop	{r7, pc}

080003f4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80003f8:	4802      	ldr	r0, [pc, #8]	; (8000404 <OTG_FS_IRQHandler+0x10>)
 80003fa:	f000 fb59 	bl	8000ab0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80003fe:	bf00      	nop
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	2000002c 	.word	0x2000002c

08000408 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800040c:	4b06      	ldr	r3, [pc, #24]	; (8000428 <SystemInit+0x20>)
 800040e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000412:	4a05      	ldr	r2, [pc, #20]	; (8000428 <SystemInit+0x20>)
 8000414:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000418:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800041c:	bf00      	nop
 800041e:	46bd      	mov	sp, r7
 8000420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000424:	4770      	bx	lr
 8000426:	bf00      	nop
 8000428:	e000ed00 	.word	0xe000ed00

0800042c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800042c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000464 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000430:	480d      	ldr	r0, [pc, #52]	; (8000468 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000432:	490e      	ldr	r1, [pc, #56]	; (800046c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000434:	4a0e      	ldr	r2, [pc, #56]	; (8000470 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000436:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000438:	e002      	b.n	8000440 <LoopCopyDataInit>

0800043a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800043a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800043c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800043e:	3304      	adds	r3, #4

08000440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000444:	d3f9      	bcc.n	800043a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000446:	4a0b      	ldr	r2, [pc, #44]	; (8000474 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000448:	4c0b      	ldr	r4, [pc, #44]	; (8000478 <LoopFillZerobss+0x26>)
  movs r3, #0
 800044a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800044c:	e001      	b.n	8000452 <LoopFillZerobss>

0800044e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800044e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000450:	3204      	adds	r2, #4

08000452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000454:	d3fb      	bcc.n	800044e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000456:	f7ff ffd7 	bl	8000408 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800045a:	f002 fcd3 	bl	8002e04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800045e:	f7ff feed 	bl	800023c <main>
  bx  lr    
 8000462:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000464:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800046c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000470:	08002e74 	.word	0x08002e74
  ldr r2, =_sbss
 8000474:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000478:	20000330 	.word	0x20000330

0800047c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800047c:	e7fe      	b.n	800047c <ADC_IRQHandler>
	...

08000480 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000484:	4b0e      	ldr	r3, [pc, #56]	; (80004c0 <HAL_Init+0x40>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	4a0d      	ldr	r2, [pc, #52]	; (80004c0 <HAL_Init+0x40>)
 800048a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800048e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000490:	4b0b      	ldr	r3, [pc, #44]	; (80004c0 <HAL_Init+0x40>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a0a      	ldr	r2, [pc, #40]	; (80004c0 <HAL_Init+0x40>)
 8000496:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800049a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800049c:	4b08      	ldr	r3, [pc, #32]	; (80004c0 <HAL_Init+0x40>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4a07      	ldr	r2, [pc, #28]	; (80004c0 <HAL_Init+0x40>)
 80004a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004a8:	2003      	movs	r0, #3
 80004aa:	f000 f931 	bl	8000710 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004ae:	2000      	movs	r0, #0
 80004b0:	f000 f808 	bl	80004c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004b4:	f7ff ff04 	bl	80002c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004b8:	2300      	movs	r3, #0
}
 80004ba:	4618      	mov	r0, r3
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	40023c00 	.word	0x40023c00

080004c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004cc:	4b12      	ldr	r3, [pc, #72]	; (8000518 <HAL_InitTick+0x54>)
 80004ce:	681a      	ldr	r2, [r3, #0]
 80004d0:	4b12      	ldr	r3, [pc, #72]	; (800051c <HAL_InitTick+0x58>)
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	4619      	mov	r1, r3
 80004d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004da:	fbb3 f3f1 	udiv	r3, r3, r1
 80004de:	fbb2 f3f3 	udiv	r3, r2, r3
 80004e2:	4618      	mov	r0, r3
 80004e4:	f000 f93b 	bl	800075e <HAL_SYSTICK_Config>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d001      	beq.n	80004f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004ee:	2301      	movs	r3, #1
 80004f0:	e00e      	b.n	8000510 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	2b0f      	cmp	r3, #15
 80004f6:	d80a      	bhi.n	800050e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004f8:	2200      	movs	r2, #0
 80004fa:	6879      	ldr	r1, [r7, #4]
 80004fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000500:	f000 f911 	bl	8000726 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000504:	4a06      	ldr	r2, [pc, #24]	; (8000520 <HAL_InitTick+0x5c>)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800050a:	2300      	movs	r3, #0
 800050c:	e000      	b.n	8000510 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800050e:	2301      	movs	r3, #1
}
 8000510:	4618      	mov	r0, r3
 8000512:	3708      	adds	r7, #8
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	20000000 	.word	0x20000000
 800051c:	20000008 	.word	0x20000008
 8000520:	20000004 	.word	0x20000004

08000524 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000528:	4b06      	ldr	r3, [pc, #24]	; (8000544 <HAL_IncTick+0x20>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	461a      	mov	r2, r3
 800052e:	4b06      	ldr	r3, [pc, #24]	; (8000548 <HAL_IncTick+0x24>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4413      	add	r3, r2
 8000534:	4a04      	ldr	r2, [pc, #16]	; (8000548 <HAL_IncTick+0x24>)
 8000536:	6013      	str	r3, [r2, #0]
}
 8000538:	bf00      	nop
 800053a:	46bd      	mov	sp, r7
 800053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	20000008 	.word	0x20000008
 8000548:	20000028 	.word	0x20000028

0800054c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  return uwTick;
 8000550:	4b03      	ldr	r3, [pc, #12]	; (8000560 <HAL_GetTick+0x14>)
 8000552:	681b      	ldr	r3, [r3, #0]
}
 8000554:	4618      	mov	r0, r3
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	20000028 	.word	0x20000028

08000564 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800056c:	f7ff ffee 	bl	800054c <HAL_GetTick>
 8000570:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800057c:	d005      	beq.n	800058a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800057e:	4b0a      	ldr	r3, [pc, #40]	; (80005a8 <HAL_Delay+0x44>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	461a      	mov	r2, r3
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	4413      	add	r3, r2
 8000588:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800058a:	bf00      	nop
 800058c:	f7ff ffde 	bl	800054c <HAL_GetTick>
 8000590:	4602      	mov	r2, r0
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	1ad3      	subs	r3, r2, r3
 8000596:	68fa      	ldr	r2, [r7, #12]
 8000598:	429a      	cmp	r2, r3
 800059a:	d8f7      	bhi.n	800058c <HAL_Delay+0x28>
  {
  }
}
 800059c:	bf00      	nop
 800059e:	bf00      	nop
 80005a0:	3710      	adds	r7, #16
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	20000008 	.word	0x20000008

080005ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	f003 0307 	and.w	r3, r3, #7
 80005ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005bc:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <__NVIC_SetPriorityGrouping+0x44>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005c2:	68ba      	ldr	r2, [r7, #8]
 80005c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005c8:	4013      	ands	r3, r2
 80005ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005de:	4a04      	ldr	r2, [pc, #16]	; (80005f0 <__NVIC_SetPriorityGrouping+0x44>)
 80005e0:	68bb      	ldr	r3, [r7, #8]
 80005e2:	60d3      	str	r3, [r2, #12]
}
 80005e4:	bf00      	nop
 80005e6:	3714      	adds	r7, #20
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr
 80005f0:	e000ed00 	.word	0xe000ed00

080005f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005f8:	4b04      	ldr	r3, [pc, #16]	; (800060c <__NVIC_GetPriorityGrouping+0x18>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	0a1b      	lsrs	r3, r3, #8
 80005fe:	f003 0307 	and.w	r3, r3, #7
}
 8000602:	4618      	mov	r0, r3
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	6039      	str	r1, [r7, #0]
 800061a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800061c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000620:	2b00      	cmp	r3, #0
 8000622:	db0a      	blt.n	800063a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	b2da      	uxtb	r2, r3
 8000628:	490c      	ldr	r1, [pc, #48]	; (800065c <__NVIC_SetPriority+0x4c>)
 800062a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062e:	0112      	lsls	r2, r2, #4
 8000630:	b2d2      	uxtb	r2, r2
 8000632:	440b      	add	r3, r1
 8000634:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000638:	e00a      	b.n	8000650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	b2da      	uxtb	r2, r3
 800063e:	4908      	ldr	r1, [pc, #32]	; (8000660 <__NVIC_SetPriority+0x50>)
 8000640:	79fb      	ldrb	r3, [r7, #7]
 8000642:	f003 030f 	and.w	r3, r3, #15
 8000646:	3b04      	subs	r3, #4
 8000648:	0112      	lsls	r2, r2, #4
 800064a:	b2d2      	uxtb	r2, r2
 800064c:	440b      	add	r3, r1
 800064e:	761a      	strb	r2, [r3, #24]
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	e000e100 	.word	0xe000e100
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000664:	b480      	push	{r7}
 8000666:	b089      	sub	sp, #36	; 0x24
 8000668:	af00      	add	r7, sp, #0
 800066a:	60f8      	str	r0, [r7, #12]
 800066c:	60b9      	str	r1, [r7, #8]
 800066e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	f003 0307 	and.w	r3, r3, #7
 8000676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000678:	69fb      	ldr	r3, [r7, #28]
 800067a:	f1c3 0307 	rsb	r3, r3, #7
 800067e:	2b04      	cmp	r3, #4
 8000680:	bf28      	it	cs
 8000682:	2304      	movcs	r3, #4
 8000684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000686:	69fb      	ldr	r3, [r7, #28]
 8000688:	3304      	adds	r3, #4
 800068a:	2b06      	cmp	r3, #6
 800068c:	d902      	bls.n	8000694 <NVIC_EncodePriority+0x30>
 800068e:	69fb      	ldr	r3, [r7, #28]
 8000690:	3b03      	subs	r3, #3
 8000692:	e000      	b.n	8000696 <NVIC_EncodePriority+0x32>
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000698:	f04f 32ff 	mov.w	r2, #4294967295
 800069c:	69bb      	ldr	r3, [r7, #24]
 800069e:	fa02 f303 	lsl.w	r3, r2, r3
 80006a2:	43da      	mvns	r2, r3
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	401a      	ands	r2, r3
 80006a8:	697b      	ldr	r3, [r7, #20]
 80006aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006ac:	f04f 31ff 	mov.w	r1, #4294967295
 80006b0:	697b      	ldr	r3, [r7, #20]
 80006b2:	fa01 f303 	lsl.w	r3, r1, r3
 80006b6:	43d9      	mvns	r1, r3
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006bc:	4313      	orrs	r3, r2
         );
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3724      	adds	r7, #36	; 0x24
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
	...

080006cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	3b01      	subs	r3, #1
 80006d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006dc:	d301      	bcc.n	80006e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006de:	2301      	movs	r3, #1
 80006e0:	e00f      	b.n	8000702 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006e2:	4a0a      	ldr	r2, [pc, #40]	; (800070c <SysTick_Config+0x40>)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	3b01      	subs	r3, #1
 80006e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006ea:	210f      	movs	r1, #15
 80006ec:	f04f 30ff 	mov.w	r0, #4294967295
 80006f0:	f7ff ff8e 	bl	8000610 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f4:	4b05      	ldr	r3, [pc, #20]	; (800070c <SysTick_Config+0x40>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fa:	4b04      	ldr	r3, [pc, #16]	; (800070c <SysTick_Config+0x40>)
 80006fc:	2207      	movs	r2, #7
 80006fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000700:	2300      	movs	r3, #0
}
 8000702:	4618      	mov	r0, r3
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	e000e010 	.word	0xe000e010

08000710 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f7ff ff47 	bl	80005ac <__NVIC_SetPriorityGrouping>
}
 800071e:	bf00      	nop
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000726:	b580      	push	{r7, lr}
 8000728:	b086      	sub	sp, #24
 800072a:	af00      	add	r7, sp, #0
 800072c:	4603      	mov	r3, r0
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	607a      	str	r2, [r7, #4]
 8000732:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000734:	2300      	movs	r3, #0
 8000736:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000738:	f7ff ff5c 	bl	80005f4 <__NVIC_GetPriorityGrouping>
 800073c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	68b9      	ldr	r1, [r7, #8]
 8000742:	6978      	ldr	r0, [r7, #20]
 8000744:	f7ff ff8e 	bl	8000664 <NVIC_EncodePriority>
 8000748:	4602      	mov	r2, r0
 800074a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800074e:	4611      	mov	r1, r2
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff ff5d 	bl	8000610 <__NVIC_SetPriority>
}
 8000756:	bf00      	nop
 8000758:	3718      	adds	r7, #24
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}

0800075e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800075e:	b580      	push	{r7, lr}
 8000760:	b082      	sub	sp, #8
 8000762:	af00      	add	r7, sp, #0
 8000764:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000766:	6878      	ldr	r0, [r7, #4]
 8000768:	f7ff ffb0 	bl	80006cc <SysTick_Config>
 800076c:	4603      	mov	r3, r0
}
 800076e:	4618      	mov	r0, r3
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000778:	b480      	push	{r7}
 800077a:	b089      	sub	sp, #36	; 0x24
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000782:	2300      	movs	r3, #0
 8000784:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000786:	2300      	movs	r3, #0
 8000788:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800078a:	2300      	movs	r3, #0
 800078c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800078e:	2300      	movs	r3, #0
 8000790:	61fb      	str	r3, [r7, #28]
 8000792:	e16b      	b.n	8000a6c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000794:	2201      	movs	r2, #1
 8000796:	69fb      	ldr	r3, [r7, #28]
 8000798:	fa02 f303 	lsl.w	r3, r2, r3
 800079c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	697a      	ldr	r2, [r7, #20]
 80007a4:	4013      	ands	r3, r2
 80007a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80007a8:	693a      	ldr	r2, [r7, #16]
 80007aa:	697b      	ldr	r3, [r7, #20]
 80007ac:	429a      	cmp	r2, r3
 80007ae:	f040 815a 	bne.w	8000a66 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	f003 0303 	and.w	r3, r3, #3
 80007ba:	2b01      	cmp	r3, #1
 80007bc:	d005      	beq.n	80007ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80007c6:	2b02      	cmp	r3, #2
 80007c8:	d130      	bne.n	800082c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	689b      	ldr	r3, [r3, #8]
 80007ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	005b      	lsls	r3, r3, #1
 80007d4:	2203      	movs	r2, #3
 80007d6:	fa02 f303 	lsl.w	r3, r2, r3
 80007da:	43db      	mvns	r3, r3
 80007dc:	69ba      	ldr	r2, [r7, #24]
 80007de:	4013      	ands	r3, r2
 80007e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	68da      	ldr	r2, [r3, #12]
 80007e6:	69fb      	ldr	r3, [r7, #28]
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	fa02 f303 	lsl.w	r3, r2, r3
 80007ee:	69ba      	ldr	r2, [r7, #24]
 80007f0:	4313      	orrs	r3, r2
 80007f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	69ba      	ldr	r2, [r7, #24]
 80007f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000800:	2201      	movs	r2, #1
 8000802:	69fb      	ldr	r3, [r7, #28]
 8000804:	fa02 f303 	lsl.w	r3, r2, r3
 8000808:	43db      	mvns	r3, r3
 800080a:	69ba      	ldr	r2, [r7, #24]
 800080c:	4013      	ands	r3, r2
 800080e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	685b      	ldr	r3, [r3, #4]
 8000814:	091b      	lsrs	r3, r3, #4
 8000816:	f003 0201 	and.w	r2, r3, #1
 800081a:	69fb      	ldr	r3, [r7, #28]
 800081c:	fa02 f303 	lsl.w	r3, r2, r3
 8000820:	69ba      	ldr	r2, [r7, #24]
 8000822:	4313      	orrs	r3, r2
 8000824:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	69ba      	ldr	r2, [r7, #24]
 800082a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	f003 0303 	and.w	r3, r3, #3
 8000834:	2b03      	cmp	r3, #3
 8000836:	d017      	beq.n	8000868 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	68db      	ldr	r3, [r3, #12]
 800083c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	005b      	lsls	r3, r3, #1
 8000842:	2203      	movs	r2, #3
 8000844:	fa02 f303 	lsl.w	r3, r2, r3
 8000848:	43db      	mvns	r3, r3
 800084a:	69ba      	ldr	r2, [r7, #24]
 800084c:	4013      	ands	r3, r2
 800084e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	689a      	ldr	r2, [r3, #8]
 8000854:	69fb      	ldr	r3, [r7, #28]
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	fa02 f303 	lsl.w	r3, r2, r3
 800085c:	69ba      	ldr	r2, [r7, #24]
 800085e:	4313      	orrs	r3, r2
 8000860:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	69ba      	ldr	r2, [r7, #24]
 8000866:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	f003 0303 	and.w	r3, r3, #3
 8000870:	2b02      	cmp	r3, #2
 8000872:	d123      	bne.n	80008bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000874:	69fb      	ldr	r3, [r7, #28]
 8000876:	08da      	lsrs	r2, r3, #3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	3208      	adds	r2, #8
 800087c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000880:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000882:	69fb      	ldr	r3, [r7, #28]
 8000884:	f003 0307 	and.w	r3, r3, #7
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	220f      	movs	r2, #15
 800088c:	fa02 f303 	lsl.w	r3, r2, r3
 8000890:	43db      	mvns	r3, r3
 8000892:	69ba      	ldr	r2, [r7, #24]
 8000894:	4013      	ands	r3, r2
 8000896:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	691a      	ldr	r2, [r3, #16]
 800089c:	69fb      	ldr	r3, [r7, #28]
 800089e:	f003 0307 	and.w	r3, r3, #7
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	fa02 f303 	lsl.w	r3, r2, r3
 80008a8:	69ba      	ldr	r2, [r7, #24]
 80008aa:	4313      	orrs	r3, r2
 80008ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80008ae:	69fb      	ldr	r3, [r7, #28]
 80008b0:	08da      	lsrs	r2, r3, #3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	3208      	adds	r2, #8
 80008b6:	69b9      	ldr	r1, [r7, #24]
 80008b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80008c2:	69fb      	ldr	r3, [r7, #28]
 80008c4:	005b      	lsls	r3, r3, #1
 80008c6:	2203      	movs	r2, #3
 80008c8:	fa02 f303 	lsl.w	r3, r2, r3
 80008cc:	43db      	mvns	r3, r3
 80008ce:	69ba      	ldr	r2, [r7, #24]
 80008d0:	4013      	ands	r3, r2
 80008d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	f003 0203 	and.w	r2, r3, #3
 80008dc:	69fb      	ldr	r3, [r7, #28]
 80008de:	005b      	lsls	r3, r3, #1
 80008e0:	fa02 f303 	lsl.w	r3, r2, r3
 80008e4:	69ba      	ldr	r2, [r7, #24]
 80008e6:	4313      	orrs	r3, r2
 80008e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	69ba      	ldr	r2, [r7, #24]
 80008ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	f000 80b4 	beq.w	8000a66 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	4b60      	ldr	r3, [pc, #384]	; (8000a84 <HAL_GPIO_Init+0x30c>)
 8000904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000906:	4a5f      	ldr	r2, [pc, #380]	; (8000a84 <HAL_GPIO_Init+0x30c>)
 8000908:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800090c:	6453      	str	r3, [r2, #68]	; 0x44
 800090e:	4b5d      	ldr	r3, [pc, #372]	; (8000a84 <HAL_GPIO_Init+0x30c>)
 8000910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000912:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800091a:	4a5b      	ldr	r2, [pc, #364]	; (8000a88 <HAL_GPIO_Init+0x310>)
 800091c:	69fb      	ldr	r3, [r7, #28]
 800091e:	089b      	lsrs	r3, r3, #2
 8000920:	3302      	adds	r3, #2
 8000922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000926:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000928:	69fb      	ldr	r3, [r7, #28]
 800092a:	f003 0303 	and.w	r3, r3, #3
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	220f      	movs	r2, #15
 8000932:	fa02 f303 	lsl.w	r3, r2, r3
 8000936:	43db      	mvns	r3, r3
 8000938:	69ba      	ldr	r2, [r7, #24]
 800093a:	4013      	ands	r3, r2
 800093c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	4a52      	ldr	r2, [pc, #328]	; (8000a8c <HAL_GPIO_Init+0x314>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d02b      	beq.n	800099e <HAL_GPIO_Init+0x226>
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4a51      	ldr	r2, [pc, #324]	; (8000a90 <HAL_GPIO_Init+0x318>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d025      	beq.n	800099a <HAL_GPIO_Init+0x222>
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	4a50      	ldr	r2, [pc, #320]	; (8000a94 <HAL_GPIO_Init+0x31c>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d01f      	beq.n	8000996 <HAL_GPIO_Init+0x21e>
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4a4f      	ldr	r2, [pc, #316]	; (8000a98 <HAL_GPIO_Init+0x320>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d019      	beq.n	8000992 <HAL_GPIO_Init+0x21a>
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	4a4e      	ldr	r2, [pc, #312]	; (8000a9c <HAL_GPIO_Init+0x324>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d013      	beq.n	800098e <HAL_GPIO_Init+0x216>
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	4a4d      	ldr	r2, [pc, #308]	; (8000aa0 <HAL_GPIO_Init+0x328>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d00d      	beq.n	800098a <HAL_GPIO_Init+0x212>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4a4c      	ldr	r2, [pc, #304]	; (8000aa4 <HAL_GPIO_Init+0x32c>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d007      	beq.n	8000986 <HAL_GPIO_Init+0x20e>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4a4b      	ldr	r2, [pc, #300]	; (8000aa8 <HAL_GPIO_Init+0x330>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d101      	bne.n	8000982 <HAL_GPIO_Init+0x20a>
 800097e:	2307      	movs	r3, #7
 8000980:	e00e      	b.n	80009a0 <HAL_GPIO_Init+0x228>
 8000982:	2308      	movs	r3, #8
 8000984:	e00c      	b.n	80009a0 <HAL_GPIO_Init+0x228>
 8000986:	2306      	movs	r3, #6
 8000988:	e00a      	b.n	80009a0 <HAL_GPIO_Init+0x228>
 800098a:	2305      	movs	r3, #5
 800098c:	e008      	b.n	80009a0 <HAL_GPIO_Init+0x228>
 800098e:	2304      	movs	r3, #4
 8000990:	e006      	b.n	80009a0 <HAL_GPIO_Init+0x228>
 8000992:	2303      	movs	r3, #3
 8000994:	e004      	b.n	80009a0 <HAL_GPIO_Init+0x228>
 8000996:	2302      	movs	r3, #2
 8000998:	e002      	b.n	80009a0 <HAL_GPIO_Init+0x228>
 800099a:	2301      	movs	r3, #1
 800099c:	e000      	b.n	80009a0 <HAL_GPIO_Init+0x228>
 800099e:	2300      	movs	r3, #0
 80009a0:	69fa      	ldr	r2, [r7, #28]
 80009a2:	f002 0203 	and.w	r2, r2, #3
 80009a6:	0092      	lsls	r2, r2, #2
 80009a8:	4093      	lsls	r3, r2
 80009aa:	69ba      	ldr	r2, [r7, #24]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80009b0:	4935      	ldr	r1, [pc, #212]	; (8000a88 <HAL_GPIO_Init+0x310>)
 80009b2:	69fb      	ldr	r3, [r7, #28]
 80009b4:	089b      	lsrs	r3, r3, #2
 80009b6:	3302      	adds	r3, #2
 80009b8:	69ba      	ldr	r2, [r7, #24]
 80009ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80009be:	4b3b      	ldr	r3, [pc, #236]	; (8000aac <HAL_GPIO_Init+0x334>)
 80009c0:	689b      	ldr	r3, [r3, #8]
 80009c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	43db      	mvns	r3, r3
 80009c8:	69ba      	ldr	r2, [r7, #24]
 80009ca:	4013      	ands	r3, r2
 80009cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d003      	beq.n	80009e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80009da:	69ba      	ldr	r2, [r7, #24]
 80009dc:	693b      	ldr	r3, [r7, #16]
 80009de:	4313      	orrs	r3, r2
 80009e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80009e2:	4a32      	ldr	r2, [pc, #200]	; (8000aac <HAL_GPIO_Init+0x334>)
 80009e4:	69bb      	ldr	r3, [r7, #24]
 80009e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80009e8:	4b30      	ldr	r3, [pc, #192]	; (8000aac <HAL_GPIO_Init+0x334>)
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80009ee:	693b      	ldr	r3, [r7, #16]
 80009f0:	43db      	mvns	r3, r3
 80009f2:	69ba      	ldr	r2, [r7, #24]
 80009f4:	4013      	ands	r3, r2
 80009f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d003      	beq.n	8000a0c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000a04:	69ba      	ldr	r2, [r7, #24]
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000a0c:	4a27      	ldr	r2, [pc, #156]	; (8000aac <HAL_GPIO_Init+0x334>)
 8000a0e:	69bb      	ldr	r3, [r7, #24]
 8000a10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000a12:	4b26      	ldr	r3, [pc, #152]	; (8000aac <HAL_GPIO_Init+0x334>)
 8000a14:	685b      	ldr	r3, [r3, #4]
 8000a16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a18:	693b      	ldr	r3, [r7, #16]
 8000a1a:	43db      	mvns	r3, r3
 8000a1c:	69ba      	ldr	r2, [r7, #24]
 8000a1e:	4013      	ands	r3, r2
 8000a20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d003      	beq.n	8000a36 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000a2e:	69ba      	ldr	r2, [r7, #24]
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	4313      	orrs	r3, r2
 8000a34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000a36:	4a1d      	ldr	r2, [pc, #116]	; (8000aac <HAL_GPIO_Init+0x334>)
 8000a38:	69bb      	ldr	r3, [r7, #24]
 8000a3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a3c:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <HAL_GPIO_Init+0x334>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a42:	693b      	ldr	r3, [r7, #16]
 8000a44:	43db      	mvns	r3, r3
 8000a46:	69ba      	ldr	r2, [r7, #24]
 8000a48:	4013      	ands	r3, r2
 8000a4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d003      	beq.n	8000a60 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000a58:	69ba      	ldr	r2, [r7, #24]
 8000a5a:	693b      	ldr	r3, [r7, #16]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000a60:	4a12      	ldr	r2, [pc, #72]	; (8000aac <HAL_GPIO_Init+0x334>)
 8000a62:	69bb      	ldr	r3, [r7, #24]
 8000a64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a66:	69fb      	ldr	r3, [r7, #28]
 8000a68:	3301      	adds	r3, #1
 8000a6a:	61fb      	str	r3, [r7, #28]
 8000a6c:	69fb      	ldr	r3, [r7, #28]
 8000a6e:	2b0f      	cmp	r3, #15
 8000a70:	f67f ae90 	bls.w	8000794 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000a74:	bf00      	nop
 8000a76:	bf00      	nop
 8000a78:	3724      	adds	r7, #36	; 0x24
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	40023800 	.word	0x40023800
 8000a88:	40013800 	.word	0x40013800
 8000a8c:	40020000 	.word	0x40020000
 8000a90:	40020400 	.word	0x40020400
 8000a94:	40020800 	.word	0x40020800
 8000a98:	40020c00 	.word	0x40020c00
 8000a9c:	40021000 	.word	0x40021000
 8000aa0:	40021400 	.word	0x40021400
 8000aa4:	40021800 	.word	0x40021800
 8000aa8:	40021c00 	.word	0x40021c00
 8000aac:	40013c00 	.word	0x40013c00

08000ab0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b086      	sub	sp, #24
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f001 fe7b 	bl	80027c2 <USB_GetMode>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	f040 80f6 	bne.w	8000cc0 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f001 fe5f 	bl	800279c <USB_ReadInterrupts>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	f000 80ec 	beq.w	8000cbe <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4618      	mov	r0, r3
 8000aec:	f001 fe56 	bl	800279c <USB_ReadInterrupts>
 8000af0:	4603      	mov	r3, r0
 8000af2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000af6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000afa:	d104      	bne.n	8000b06 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000b04:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f001 fe46 	bl	800279c <USB_ReadInterrupts>
 8000b10:	4603      	mov	r3, r0
 8000b12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8000b1a:	d104      	bne.n	8000b26 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000b24:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f001 fe36 	bl	800279c <USB_ReadInterrupts>
 8000b30:	4603      	mov	r3, r0
 8000b32:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000b36:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8000b3a:	d104      	bne.n	8000b46 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000b44:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f001 fe26 	bl	800279c <USB_ReadInterrupts>
 8000b50:	4603      	mov	r3, r0
 8000b52:	f003 0302 	and.w	r3, r3, #2
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d103      	bne.n	8000b62 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	2202      	movs	r2, #2
 8000b60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4618      	mov	r0, r3
 8000b68:	f001 fe18 	bl	800279c <USB_ReadInterrupts>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000b72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000b76:	d11c      	bne.n	8000bb2 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000b80:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f003 0301 	and.w	r3, r3, #1
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d10f      	bne.n	8000bb2 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8000b92:	2110      	movs	r1, #16
 8000b94:	6938      	ldr	r0, [r7, #16]
 8000b96:	f001 fd45 	bl	8002624 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8000b9a:	6938      	ldr	r0, [r7, #16]
 8000b9c:	f001 fd76 	bl	800268c <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f001 fe19 	bl	80027de <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	f002 f8aa 	bl	8002d06 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f001 fdf0 	bl	800279c <USB_ReadInterrupts>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000bc2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bc6:	d102      	bne.n	8000bce <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8000bc8:	6878      	ldr	r0, [r7, #4]
 8000bca:	f001 f829 	bl	8001c20 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f001 fde2 	bl	800279c <USB_ReadInterrupts>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	f003 0308 	and.w	r3, r3, #8
 8000bde:	2b08      	cmp	r3, #8
 8000be0:	d106      	bne.n	8000bf0 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8000be2:	6878      	ldr	r0, [r7, #4]
 8000be4:	f002 f873 	bl	8002cce <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2208      	movs	r2, #8
 8000bee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f001 fdd1 	bl	800279c <USB_ReadInterrupts>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	f003 0310 	and.w	r3, r3, #16
 8000c00:	2b10      	cmp	r3, #16
 8000c02:	d101      	bne.n	8000c08 <HAL_HCD_IRQHandler+0x158>
 8000c04:	2301      	movs	r3, #1
 8000c06:	e000      	b.n	8000c0a <HAL_HCD_IRQHandler+0x15a>
 8000c08:	2300      	movs	r3, #0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d012      	beq.n	8000c34 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	699a      	ldr	r2, [r3, #24]
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f022 0210 	bic.w	r2, r2, #16
 8000c1c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8000c1e:	6878      	ldr	r0, [r7, #4]
 8000c20:	f000 ff2c 	bl	8001a7c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	699a      	ldr	r2, [r3, #24]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f042 0210 	orr.w	r2, r2, #16
 8000c32:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f001 fdaf 	bl	800279c <USB_ReadInterrupts>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c44:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000c48:	d13a      	bne.n	8000cc0 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f001 fdff 	bl	8002852 <USB_HC_ReadInterrupt>
 8000c54:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8000c56:	2300      	movs	r3, #0
 8000c58:	617b      	str	r3, [r7, #20]
 8000c5a:	e025      	b.n	8000ca8 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	f003 030f 	and.w	r3, r3, #15
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	fa22 f303 	lsr.w	r3, r2, r3
 8000c68:	f003 0301 	and.w	r3, r3, #1
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d018      	beq.n	8000ca2 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	015a      	lsls	r2, r3, #5
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	4413      	add	r3, r2
 8000c78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000c86:	d106      	bne.n	8000c96 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	f000 f836 	bl	8000d00 <HCD_HC_IN_IRQHandler>
 8000c94:	e005      	b.n	8000ca2 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f000 fb84 	bl	80013aa <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	617b      	str	r3, [r7, #20]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	697a      	ldr	r2, [r7, #20]
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	d3d4      	bcc.n	8000c5c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000cba:	615a      	str	r2, [r3, #20]
 8000cbc:	e000      	b.n	8000cc0 <HAL_HCD_IRQHandler+0x210>
      return;
 8000cbe:	bf00      	nop
    }
  }
}
 8000cc0:	3718      	adds	r7, #24
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	b082      	sub	sp, #8
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d101      	bne.n	8000cdc <HAL_HCD_Stop+0x16>
 8000cd8:	2302      	movs	r3, #2
 8000cda:	e00d      	b.n	8000cf8 <HAL_HCD_Stop+0x32>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2201      	movs	r2, #1
 8000ce0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f001 febf 	bl	8002a6c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8000cf6:	2300      	movs	r3, #0
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}

08000d00 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	460b      	mov	r3, r1
 8000d0a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8000d16:	78fb      	ldrb	r3, [r7, #3]
 8000d18:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	015a      	lsls	r2, r3, #5
 8000d1e:	693b      	ldr	r3, [r7, #16]
 8000d20:	4413      	add	r3, r2
 8000d22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	f003 0304 	and.w	r3, r3, #4
 8000d2c:	2b04      	cmp	r3, #4
 8000d2e:	d11a      	bne.n	8000d66 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	015a      	lsls	r2, r3, #5
 8000d34:	693b      	ldr	r3, [r7, #16]
 8000d36:	4413      	add	r3, r2
 8000d38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	2304      	movs	r3, #4
 8000d40:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8000d42:	687a      	ldr	r2, [r7, #4]
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	212c      	movs	r1, #44	; 0x2c
 8000d48:	fb01 f303 	mul.w	r3, r1, r3
 8000d4c:	4413      	add	r3, r2
 8000d4e:	3361      	adds	r3, #97	; 0x61
 8000d50:	2206      	movs	r2, #6
 8000d52:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	68fa      	ldr	r2, [r7, #12]
 8000d5a:	b2d2      	uxtb	r2, r2
 8000d5c:	4611      	mov	r1, r2
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f001 fd88 	bl	8002874 <USB_HC_Halt>
 8000d64:	e0af      	b.n	8000ec6 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	015a      	lsls	r2, r3, #5
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d7c:	d11b      	bne.n	8000db6 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	015a      	lsls	r2, r3, #5
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	4413      	add	r3, r2
 8000d86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d90:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8000d92:	687a      	ldr	r2, [r7, #4]
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	212c      	movs	r1, #44	; 0x2c
 8000d98:	fb01 f303 	mul.w	r3, r1, r3
 8000d9c:	4413      	add	r3, r2
 8000d9e:	3361      	adds	r3, #97	; 0x61
 8000da0:	2207      	movs	r2, #7
 8000da2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	68fa      	ldr	r2, [r7, #12]
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	4611      	mov	r1, r2
 8000dae:	4618      	mov	r0, r3
 8000db0:	f001 fd60 	bl	8002874 <USB_HC_Halt>
 8000db4:	e087      	b.n	8000ec6 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	015a      	lsls	r2, r3, #5
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	f003 0320 	and.w	r3, r3, #32
 8000dc8:	2b20      	cmp	r3, #32
 8000dca:	d109      	bne.n	8000de0 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	015a      	lsls	r2, r3, #5
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000dd8:	461a      	mov	r2, r3
 8000dda:	2320      	movs	r3, #32
 8000ddc:	6093      	str	r3, [r2, #8]
 8000dde:	e072      	b.n	8000ec6 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	015a      	lsls	r2, r3, #5
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	4413      	add	r3, r2
 8000de8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	f003 0308 	and.w	r3, r3, #8
 8000df2:	2b08      	cmp	r3, #8
 8000df4:	d11a      	bne.n	8000e2c <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	015a      	lsls	r2, r3, #5
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000e02:	461a      	mov	r2, r3
 8000e04:	2308      	movs	r3, #8
 8000e06:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8000e08:	687a      	ldr	r2, [r7, #4]
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	212c      	movs	r1, #44	; 0x2c
 8000e0e:	fb01 f303 	mul.w	r3, r1, r3
 8000e12:	4413      	add	r3, r2
 8000e14:	3361      	adds	r3, #97	; 0x61
 8000e16:	2205      	movs	r2, #5
 8000e18:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	68fa      	ldr	r2, [r7, #12]
 8000e20:	b2d2      	uxtb	r2, r2
 8000e22:	4611      	mov	r1, r2
 8000e24:	4618      	mov	r0, r3
 8000e26:	f001 fd25 	bl	8002874 <USB_HC_Halt>
 8000e2a:	e04c      	b.n	8000ec6 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	015a      	lsls	r2, r3, #5
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	4413      	add	r3, r2
 8000e34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000e38:	689b      	ldr	r3, [r3, #8]
 8000e3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e42:	d11b      	bne.n	8000e7c <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	015a      	lsls	r2, r3, #5
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000e50:	461a      	mov	r2, r3
 8000e52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e56:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	212c      	movs	r1, #44	; 0x2c
 8000e5e:	fb01 f303 	mul.w	r3, r1, r3
 8000e62:	4413      	add	r3, r2
 8000e64:	3361      	adds	r3, #97	; 0x61
 8000e66:	2208      	movs	r2, #8
 8000e68:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	b2d2      	uxtb	r2, r2
 8000e72:	4611      	mov	r1, r2
 8000e74:	4618      	mov	r0, r3
 8000e76:	f001 fcfd 	bl	8002874 <USB_HC_Halt>
 8000e7a:	e024      	b.n	8000ec6 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	015a      	lsls	r2, r3, #5
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	4413      	add	r3, r2
 8000e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e8e:	2b80      	cmp	r3, #128	; 0x80
 8000e90:	d119      	bne.n	8000ec6 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	015a      	lsls	r2, r3, #5
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	4413      	add	r3, r2
 8000e9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	2380      	movs	r3, #128	; 0x80
 8000ea2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	212c      	movs	r1, #44	; 0x2c
 8000eaa:	fb01 f303 	mul.w	r3, r1, r3
 8000eae:	4413      	add	r3, r2
 8000eb0:	3361      	adds	r3, #97	; 0x61
 8000eb2:	2206      	movs	r2, #6
 8000eb4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	68fa      	ldr	r2, [r7, #12]
 8000ebc:	b2d2      	uxtb	r2, r2
 8000ebe:	4611      	mov	r1, r2
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f001 fcd7 	bl	8002874 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	015a      	lsls	r2, r3, #5
 8000eca:	693b      	ldr	r3, [r7, #16]
 8000ecc:	4413      	add	r3, r2
 8000ece:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000ed2:	689b      	ldr	r3, [r3, #8]
 8000ed4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ed8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000edc:	d112      	bne.n	8000f04 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	68fa      	ldr	r2, [r7, #12]
 8000ee4:	b2d2      	uxtb	r2, r2
 8000ee6:	4611      	mov	r1, r2
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f001 fcc3 	bl	8002874 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	015a      	lsls	r2, r3, #5
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000efa:	461a      	mov	r2, r3
 8000efc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f00:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8000f02:	e24e      	b.n	80013a2 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	015a      	lsls	r2, r3, #5
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	f003 0301 	and.w	r3, r3, #1
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	f040 80df 	bne.w	80010da <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	691b      	ldr	r3, [r3, #16]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d019      	beq.n	8000f58 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	212c      	movs	r1, #44	; 0x2c
 8000f2a:	fb01 f303 	mul.w	r3, r1, r3
 8000f2e:	4413      	add	r3, r2
 8000f30:	3348      	adds	r3, #72	; 0x48
 8000f32:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	0159      	lsls	r1, r3, #5
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	440b      	add	r3, r1
 8000f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000f40:	691b      	ldr	r3, [r3, #16]
 8000f42:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8000f46:	1ad2      	subs	r2, r2, r3
 8000f48:	6879      	ldr	r1, [r7, #4]
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	202c      	movs	r0, #44	; 0x2c
 8000f4e:	fb00 f303 	mul.w	r3, r0, r3
 8000f52:	440b      	add	r3, r1
 8000f54:	3350      	adds	r3, #80	; 0x50
 8000f56:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	212c      	movs	r1, #44	; 0x2c
 8000f5e:	fb01 f303 	mul.w	r3, r1, r3
 8000f62:	4413      	add	r3, r2
 8000f64:	3361      	adds	r3, #97	; 0x61
 8000f66:	2201      	movs	r2, #1
 8000f68:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	212c      	movs	r1, #44	; 0x2c
 8000f70:	fb01 f303 	mul.w	r3, r1, r3
 8000f74:	4413      	add	r3, r2
 8000f76:	335c      	adds	r3, #92	; 0x5c
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	015a      	lsls	r2, r3, #5
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	4413      	add	r3, r2
 8000f84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000f88:	461a      	mov	r2, r3
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	212c      	movs	r1, #44	; 0x2c
 8000f94:	fb01 f303 	mul.w	r3, r1, r3
 8000f98:	4413      	add	r3, r2
 8000f9a:	333f      	adds	r3, #63	; 0x3f
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d009      	beq.n	8000fb6 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	212c      	movs	r1, #44	; 0x2c
 8000fa8:	fb01 f303 	mul.w	r3, r1, r3
 8000fac:	4413      	add	r3, r2
 8000fae:	333f      	adds	r3, #63	; 0x3f
 8000fb0:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d111      	bne.n	8000fda <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	68fa      	ldr	r2, [r7, #12]
 8000fbc:	b2d2      	uxtb	r2, r2
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 fc57 	bl	8002874 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	015a      	lsls	r2, r3, #5
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	4413      	add	r3, r2
 8000fce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	2310      	movs	r3, #16
 8000fd6:	6093      	str	r3, [r2, #8]
 8000fd8:	e03a      	b.n	8001050 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	212c      	movs	r1, #44	; 0x2c
 8000fe0:	fb01 f303 	mul.w	r3, r1, r3
 8000fe4:	4413      	add	r3, r2
 8000fe6:	333f      	adds	r3, #63	; 0x3f
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b03      	cmp	r3, #3
 8000fec:	d009      	beq.n	8001002 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	212c      	movs	r1, #44	; 0x2c
 8000ff4:	fb01 f303 	mul.w	r3, r1, r3
 8000ff8:	4413      	add	r3, r2
 8000ffa:	333f      	adds	r3, #63	; 0x3f
 8000ffc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d126      	bne.n	8001050 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	015a      	lsls	r2, r3, #5
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	4413      	add	r3, r2
 800100a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	68fa      	ldr	r2, [r7, #12]
 8001012:	0151      	lsls	r1, r2, #5
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	440a      	add	r2, r1
 8001018:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800101c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001020:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	212c      	movs	r1, #44	; 0x2c
 8001028:	fb01 f303 	mul.w	r3, r1, r3
 800102c:	4413      	add	r3, r2
 800102e:	3360      	adds	r3, #96	; 0x60
 8001030:	2201      	movs	r2, #1
 8001032:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	b2d9      	uxtb	r1, r3
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	202c      	movs	r0, #44	; 0x2c
 800103e:	fb00 f303 	mul.w	r3, r0, r3
 8001042:	4413      	add	r3, r2
 8001044:	3360      	adds	r3, #96	; 0x60
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	461a      	mov	r2, r3
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f001 fe69 	bl	8002d22 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	691b      	ldr	r3, [r3, #16]
 8001054:	2b01      	cmp	r3, #1
 8001056:	d12b      	bne.n	80010b0 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	212c      	movs	r1, #44	; 0x2c
 800105e:	fb01 f303 	mul.w	r3, r1, r3
 8001062:	4413      	add	r3, r2
 8001064:	3348      	adds	r3, #72	; 0x48
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	6879      	ldr	r1, [r7, #4]
 800106a:	68fa      	ldr	r2, [r7, #12]
 800106c:	202c      	movs	r0, #44	; 0x2c
 800106e:	fb00 f202 	mul.w	r2, r0, r2
 8001072:	440a      	add	r2, r1
 8001074:	3240      	adds	r2, #64	; 0x40
 8001076:	8812      	ldrh	r2, [r2, #0]
 8001078:	fbb3 f3f2 	udiv	r3, r3, r2
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	2b00      	cmp	r3, #0
 8001082:	f000 818e 	beq.w	80013a2 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	212c      	movs	r1, #44	; 0x2c
 800108c:	fb01 f303 	mul.w	r3, r1, r3
 8001090:	4413      	add	r3, r2
 8001092:	3354      	adds	r3, #84	; 0x54
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	f083 0301 	eor.w	r3, r3, #1
 800109a:	b2d8      	uxtb	r0, r3
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	212c      	movs	r1, #44	; 0x2c
 80010a2:	fb01 f303 	mul.w	r3, r1, r3
 80010a6:	4413      	add	r3, r2
 80010a8:	3354      	adds	r3, #84	; 0x54
 80010aa:	4602      	mov	r2, r0
 80010ac:	701a      	strb	r2, [r3, #0]
}
 80010ae:	e178      	b.n	80013a2 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	212c      	movs	r1, #44	; 0x2c
 80010b6:	fb01 f303 	mul.w	r3, r1, r3
 80010ba:	4413      	add	r3, r2
 80010bc:	3354      	adds	r3, #84	; 0x54
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	f083 0301 	eor.w	r3, r3, #1
 80010c4:	b2d8      	uxtb	r0, r3
 80010c6:	687a      	ldr	r2, [r7, #4]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	212c      	movs	r1, #44	; 0x2c
 80010cc:	fb01 f303 	mul.w	r3, r1, r3
 80010d0:	4413      	add	r3, r2
 80010d2:	3354      	adds	r3, #84	; 0x54
 80010d4:	4602      	mov	r2, r0
 80010d6:	701a      	strb	r2, [r3, #0]
}
 80010d8:	e163      	b.n	80013a2 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	015a      	lsls	r2, r3, #5
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	4413      	add	r3, r2
 80010e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	f040 80f6 	bne.w	80012de <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	212c      	movs	r1, #44	; 0x2c
 80010f8:	fb01 f303 	mul.w	r3, r1, r3
 80010fc:	4413      	add	r3, r2
 80010fe:	3361      	adds	r3, #97	; 0x61
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d109      	bne.n	800111a <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	212c      	movs	r1, #44	; 0x2c
 800110c:	fb01 f303 	mul.w	r3, r1, r3
 8001110:	4413      	add	r3, r2
 8001112:	3360      	adds	r3, #96	; 0x60
 8001114:	2201      	movs	r2, #1
 8001116:	701a      	strb	r2, [r3, #0]
 8001118:	e0c9      	b.n	80012ae <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	212c      	movs	r1, #44	; 0x2c
 8001120:	fb01 f303 	mul.w	r3, r1, r3
 8001124:	4413      	add	r3, r2
 8001126:	3361      	adds	r3, #97	; 0x61
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	2b05      	cmp	r3, #5
 800112c:	d109      	bne.n	8001142 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	212c      	movs	r1, #44	; 0x2c
 8001134:	fb01 f303 	mul.w	r3, r1, r3
 8001138:	4413      	add	r3, r2
 800113a:	3360      	adds	r3, #96	; 0x60
 800113c:	2205      	movs	r2, #5
 800113e:	701a      	strb	r2, [r3, #0]
 8001140:	e0b5      	b.n	80012ae <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	212c      	movs	r1, #44	; 0x2c
 8001148:	fb01 f303 	mul.w	r3, r1, r3
 800114c:	4413      	add	r3, r2
 800114e:	3361      	adds	r3, #97	; 0x61
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	2b06      	cmp	r3, #6
 8001154:	d009      	beq.n	800116a <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8001156:	687a      	ldr	r2, [r7, #4]
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	212c      	movs	r1, #44	; 0x2c
 800115c:	fb01 f303 	mul.w	r3, r1, r3
 8001160:	4413      	add	r3, r2
 8001162:	3361      	adds	r3, #97	; 0x61
 8001164:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001166:	2b08      	cmp	r3, #8
 8001168:	d150      	bne.n	800120c <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	212c      	movs	r1, #44	; 0x2c
 8001170:	fb01 f303 	mul.w	r3, r1, r3
 8001174:	4413      	add	r3, r2
 8001176:	335c      	adds	r3, #92	; 0x5c
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	1c5a      	adds	r2, r3, #1
 800117c:	6879      	ldr	r1, [r7, #4]
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	202c      	movs	r0, #44	; 0x2c
 8001182:	fb00 f303 	mul.w	r3, r0, r3
 8001186:	440b      	add	r3, r1
 8001188:	335c      	adds	r3, #92	; 0x5c
 800118a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	212c      	movs	r1, #44	; 0x2c
 8001192:	fb01 f303 	mul.w	r3, r1, r3
 8001196:	4413      	add	r3, r2
 8001198:	335c      	adds	r3, #92	; 0x5c
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b02      	cmp	r3, #2
 800119e:	d912      	bls.n	80011c6 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80011a0:	687a      	ldr	r2, [r7, #4]
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	212c      	movs	r1, #44	; 0x2c
 80011a6:	fb01 f303 	mul.w	r3, r1, r3
 80011aa:	4413      	add	r3, r2
 80011ac:	335c      	adds	r3, #92	; 0x5c
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	212c      	movs	r1, #44	; 0x2c
 80011b8:	fb01 f303 	mul.w	r3, r1, r3
 80011bc:	4413      	add	r3, r2
 80011be:	3360      	adds	r3, #96	; 0x60
 80011c0:	2204      	movs	r2, #4
 80011c2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80011c4:	e073      	b.n	80012ae <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80011c6:	687a      	ldr	r2, [r7, #4]
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	212c      	movs	r1, #44	; 0x2c
 80011cc:	fb01 f303 	mul.w	r3, r1, r3
 80011d0:	4413      	add	r3, r2
 80011d2:	3360      	adds	r3, #96	; 0x60
 80011d4:	2202      	movs	r2, #2
 80011d6:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	015a      	lsls	r2, r3, #5
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	4413      	add	r3, r2
 80011e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80011ee:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011f6:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	015a      	lsls	r2, r3, #5
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	4413      	add	r3, r2
 8001200:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001204:	461a      	mov	r2, r3
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800120a:	e050      	b.n	80012ae <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800120c:	687a      	ldr	r2, [r7, #4]
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	212c      	movs	r1, #44	; 0x2c
 8001212:	fb01 f303 	mul.w	r3, r1, r3
 8001216:	4413      	add	r3, r2
 8001218:	3361      	adds	r3, #97	; 0x61
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b03      	cmp	r3, #3
 800121e:	d122      	bne.n	8001266 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	212c      	movs	r1, #44	; 0x2c
 8001226:	fb01 f303 	mul.w	r3, r1, r3
 800122a:	4413      	add	r3, r2
 800122c:	3360      	adds	r3, #96	; 0x60
 800122e:	2202      	movs	r2, #2
 8001230:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	015a      	lsls	r2, r3, #5
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	4413      	add	r3, r2
 800123a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001248:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001250:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	015a      	lsls	r2, r3, #5
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	4413      	add	r3, r2
 800125a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800125e:	461a      	mov	r2, r3
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	6013      	str	r3, [r2, #0]
 8001264:	e023      	b.n	80012ae <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	212c      	movs	r1, #44	; 0x2c
 800126c:	fb01 f303 	mul.w	r3, r1, r3
 8001270:	4413      	add	r3, r2
 8001272:	3361      	adds	r3, #97	; 0x61
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b07      	cmp	r3, #7
 8001278:	d119      	bne.n	80012ae <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	212c      	movs	r1, #44	; 0x2c
 8001280:	fb01 f303 	mul.w	r3, r1, r3
 8001284:	4413      	add	r3, r2
 8001286:	335c      	adds	r3, #92	; 0x5c
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	1c5a      	adds	r2, r3, #1
 800128c:	6879      	ldr	r1, [r7, #4]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	202c      	movs	r0, #44	; 0x2c
 8001292:	fb00 f303 	mul.w	r3, r0, r3
 8001296:	440b      	add	r3, r1
 8001298:	335c      	adds	r3, #92	; 0x5c
 800129a:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	212c      	movs	r1, #44	; 0x2c
 80012a2:	fb01 f303 	mul.w	r3, r1, r3
 80012a6:	4413      	add	r3, r2
 80012a8:	3360      	adds	r3, #96	; 0x60
 80012aa:	2204      	movs	r2, #4
 80012ac:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	015a      	lsls	r2, r3, #5
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	4413      	add	r3, r2
 80012b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80012ba:	461a      	mov	r2, r3
 80012bc:	2302      	movs	r3, #2
 80012be:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	b2d9      	uxtb	r1, r3
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	202c      	movs	r0, #44	; 0x2c
 80012ca:	fb00 f303 	mul.w	r3, r0, r3
 80012ce:	4413      	add	r3, r2
 80012d0:	3360      	adds	r3, #96	; 0x60
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	461a      	mov	r2, r3
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f001 fd23 	bl	8002d22 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80012dc:	e061      	b.n	80013a2 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	015a      	lsls	r2, r3, #5
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	4413      	add	r3, r2
 80012e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	f003 0310 	and.w	r3, r3, #16
 80012f0:	2b10      	cmp	r3, #16
 80012f2:	d156      	bne.n	80013a2 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	212c      	movs	r1, #44	; 0x2c
 80012fa:	fb01 f303 	mul.w	r3, r1, r3
 80012fe:	4413      	add	r3, r2
 8001300:	333f      	adds	r3, #63	; 0x3f
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b03      	cmp	r3, #3
 8001306:	d111      	bne.n	800132c <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	212c      	movs	r1, #44	; 0x2c
 800130e:	fb01 f303 	mul.w	r3, r1, r3
 8001312:	4413      	add	r3, r2
 8001314:	335c      	adds	r3, #92	; 0x5c
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	68fa      	ldr	r2, [r7, #12]
 8001320:	b2d2      	uxtb	r2, r2
 8001322:	4611      	mov	r1, r2
 8001324:	4618      	mov	r0, r3
 8001326:	f001 faa5 	bl	8002874 <USB_HC_Halt>
 800132a:	e031      	b.n	8001390 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	212c      	movs	r1, #44	; 0x2c
 8001332:	fb01 f303 	mul.w	r3, r1, r3
 8001336:	4413      	add	r3, r2
 8001338:	333f      	adds	r3, #63	; 0x3f
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d009      	beq.n	8001354 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001340:	687a      	ldr	r2, [r7, #4]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	212c      	movs	r1, #44	; 0x2c
 8001346:	fb01 f303 	mul.w	r3, r1, r3
 800134a:	4413      	add	r3, r2
 800134c:	333f      	adds	r3, #63	; 0x3f
 800134e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001350:	2b02      	cmp	r3, #2
 8001352:	d11d      	bne.n	8001390 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001354:	687a      	ldr	r2, [r7, #4]
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	212c      	movs	r1, #44	; 0x2c
 800135a:	fb01 f303 	mul.w	r3, r1, r3
 800135e:	4413      	add	r3, r2
 8001360:	335c      	adds	r3, #92	; 0x5c
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	691b      	ldr	r3, [r3, #16]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d110      	bne.n	8001390 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 800136e:	687a      	ldr	r2, [r7, #4]
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	212c      	movs	r1, #44	; 0x2c
 8001374:	fb01 f303 	mul.w	r3, r1, r3
 8001378:	4413      	add	r3, r2
 800137a:	3361      	adds	r3, #97	; 0x61
 800137c:	2203      	movs	r2, #3
 800137e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	68fa      	ldr	r2, [r7, #12]
 8001386:	b2d2      	uxtb	r2, r2
 8001388:	4611      	mov	r1, r2
 800138a:	4618      	mov	r0, r3
 800138c:	f001 fa72 	bl	8002874 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	015a      	lsls	r2, r3, #5
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	4413      	add	r3, r2
 8001398:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800139c:	461a      	mov	r2, r3
 800139e:	2310      	movs	r3, #16
 80013a0:	6093      	str	r3, [r2, #8]
}
 80013a2:	bf00      	nop
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}

080013aa <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b088      	sub	sp, #32
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	6078      	str	r0, [r7, #4]
 80013b2:	460b      	mov	r3, r1
 80013b4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80013c0:	78fb      	ldrb	r3, [r7, #3]
 80013c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	015a      	lsls	r2, r3, #5
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	4413      	add	r3, r2
 80013cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	f003 0304 	and.w	r3, r3, #4
 80013d6:	2b04      	cmp	r3, #4
 80013d8:	d11a      	bne.n	8001410 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	015a      	lsls	r2, r3, #5
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	4413      	add	r3, r2
 80013e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80013e6:	461a      	mov	r2, r3
 80013e8:	2304      	movs	r3, #4
 80013ea:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	212c      	movs	r1, #44	; 0x2c
 80013f2:	fb01 f303 	mul.w	r3, r1, r3
 80013f6:	4413      	add	r3, r2
 80013f8:	3361      	adds	r3, #97	; 0x61
 80013fa:	2206      	movs	r2, #6
 80013fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	697a      	ldr	r2, [r7, #20]
 8001404:	b2d2      	uxtb	r2, r2
 8001406:	4611      	mov	r1, r2
 8001408:	4618      	mov	r0, r3
 800140a:	f001 fa33 	bl	8002874 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 800140e:	e331      	b.n	8001a74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	015a      	lsls	r2, r3, #5
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	4413      	add	r3, r2
 8001418:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f003 0320 	and.w	r3, r3, #32
 8001422:	2b20      	cmp	r3, #32
 8001424:	d12e      	bne.n	8001484 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	015a      	lsls	r2, r3, #5
 800142a:	69bb      	ldr	r3, [r7, #24]
 800142c:	4413      	add	r3, r2
 800142e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001432:	461a      	mov	r2, r3
 8001434:	2320      	movs	r3, #32
 8001436:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	212c      	movs	r1, #44	; 0x2c
 800143e:	fb01 f303 	mul.w	r3, r1, r3
 8001442:	4413      	add	r3, r2
 8001444:	333d      	adds	r3, #61	; 0x3d
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2b01      	cmp	r3, #1
 800144a:	f040 8313 	bne.w	8001a74 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	212c      	movs	r1, #44	; 0x2c
 8001454:	fb01 f303 	mul.w	r3, r1, r3
 8001458:	4413      	add	r3, r2
 800145a:	333d      	adds	r3, #61	; 0x3d
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	212c      	movs	r1, #44	; 0x2c
 8001466:	fb01 f303 	mul.w	r3, r1, r3
 800146a:	4413      	add	r3, r2
 800146c:	3360      	adds	r3, #96	; 0x60
 800146e:	2202      	movs	r2, #2
 8001470:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	697a      	ldr	r2, [r7, #20]
 8001478:	b2d2      	uxtb	r2, r2
 800147a:	4611      	mov	r1, r2
 800147c:	4618      	mov	r0, r3
 800147e:	f001 f9f9 	bl	8002874 <USB_HC_Halt>
}
 8001482:	e2f7      	b.n	8001a74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	015a      	lsls	r2, r3, #5
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	4413      	add	r3, r2
 800148c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001496:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800149a:	d112      	bne.n	80014c2 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	015a      	lsls	r2, r3, #5
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	4413      	add	r3, r2
 80014a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014a8:	461a      	mov	r2, r3
 80014aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014ae:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	b2d2      	uxtb	r2, r2
 80014b8:	4611      	mov	r1, r2
 80014ba:	4618      	mov	r0, r3
 80014bc:	f001 f9da 	bl	8002874 <USB_HC_Halt>
}
 80014c0:	e2d8      	b.n	8001a74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	015a      	lsls	r2, r3, #5
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	4413      	add	r3, r2
 80014ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f003 0301 	and.w	r3, r3, #1
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d140      	bne.n	800155a <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	212c      	movs	r1, #44	; 0x2c
 80014de:	fb01 f303 	mul.w	r3, r1, r3
 80014e2:	4413      	add	r3, r2
 80014e4:	335c      	adds	r3, #92	; 0x5c
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	015a      	lsls	r2, r3, #5
 80014ee:	69bb      	ldr	r3, [r7, #24]
 80014f0:	4413      	add	r3, r2
 80014f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014fc:	2b40      	cmp	r3, #64	; 0x40
 80014fe:	d111      	bne.n	8001524 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	212c      	movs	r1, #44	; 0x2c
 8001506:	fb01 f303 	mul.w	r3, r1, r3
 800150a:	4413      	add	r3, r2
 800150c:	333d      	adds	r3, #61	; 0x3d
 800150e:	2201      	movs	r2, #1
 8001510:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	015a      	lsls	r2, r3, #5
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	4413      	add	r3, r2
 800151a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800151e:	461a      	mov	r2, r3
 8001520:	2340      	movs	r3, #64	; 0x40
 8001522:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	015a      	lsls	r2, r3, #5
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	4413      	add	r3, r2
 800152c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001530:	461a      	mov	r2, r3
 8001532:	2301      	movs	r3, #1
 8001534:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	212c      	movs	r1, #44	; 0x2c
 800153c:	fb01 f303 	mul.w	r3, r1, r3
 8001540:	4413      	add	r3, r2
 8001542:	3361      	adds	r3, #97	; 0x61
 8001544:	2201      	movs	r2, #1
 8001546:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	697a      	ldr	r2, [r7, #20]
 800154e:	b2d2      	uxtb	r2, r2
 8001550:	4611      	mov	r1, r2
 8001552:	4618      	mov	r0, r3
 8001554:	f001 f98e 	bl	8002874 <USB_HC_Halt>
}
 8001558:	e28c      	b.n	8001a74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	015a      	lsls	r2, r3, #5
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	4413      	add	r3, r2
 8001562:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800156c:	2b40      	cmp	r3, #64	; 0x40
 800156e:	d12c      	bne.n	80015ca <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	212c      	movs	r1, #44	; 0x2c
 8001576:	fb01 f303 	mul.w	r3, r1, r3
 800157a:	4413      	add	r3, r2
 800157c:	3361      	adds	r3, #97	; 0x61
 800157e:	2204      	movs	r2, #4
 8001580:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	212c      	movs	r1, #44	; 0x2c
 8001588:	fb01 f303 	mul.w	r3, r1, r3
 800158c:	4413      	add	r3, r2
 800158e:	333d      	adds	r3, #61	; 0x3d
 8001590:	2201      	movs	r2, #1
 8001592:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	212c      	movs	r1, #44	; 0x2c
 800159a:	fb01 f303 	mul.w	r3, r1, r3
 800159e:	4413      	add	r3, r2
 80015a0:	335c      	adds	r3, #92	; 0x5c
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	697a      	ldr	r2, [r7, #20]
 80015ac:	b2d2      	uxtb	r2, r2
 80015ae:	4611      	mov	r1, r2
 80015b0:	4618      	mov	r0, r3
 80015b2:	f001 f95f 	bl	8002874 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	015a      	lsls	r2, r3, #5
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	4413      	add	r3, r2
 80015be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015c2:	461a      	mov	r2, r3
 80015c4:	2340      	movs	r3, #64	; 0x40
 80015c6:	6093      	str	r3, [r2, #8]
}
 80015c8:	e254      	b.n	8001a74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	015a      	lsls	r2, r3, #5
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	4413      	add	r3, r2
 80015d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	f003 0308 	and.w	r3, r3, #8
 80015dc:	2b08      	cmp	r3, #8
 80015de:	d11a      	bne.n	8001616 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	015a      	lsls	r2, r3, #5
 80015e4:	69bb      	ldr	r3, [r7, #24]
 80015e6:	4413      	add	r3, r2
 80015e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015ec:	461a      	mov	r2, r3
 80015ee:	2308      	movs	r3, #8
 80015f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	212c      	movs	r1, #44	; 0x2c
 80015f8:	fb01 f303 	mul.w	r3, r1, r3
 80015fc:	4413      	add	r3, r2
 80015fe:	3361      	adds	r3, #97	; 0x61
 8001600:	2205      	movs	r2, #5
 8001602:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	697a      	ldr	r2, [r7, #20]
 800160a:	b2d2      	uxtb	r2, r2
 800160c:	4611      	mov	r1, r2
 800160e:	4618      	mov	r0, r3
 8001610:	f001 f930 	bl	8002874 <USB_HC_Halt>
}
 8001614:	e22e      	b.n	8001a74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	015a      	lsls	r2, r3, #5
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	4413      	add	r3, r2
 800161e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	f003 0310 	and.w	r3, r3, #16
 8001628:	2b10      	cmp	r3, #16
 800162a:	d140      	bne.n	80016ae <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	212c      	movs	r1, #44	; 0x2c
 8001632:	fb01 f303 	mul.w	r3, r1, r3
 8001636:	4413      	add	r3, r2
 8001638:	335c      	adds	r3, #92	; 0x5c
 800163a:	2200      	movs	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800163e:	687a      	ldr	r2, [r7, #4]
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	212c      	movs	r1, #44	; 0x2c
 8001644:	fb01 f303 	mul.w	r3, r1, r3
 8001648:	4413      	add	r3, r2
 800164a:	3361      	adds	r3, #97	; 0x61
 800164c:	2203      	movs	r2, #3
 800164e:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	212c      	movs	r1, #44	; 0x2c
 8001656:	fb01 f303 	mul.w	r3, r1, r3
 800165a:	4413      	add	r3, r2
 800165c:	333d      	adds	r3, #61	; 0x3d
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d112      	bne.n	800168a <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	212c      	movs	r1, #44	; 0x2c
 800166a:	fb01 f303 	mul.w	r3, r1, r3
 800166e:	4413      	add	r3, r2
 8001670:	333c      	adds	r3, #60	; 0x3c
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d108      	bne.n	800168a <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	212c      	movs	r1, #44	; 0x2c
 800167e:	fb01 f303 	mul.w	r3, r1, r3
 8001682:	4413      	add	r3, r2
 8001684:	333d      	adds	r3, #61	; 0x3d
 8001686:	2201      	movs	r2, #1
 8001688:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	b2d2      	uxtb	r2, r2
 8001692:	4611      	mov	r1, r2
 8001694:	4618      	mov	r0, r3
 8001696:	f001 f8ed 	bl	8002874 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	015a      	lsls	r2, r3, #5
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	4413      	add	r3, r2
 80016a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016a6:	461a      	mov	r2, r3
 80016a8:	2310      	movs	r3, #16
 80016aa:	6093      	str	r3, [r2, #8]
}
 80016ac:	e1e2      	b.n	8001a74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	015a      	lsls	r2, r3, #5
 80016b2:	69bb      	ldr	r3, [r7, #24]
 80016b4:	4413      	add	r3, r2
 80016b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016c0:	2b80      	cmp	r3, #128	; 0x80
 80016c2:	d164      	bne.n	800178e <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	691b      	ldr	r3, [r3, #16]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d111      	bne.n	80016f0 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	212c      	movs	r1, #44	; 0x2c
 80016d2:	fb01 f303 	mul.w	r3, r1, r3
 80016d6:	4413      	add	r3, r2
 80016d8:	3361      	adds	r3, #97	; 0x61
 80016da:	2206      	movs	r2, #6
 80016dc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	697a      	ldr	r2, [r7, #20]
 80016e4:	b2d2      	uxtb	r2, r2
 80016e6:	4611      	mov	r1, r2
 80016e8:	4618      	mov	r0, r3
 80016ea:	f001 f8c3 	bl	8002874 <USB_HC_Halt>
 80016ee:	e044      	b.n	800177a <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	212c      	movs	r1, #44	; 0x2c
 80016f6:	fb01 f303 	mul.w	r3, r1, r3
 80016fa:	4413      	add	r3, r2
 80016fc:	335c      	adds	r3, #92	; 0x5c
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	1c5a      	adds	r2, r3, #1
 8001702:	6879      	ldr	r1, [r7, #4]
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	202c      	movs	r0, #44	; 0x2c
 8001708:	fb00 f303 	mul.w	r3, r0, r3
 800170c:	440b      	add	r3, r1
 800170e:	335c      	adds	r3, #92	; 0x5c
 8001710:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	212c      	movs	r1, #44	; 0x2c
 8001718:	fb01 f303 	mul.w	r3, r1, r3
 800171c:	4413      	add	r3, r2
 800171e:	335c      	adds	r3, #92	; 0x5c
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2b02      	cmp	r3, #2
 8001724:	d920      	bls.n	8001768 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	212c      	movs	r1, #44	; 0x2c
 800172c:	fb01 f303 	mul.w	r3, r1, r3
 8001730:	4413      	add	r3, r2
 8001732:	335c      	adds	r3, #92	; 0x5c
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	212c      	movs	r1, #44	; 0x2c
 800173e:	fb01 f303 	mul.w	r3, r1, r3
 8001742:	4413      	add	r3, r2
 8001744:	3360      	adds	r3, #96	; 0x60
 8001746:	2204      	movs	r2, #4
 8001748:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	b2d9      	uxtb	r1, r3
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	202c      	movs	r0, #44	; 0x2c
 8001754:	fb00 f303 	mul.w	r3, r0, r3
 8001758:	4413      	add	r3, r2
 800175a:	3360      	adds	r3, #96	; 0x60
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	461a      	mov	r2, r3
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f001 fade 	bl	8002d22 <HAL_HCD_HC_NotifyURBChange_Callback>
 8001766:	e008      	b.n	800177a <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	212c      	movs	r1, #44	; 0x2c
 800176e:	fb01 f303 	mul.w	r3, r1, r3
 8001772:	4413      	add	r3, r2
 8001774:	3360      	adds	r3, #96	; 0x60
 8001776:	2202      	movs	r2, #2
 8001778:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	015a      	lsls	r2, r3, #5
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	4413      	add	r3, r2
 8001782:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001786:	461a      	mov	r2, r3
 8001788:	2380      	movs	r3, #128	; 0x80
 800178a:	6093      	str	r3, [r2, #8]
}
 800178c:	e172      	b.n	8001a74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	015a      	lsls	r2, r3, #5
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	4413      	add	r3, r2
 8001796:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017a4:	d11b      	bne.n	80017de <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	212c      	movs	r1, #44	; 0x2c
 80017ac:	fb01 f303 	mul.w	r3, r1, r3
 80017b0:	4413      	add	r3, r2
 80017b2:	3361      	adds	r3, #97	; 0x61
 80017b4:	2208      	movs	r2, #8
 80017b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	697a      	ldr	r2, [r7, #20]
 80017be:	b2d2      	uxtb	r2, r2
 80017c0:	4611      	mov	r1, r2
 80017c2:	4618      	mov	r0, r3
 80017c4:	f001 f856 	bl	8002874 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	015a      	lsls	r2, r3, #5
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	4413      	add	r3, r2
 80017d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017d4:	461a      	mov	r2, r3
 80017d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017da:	6093      	str	r3, [r2, #8]
}
 80017dc:	e14a      	b.n	8001a74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	015a      	lsls	r2, r3, #5
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	4413      	add	r3, r2
 80017e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	f040 813f 	bne.w	8001a74 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	212c      	movs	r1, #44	; 0x2c
 80017fc:	fb01 f303 	mul.w	r3, r1, r3
 8001800:	4413      	add	r3, r2
 8001802:	3361      	adds	r3, #97	; 0x61
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d17d      	bne.n	8001906 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	212c      	movs	r1, #44	; 0x2c
 8001810:	fb01 f303 	mul.w	r3, r1, r3
 8001814:	4413      	add	r3, r2
 8001816:	3360      	adds	r3, #96	; 0x60
 8001818:	2201      	movs	r2, #1
 800181a:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	212c      	movs	r1, #44	; 0x2c
 8001822:	fb01 f303 	mul.w	r3, r1, r3
 8001826:	4413      	add	r3, r2
 8001828:	333f      	adds	r3, #63	; 0x3f
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b02      	cmp	r3, #2
 800182e:	d00a      	beq.n	8001846 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	212c      	movs	r1, #44	; 0x2c
 8001836:	fb01 f303 	mul.w	r3, r1, r3
 800183a:	4413      	add	r3, r2
 800183c:	333f      	adds	r3, #63	; 0x3f
 800183e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8001840:	2b03      	cmp	r3, #3
 8001842:	f040 8100 	bne.w	8001a46 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	691b      	ldr	r3, [r3, #16]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d113      	bne.n	8001876 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	212c      	movs	r1, #44	; 0x2c
 8001854:	fb01 f303 	mul.w	r3, r1, r3
 8001858:	4413      	add	r3, r2
 800185a:	3355      	adds	r3, #85	; 0x55
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	f083 0301 	eor.w	r3, r3, #1
 8001862:	b2d8      	uxtb	r0, r3
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	212c      	movs	r1, #44	; 0x2c
 800186a:	fb01 f303 	mul.w	r3, r1, r3
 800186e:	4413      	add	r3, r2
 8001870:	3355      	adds	r3, #85	; 0x55
 8001872:	4602      	mov	r2, r0
 8001874:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	691b      	ldr	r3, [r3, #16]
 800187a:	2b01      	cmp	r3, #1
 800187c:	f040 80e3 	bne.w	8001a46 <HCD_HC_OUT_IRQHandler+0x69c>
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	212c      	movs	r1, #44	; 0x2c
 8001886:	fb01 f303 	mul.w	r3, r1, r3
 800188a:	4413      	add	r3, r2
 800188c:	334c      	adds	r3, #76	; 0x4c
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	f000 80d8 	beq.w	8001a46 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	212c      	movs	r1, #44	; 0x2c
 800189c:	fb01 f303 	mul.w	r3, r1, r3
 80018a0:	4413      	add	r3, r2
 80018a2:	334c      	adds	r3, #76	; 0x4c
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	6879      	ldr	r1, [r7, #4]
 80018a8:	697a      	ldr	r2, [r7, #20]
 80018aa:	202c      	movs	r0, #44	; 0x2c
 80018ac:	fb00 f202 	mul.w	r2, r0, r2
 80018b0:	440a      	add	r2, r1
 80018b2:	3240      	adds	r2, #64	; 0x40
 80018b4:	8812      	ldrh	r2, [r2, #0]
 80018b6:	4413      	add	r3, r2
 80018b8:	3b01      	subs	r3, #1
 80018ba:	6879      	ldr	r1, [r7, #4]
 80018bc:	697a      	ldr	r2, [r7, #20]
 80018be:	202c      	movs	r0, #44	; 0x2c
 80018c0:	fb00 f202 	mul.w	r2, r0, r2
 80018c4:	440a      	add	r2, r1
 80018c6:	3240      	adds	r2, #64	; 0x40
 80018c8:	8812      	ldrh	r2, [r2, #0]
 80018ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80018ce:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	f000 80b5 	beq.w	8001a46 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	212c      	movs	r1, #44	; 0x2c
 80018e2:	fb01 f303 	mul.w	r3, r1, r3
 80018e6:	4413      	add	r3, r2
 80018e8:	3355      	adds	r3, #85	; 0x55
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	f083 0301 	eor.w	r3, r3, #1
 80018f0:	b2d8      	uxtb	r0, r3
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	212c      	movs	r1, #44	; 0x2c
 80018f8:	fb01 f303 	mul.w	r3, r1, r3
 80018fc:	4413      	add	r3, r2
 80018fe:	3355      	adds	r3, #85	; 0x55
 8001900:	4602      	mov	r2, r0
 8001902:	701a      	strb	r2, [r3, #0]
 8001904:	e09f      	b.n	8001a46 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	212c      	movs	r1, #44	; 0x2c
 800190c:	fb01 f303 	mul.w	r3, r1, r3
 8001910:	4413      	add	r3, r2
 8001912:	3361      	adds	r3, #97	; 0x61
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b03      	cmp	r3, #3
 8001918:	d109      	bne.n	800192e <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	212c      	movs	r1, #44	; 0x2c
 8001920:	fb01 f303 	mul.w	r3, r1, r3
 8001924:	4413      	add	r3, r2
 8001926:	3360      	adds	r3, #96	; 0x60
 8001928:	2202      	movs	r2, #2
 800192a:	701a      	strb	r2, [r3, #0]
 800192c:	e08b      	b.n	8001a46 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	212c      	movs	r1, #44	; 0x2c
 8001934:	fb01 f303 	mul.w	r3, r1, r3
 8001938:	4413      	add	r3, r2
 800193a:	3361      	adds	r3, #97	; 0x61
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b04      	cmp	r3, #4
 8001940:	d109      	bne.n	8001956 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	212c      	movs	r1, #44	; 0x2c
 8001948:	fb01 f303 	mul.w	r3, r1, r3
 800194c:	4413      	add	r3, r2
 800194e:	3360      	adds	r3, #96	; 0x60
 8001950:	2202      	movs	r2, #2
 8001952:	701a      	strb	r2, [r3, #0]
 8001954:	e077      	b.n	8001a46 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	212c      	movs	r1, #44	; 0x2c
 800195c:	fb01 f303 	mul.w	r3, r1, r3
 8001960:	4413      	add	r3, r2
 8001962:	3361      	adds	r3, #97	; 0x61
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b05      	cmp	r3, #5
 8001968:	d109      	bne.n	800197e <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	212c      	movs	r1, #44	; 0x2c
 8001970:	fb01 f303 	mul.w	r3, r1, r3
 8001974:	4413      	add	r3, r2
 8001976:	3360      	adds	r3, #96	; 0x60
 8001978:	2205      	movs	r2, #5
 800197a:	701a      	strb	r2, [r3, #0]
 800197c:	e063      	b.n	8001a46 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	212c      	movs	r1, #44	; 0x2c
 8001984:	fb01 f303 	mul.w	r3, r1, r3
 8001988:	4413      	add	r3, r2
 800198a:	3361      	adds	r3, #97	; 0x61
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b06      	cmp	r3, #6
 8001990:	d009      	beq.n	80019a6 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	212c      	movs	r1, #44	; 0x2c
 8001998:	fb01 f303 	mul.w	r3, r1, r3
 800199c:	4413      	add	r3, r2
 800199e:	3361      	adds	r3, #97	; 0x61
 80019a0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80019a2:	2b08      	cmp	r3, #8
 80019a4:	d14f      	bne.n	8001a46 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	212c      	movs	r1, #44	; 0x2c
 80019ac:	fb01 f303 	mul.w	r3, r1, r3
 80019b0:	4413      	add	r3, r2
 80019b2:	335c      	adds	r3, #92	; 0x5c
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	1c5a      	adds	r2, r3, #1
 80019b8:	6879      	ldr	r1, [r7, #4]
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	202c      	movs	r0, #44	; 0x2c
 80019be:	fb00 f303 	mul.w	r3, r0, r3
 80019c2:	440b      	add	r3, r1
 80019c4:	335c      	adds	r3, #92	; 0x5c
 80019c6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	212c      	movs	r1, #44	; 0x2c
 80019ce:	fb01 f303 	mul.w	r3, r1, r3
 80019d2:	4413      	add	r3, r2
 80019d4:	335c      	adds	r3, #92	; 0x5c
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d912      	bls.n	8001a02 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	212c      	movs	r1, #44	; 0x2c
 80019e2:	fb01 f303 	mul.w	r3, r1, r3
 80019e6:	4413      	add	r3, r2
 80019e8:	335c      	adds	r3, #92	; 0x5c
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	212c      	movs	r1, #44	; 0x2c
 80019f4:	fb01 f303 	mul.w	r3, r1, r3
 80019f8:	4413      	add	r3, r2
 80019fa:	3360      	adds	r3, #96	; 0x60
 80019fc:	2204      	movs	r2, #4
 80019fe:	701a      	strb	r2, [r3, #0]
 8001a00:	e021      	b.n	8001a46 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	212c      	movs	r1, #44	; 0x2c
 8001a08:	fb01 f303 	mul.w	r3, r1, r3
 8001a0c:	4413      	add	r3, r2
 8001a0e:	3360      	adds	r3, #96	; 0x60
 8001a10:	2202      	movs	r2, #2
 8001a12:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	015a      	lsls	r2, r3, #5
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001a2a:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001a32:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	015a      	lsls	r2, r3, #5
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a40:	461a      	mov	r2, r3
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	015a      	lsls	r2, r3, #5
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a52:	461a      	mov	r2, r3
 8001a54:	2302      	movs	r3, #2
 8001a56:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	b2d9      	uxtb	r1, r3
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	202c      	movs	r0, #44	; 0x2c
 8001a62:	fb00 f303 	mul.w	r3, r0, r3
 8001a66:	4413      	add	r3, r2
 8001a68:	3360      	adds	r3, #96	; 0x60
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f001 f957 	bl	8002d22 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8001a74:	bf00      	nop
 8001a76:	3720      	adds	r7, #32
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08a      	sub	sp, #40	; 0x28
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a8c:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	6a1b      	ldr	r3, [r3, #32]
 8001a94:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	f003 030f 	and.w	r3, r3, #15
 8001a9c:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	0c5b      	lsrs	r3, r3, #17
 8001aa2:	f003 030f 	and.w	r3, r3, #15
 8001aa6:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	091b      	lsrs	r3, r3, #4
 8001aac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001ab0:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d004      	beq.n	8001ac2 <HCD_RXQLVL_IRQHandler+0x46>
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	2b05      	cmp	r3, #5
 8001abc:	f000 80a9 	beq.w	8001c12 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8001ac0:	e0aa      	b.n	8001c18 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	f000 80a6 	beq.w	8001c16 <HCD_RXQLVL_IRQHandler+0x19a>
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	212c      	movs	r1, #44	; 0x2c
 8001ad0:	fb01 f303 	mul.w	r3, r1, r3
 8001ad4:	4413      	add	r3, r2
 8001ad6:	3344      	adds	r3, #68	; 0x44
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	f000 809b 	beq.w	8001c16 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	212c      	movs	r1, #44	; 0x2c
 8001ae6:	fb01 f303 	mul.w	r3, r1, r3
 8001aea:	4413      	add	r3, r2
 8001aec:	3350      	adds	r3, #80	; 0x50
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	441a      	add	r2, r3
 8001af4:	6879      	ldr	r1, [r7, #4]
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	202c      	movs	r0, #44	; 0x2c
 8001afa:	fb00 f303 	mul.w	r3, r0, r3
 8001afe:	440b      	add	r3, r1
 8001b00:	334c      	adds	r3, #76	; 0x4c
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d87a      	bhi.n	8001bfe <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6818      	ldr	r0, [r3, #0]
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	212c      	movs	r1, #44	; 0x2c
 8001b12:	fb01 f303 	mul.w	r3, r1, r3
 8001b16:	4413      	add	r3, r2
 8001b18:	3344      	adds	r3, #68	; 0x44
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	b292      	uxth	r2, r2
 8001b20:	4619      	mov	r1, r3
 8001b22:	f000 fde3 	bl	80026ec <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	212c      	movs	r1, #44	; 0x2c
 8001b2c:	fb01 f303 	mul.w	r3, r1, r3
 8001b30:	4413      	add	r3, r2
 8001b32:	3344      	adds	r3, #68	; 0x44
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	441a      	add	r2, r3
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	202c      	movs	r0, #44	; 0x2c
 8001b40:	fb00 f303 	mul.w	r3, r0, r3
 8001b44:	440b      	add	r3, r1
 8001b46:	3344      	adds	r3, #68	; 0x44
 8001b48:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	212c      	movs	r1, #44	; 0x2c
 8001b50:	fb01 f303 	mul.w	r3, r1, r3
 8001b54:	4413      	add	r3, r2
 8001b56:	3350      	adds	r3, #80	; 0x50
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	441a      	add	r2, r3
 8001b5e:	6879      	ldr	r1, [r7, #4]
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	202c      	movs	r0, #44	; 0x2c
 8001b64:	fb00 f303 	mul.w	r3, r0, r3
 8001b68:	440b      	add	r3, r1
 8001b6a:	3350      	adds	r3, #80	; 0x50
 8001b6c:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	015a      	lsls	r2, r3, #5
 8001b72:	6a3b      	ldr	r3, [r7, #32]
 8001b74:	4413      	add	r3, r2
 8001b76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b7a:	691b      	ldr	r3, [r3, #16]
 8001b7c:	0cdb      	lsrs	r3, r3, #19
 8001b7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b82:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	212c      	movs	r1, #44	; 0x2c
 8001b8a:	fb01 f303 	mul.w	r3, r1, r3
 8001b8e:	4413      	add	r3, r2
 8001b90:	3340      	adds	r3, #64	; 0x40
 8001b92:	881b      	ldrh	r3, [r3, #0]
 8001b94:	461a      	mov	r2, r3
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d13c      	bne.n	8001c16 <HCD_RXQLVL_IRQHandler+0x19a>
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d039      	beq.n	8001c16 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	015a      	lsls	r2, r3, #5
 8001ba6:	6a3b      	ldr	r3, [r7, #32]
 8001ba8:	4413      	add	r3, r2
 8001baa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001bb8:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001bc0:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	015a      	lsls	r2, r3, #5
 8001bc6:	6a3b      	ldr	r3, [r7, #32]
 8001bc8:	4413      	add	r3, r2
 8001bca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bce:	461a      	mov	r2, r3
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	212c      	movs	r1, #44	; 0x2c
 8001bda:	fb01 f303 	mul.w	r3, r1, r3
 8001bde:	4413      	add	r3, r2
 8001be0:	3354      	adds	r3, #84	; 0x54
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	f083 0301 	eor.w	r3, r3, #1
 8001be8:	b2d8      	uxtb	r0, r3
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	212c      	movs	r1, #44	; 0x2c
 8001bf0:	fb01 f303 	mul.w	r3, r1, r3
 8001bf4:	4413      	add	r3, r2
 8001bf6:	3354      	adds	r3, #84	; 0x54
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	701a      	strb	r2, [r3, #0]
      break;
 8001bfc:	e00b      	b.n	8001c16 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	212c      	movs	r1, #44	; 0x2c
 8001c04:	fb01 f303 	mul.w	r3, r1, r3
 8001c08:	4413      	add	r3, r2
 8001c0a:	3360      	adds	r3, #96	; 0x60
 8001c0c:	2204      	movs	r2, #4
 8001c0e:	701a      	strb	r2, [r3, #0]
      break;
 8001c10:	e001      	b.n	8001c16 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8001c12:	bf00      	nop
 8001c14:	e000      	b.n	8001c18 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8001c16:	bf00      	nop
  }
}
 8001c18:	bf00      	nop
 8001c1a:	3728      	adds	r7, #40	; 0x28
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8001c4c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d10b      	bne.n	8001c70 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d102      	bne.n	8001c68 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f001 f841 	bl	8002cea <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	f043 0302 	orr.w	r3, r3, #2
 8001c6e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f003 0308 	and.w	r3, r3, #8
 8001c76:	2b08      	cmp	r3, #8
 8001c78:	d132      	bne.n	8001ce0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	f043 0308 	orr.w	r3, r3, #8
 8001c80:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f003 0304 	and.w	r3, r3, #4
 8001c88:	2b04      	cmp	r3, #4
 8001c8a:	d126      	bne.n	8001cda <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d113      	bne.n	8001cbc <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8001c9a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001c9e:	d106      	bne.n	8001cae <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2102      	movs	r1, #2
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f000 fd99 	bl	80027de <USB_InitFSLSPClkSel>
 8001cac:	e011      	b.n	8001cd2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f000 fd92 	bl	80027de <USB_InitFSLSPClkSel>
 8001cba:	e00a      	b.n	8001cd2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d106      	bne.n	8001cd2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001cca:	461a      	mov	r2, r3
 8001ccc:	f64e 2360 	movw	r3, #60000	; 0xea60
 8001cd0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f001 f833 	bl	8002d3e <HAL_HCD_PortEnabled_Callback>
 8001cd8:	e002      	b.n	8001ce0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f001 f83d 	bl	8002d5a <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f003 0320 	and.w	r3, r3, #32
 8001ce6:	2b20      	cmp	r3, #32
 8001ce8:	d103      	bne.n	8001cf2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	f043 0320 	orr.w	r3, r3, #32
 8001cf0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	6013      	str	r3, [r2, #0]
}
 8001cfe:	bf00      	nop
 8001d00:	3718      	adds	r7, #24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
	...

08001d08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e12b      	b.n	8001f72 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d106      	bne.n	8001d34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f7fe faee 	bl	8000310 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2224      	movs	r2, #36	; 0x24
 8001d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f022 0201 	bic.w	r2, r2, #1
 8001d4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d6c:	f000 fc24 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
 8001d70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	4a81      	ldr	r2, [pc, #516]	; (8001f7c <HAL_I2C_Init+0x274>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d807      	bhi.n	8001d8c <HAL_I2C_Init+0x84>
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4a80      	ldr	r2, [pc, #512]	; (8001f80 <HAL_I2C_Init+0x278>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	bf94      	ite	ls
 8001d84:	2301      	movls	r3, #1
 8001d86:	2300      	movhi	r3, #0
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	e006      	b.n	8001d9a <HAL_I2C_Init+0x92>
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4a7d      	ldr	r2, [pc, #500]	; (8001f84 <HAL_I2C_Init+0x27c>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	bf94      	ite	ls
 8001d94:	2301      	movls	r3, #1
 8001d96:	2300      	movhi	r3, #0
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e0e7      	b.n	8001f72 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	4a78      	ldr	r2, [pc, #480]	; (8001f88 <HAL_I2C_Init+0x280>)
 8001da6:	fba2 2303 	umull	r2, r3, r2, r3
 8001daa:	0c9b      	lsrs	r3, r3, #18
 8001dac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68ba      	ldr	r2, [r7, #8]
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	6a1b      	ldr	r3, [r3, #32]
 8001dc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	4a6a      	ldr	r2, [pc, #424]	; (8001f7c <HAL_I2C_Init+0x274>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d802      	bhi.n	8001ddc <HAL_I2C_Init+0xd4>
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	e009      	b.n	8001df0 <HAL_I2C_Init+0xe8>
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001de2:	fb02 f303 	mul.w	r3, r2, r3
 8001de6:	4a69      	ldr	r2, [pc, #420]	; (8001f8c <HAL_I2C_Init+0x284>)
 8001de8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dec:	099b      	lsrs	r3, r3, #6
 8001dee:	3301      	adds	r3, #1
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6812      	ldr	r2, [r2, #0]
 8001df4:	430b      	orrs	r3, r1
 8001df6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001e02:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	495c      	ldr	r1, [pc, #368]	; (8001f7c <HAL_I2C_Init+0x274>)
 8001e0c:	428b      	cmp	r3, r1
 8001e0e:	d819      	bhi.n	8001e44 <HAL_I2C_Init+0x13c>
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	1e59      	subs	r1, r3, #1
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e1e:	1c59      	adds	r1, r3, #1
 8001e20:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001e24:	400b      	ands	r3, r1
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d00a      	beq.n	8001e40 <HAL_I2C_Init+0x138>
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	1e59      	subs	r1, r3, #1
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e38:	3301      	adds	r3, #1
 8001e3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e3e:	e051      	b.n	8001ee4 <HAL_I2C_Init+0x1dc>
 8001e40:	2304      	movs	r3, #4
 8001e42:	e04f      	b.n	8001ee4 <HAL_I2C_Init+0x1dc>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d111      	bne.n	8001e70 <HAL_I2C_Init+0x168>
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	1e58      	subs	r0, r3, #1
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6859      	ldr	r1, [r3, #4]
 8001e54:	460b      	mov	r3, r1
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	440b      	add	r3, r1
 8001e5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e5e:	3301      	adds	r3, #1
 8001e60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	bf0c      	ite	eq
 8001e68:	2301      	moveq	r3, #1
 8001e6a:	2300      	movne	r3, #0
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	e012      	b.n	8001e96 <HAL_I2C_Init+0x18e>
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	1e58      	subs	r0, r3, #1
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6859      	ldr	r1, [r3, #4]
 8001e78:	460b      	mov	r3, r1
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	440b      	add	r3, r1
 8001e7e:	0099      	lsls	r1, r3, #2
 8001e80:	440b      	add	r3, r1
 8001e82:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e86:	3301      	adds	r3, #1
 8001e88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	bf0c      	ite	eq
 8001e90:	2301      	moveq	r3, #1
 8001e92:	2300      	movne	r3, #0
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <HAL_I2C_Init+0x196>
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e022      	b.n	8001ee4 <HAL_I2C_Init+0x1dc>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d10e      	bne.n	8001ec4 <HAL_I2C_Init+0x1bc>
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	1e58      	subs	r0, r3, #1
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6859      	ldr	r1, [r3, #4]
 8001eae:	460b      	mov	r3, r1
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	440b      	add	r3, r1
 8001eb4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001eb8:	3301      	adds	r3, #1
 8001eba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ebe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ec2:	e00f      	b.n	8001ee4 <HAL_I2C_Init+0x1dc>
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	1e58      	subs	r0, r3, #1
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6859      	ldr	r1, [r3, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	440b      	add	r3, r1
 8001ed2:	0099      	lsls	r1, r3, #2
 8001ed4:	440b      	add	r3, r1
 8001ed6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001eda:	3301      	adds	r3, #1
 8001edc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ee0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ee4:	6879      	ldr	r1, [r7, #4]
 8001ee6:	6809      	ldr	r1, [r1, #0]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	69da      	ldr	r2, [r3, #28]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a1b      	ldr	r3, [r3, #32]
 8001efe:	431a      	orrs	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	430a      	orrs	r2, r1
 8001f06:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001f12:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	6911      	ldr	r1, [r2, #16]
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	68d2      	ldr	r2, [r2, #12]
 8001f1e:	4311      	orrs	r1, r2
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	6812      	ldr	r2, [r2, #0]
 8001f24:	430b      	orrs	r3, r1
 8001f26:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	695a      	ldr	r2, [r3, #20]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	430a      	orrs	r2, r1
 8001f42:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f042 0201 	orr.w	r2, r2, #1
 8001f52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2220      	movs	r2, #32
 8001f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3710      	adds	r7, #16
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	000186a0 	.word	0x000186a0
 8001f80:	001e847f 	.word	0x001e847f
 8001f84:	003d08ff 	.word	0x003d08ff
 8001f88:	431bde83 	.word	0x431bde83
 8001f8c:	10624dd3 	.word	0x10624dd3

08001f90 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b088      	sub	sp, #32
 8001f94:	af02      	add	r7, sp, #8
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	607a      	str	r2, [r7, #4]
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	817b      	strh	r3, [r7, #10]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001fa4:	f7fe fad2 	bl	800054c <HAL_GetTick>
 8001fa8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	2b20      	cmp	r3, #32
 8001fb4:	f040 80e0 	bne.w	8002178 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	9300      	str	r3, [sp, #0]
 8001fbc:	2319      	movs	r3, #25
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	4970      	ldr	r1, [pc, #448]	; (8002184 <HAL_I2C_Master_Transmit+0x1f4>)
 8001fc2:	68f8      	ldr	r0, [r7, #12]
 8001fc4:	f000 f964 	bl	8002290 <I2C_WaitOnFlagUntilTimeout>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	e0d3      	b.n	800217a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d101      	bne.n	8001fe0 <HAL_I2C_Master_Transmit+0x50>
 8001fdc:	2302      	movs	r3, #2
 8001fde:	e0cc      	b.n	800217a <HAL_I2C_Master_Transmit+0x1ea>
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d007      	beq.n	8002006 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f042 0201 	orr.w	r2, r2, #1
 8002004:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002014:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2221      	movs	r2, #33	; 0x21
 800201a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2210      	movs	r2, #16
 8002022:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2200      	movs	r2, #0
 800202a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	893a      	ldrh	r2, [r7, #8]
 8002036:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800203c:	b29a      	uxth	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	4a50      	ldr	r2, [pc, #320]	; (8002188 <HAL_I2C_Master_Transmit+0x1f8>)
 8002046:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002048:	8979      	ldrh	r1, [r7, #10]
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	6a3a      	ldr	r2, [r7, #32]
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f000 f89c 	bl	800218c <I2C_MasterRequestWrite>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e08d      	b.n	800217a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800205e:	2300      	movs	r3, #0
 8002060:	613b      	str	r3, [r7, #16]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	695b      	ldr	r3, [r3, #20]
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	613b      	str	r3, [r7, #16]
 8002072:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002074:	e066      	b.n	8002144 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	6a39      	ldr	r1, [r7, #32]
 800207a:	68f8      	ldr	r0, [r7, #12]
 800207c:	f000 f9de 	bl	800243c <I2C_WaitOnTXEFlagUntilTimeout>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d00d      	beq.n	80020a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	2b04      	cmp	r3, #4
 800208c:	d107      	bne.n	800209e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800209c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e06b      	b.n	800217a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a6:	781a      	ldrb	r2, [r3, #0]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b2:	1c5a      	adds	r2, r3, #1
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020bc:	b29b      	uxth	r3, r3
 80020be:	3b01      	subs	r3, #1
 80020c0:	b29a      	uxth	r2, r3
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020ca:	3b01      	subs	r3, #1
 80020cc:	b29a      	uxth	r2, r3
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	695b      	ldr	r3, [r3, #20]
 80020d8:	f003 0304 	and.w	r3, r3, #4
 80020dc:	2b04      	cmp	r3, #4
 80020de:	d11b      	bne.n	8002118 <HAL_I2C_Master_Transmit+0x188>
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d017      	beq.n	8002118 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ec:	781a      	ldrb	r2, [r3, #0]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f8:	1c5a      	adds	r2, r3, #1
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002102:	b29b      	uxth	r3, r3
 8002104:	3b01      	subs	r3, #1
 8002106:	b29a      	uxth	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002110:	3b01      	subs	r3, #1
 8002112:	b29a      	uxth	r2, r3
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002118:	697a      	ldr	r2, [r7, #20]
 800211a:	6a39      	ldr	r1, [r7, #32]
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f000 f9ce 	bl	80024be <I2C_WaitOnBTFFlagUntilTimeout>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d00d      	beq.n	8002144 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212c:	2b04      	cmp	r3, #4
 800212e:	d107      	bne.n	8002140 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800213e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e01a      	b.n	800217a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002148:	2b00      	cmp	r3, #0
 800214a:	d194      	bne.n	8002076 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800215a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2220      	movs	r2, #32
 8002160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2200      	movs	r2, #0
 8002170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002174:	2300      	movs	r3, #0
 8002176:	e000      	b.n	800217a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002178:	2302      	movs	r3, #2
  }
}
 800217a:	4618      	mov	r0, r3
 800217c:	3718      	adds	r7, #24
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	00100002 	.word	0x00100002
 8002188:	ffff0000 	.word	0xffff0000

0800218c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b088      	sub	sp, #32
 8002190:	af02      	add	r7, sp, #8
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	607a      	str	r2, [r7, #4]
 8002196:	603b      	str	r3, [r7, #0]
 8002198:	460b      	mov	r3, r1
 800219a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	2b08      	cmp	r3, #8
 80021a6:	d006      	beq.n	80021b6 <I2C_MasterRequestWrite+0x2a>
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d003      	beq.n	80021b6 <I2C_MasterRequestWrite+0x2a>
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80021b4:	d108      	bne.n	80021c8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	e00b      	b.n	80021e0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021cc:	2b12      	cmp	r3, #18
 80021ce:	d107      	bne.n	80021e0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	9300      	str	r3, [sp, #0]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2200      	movs	r2, #0
 80021e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80021ec:	68f8      	ldr	r0, [r7, #12]
 80021ee:	f000 f84f 	bl	8002290 <I2C_WaitOnFlagUntilTimeout>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d00d      	beq.n	8002214 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002202:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002206:	d103      	bne.n	8002210 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800220e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e035      	b.n	8002280 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	691b      	ldr	r3, [r3, #16]
 8002218:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800221c:	d108      	bne.n	8002230 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800221e:	897b      	ldrh	r3, [r7, #10]
 8002220:	b2db      	uxtb	r3, r3
 8002222:	461a      	mov	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800222c:	611a      	str	r2, [r3, #16]
 800222e:	e01b      	b.n	8002268 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002230:	897b      	ldrh	r3, [r7, #10]
 8002232:	11db      	asrs	r3, r3, #7
 8002234:	b2db      	uxtb	r3, r3
 8002236:	f003 0306 	and.w	r3, r3, #6
 800223a:	b2db      	uxtb	r3, r3
 800223c:	f063 030f 	orn	r3, r3, #15
 8002240:	b2da      	uxtb	r2, r3
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	490e      	ldr	r1, [pc, #56]	; (8002288 <I2C_MasterRequestWrite+0xfc>)
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f000 f875 	bl	800233e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e010      	b.n	8002280 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800225e:	897b      	ldrh	r3, [r7, #10]
 8002260:	b2da      	uxtb	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	4907      	ldr	r1, [pc, #28]	; (800228c <I2C_MasterRequestWrite+0x100>)
 800226e:	68f8      	ldr	r0, [r7, #12]
 8002270:	f000 f865 	bl	800233e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e000      	b.n	8002280 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	3718      	adds	r7, #24
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	00010008 	.word	0x00010008
 800228c:	00010002 	.word	0x00010002

08002290 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	603b      	str	r3, [r7, #0]
 800229c:	4613      	mov	r3, r2
 800229e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022a0:	e025      	b.n	80022ee <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a8:	d021      	beq.n	80022ee <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022aa:	f7fe f94f 	bl	800054c <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	683a      	ldr	r2, [r7, #0]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d302      	bcc.n	80022c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d116      	bne.n	80022ee <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2200      	movs	r2, #0
 80022c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2220      	movs	r2, #32
 80022ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	f043 0220 	orr.w	r2, r3, #32
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e023      	b.n	8002336 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	0c1b      	lsrs	r3, r3, #16
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d10d      	bne.n	8002314 <I2C_WaitOnFlagUntilTimeout+0x84>
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	695b      	ldr	r3, [r3, #20]
 80022fe:	43da      	mvns	r2, r3
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	4013      	ands	r3, r2
 8002304:	b29b      	uxth	r3, r3
 8002306:	2b00      	cmp	r3, #0
 8002308:	bf0c      	ite	eq
 800230a:	2301      	moveq	r3, #1
 800230c:	2300      	movne	r3, #0
 800230e:	b2db      	uxtb	r3, r3
 8002310:	461a      	mov	r2, r3
 8002312:	e00c      	b.n	800232e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	43da      	mvns	r2, r3
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	4013      	ands	r3, r2
 8002320:	b29b      	uxth	r3, r3
 8002322:	2b00      	cmp	r3, #0
 8002324:	bf0c      	ite	eq
 8002326:	2301      	moveq	r3, #1
 8002328:	2300      	movne	r3, #0
 800232a:	b2db      	uxtb	r3, r3
 800232c:	461a      	mov	r2, r3
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	429a      	cmp	r2, r3
 8002332:	d0b6      	beq.n	80022a2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b084      	sub	sp, #16
 8002342:	af00      	add	r7, sp, #0
 8002344:	60f8      	str	r0, [r7, #12]
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
 800234a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800234c:	e051      	b.n	80023f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	695b      	ldr	r3, [r3, #20]
 8002354:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002358:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800235c:	d123      	bne.n	80023a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800236c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002376:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2200      	movs	r2, #0
 800237c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2220      	movs	r2, #32
 8002382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	f043 0204 	orr.w	r2, r3, #4
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e046      	b.n	8002434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ac:	d021      	beq.n	80023f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023ae:	f7fe f8cd 	bl	800054c <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d302      	bcc.n	80023c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d116      	bne.n	80023f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2200      	movs	r2, #0
 80023c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2220      	movs	r2, #32
 80023ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023de:	f043 0220 	orr.w	r2, r3, #32
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e020      	b.n	8002434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	0c1b      	lsrs	r3, r3, #16
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d10c      	bne.n	8002416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	43da      	mvns	r2, r3
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	4013      	ands	r3, r2
 8002408:	b29b      	uxth	r3, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	bf14      	ite	ne
 800240e:	2301      	movne	r3, #1
 8002410:	2300      	moveq	r3, #0
 8002412:	b2db      	uxtb	r3, r3
 8002414:	e00b      	b.n	800242e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	43da      	mvns	r2, r3
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	4013      	ands	r3, r2
 8002422:	b29b      	uxth	r3, r3
 8002424:	2b00      	cmp	r3, #0
 8002426:	bf14      	ite	ne
 8002428:	2301      	movne	r3, #1
 800242a:	2300      	moveq	r3, #0
 800242c:	b2db      	uxtb	r3, r3
 800242e:	2b00      	cmp	r3, #0
 8002430:	d18d      	bne.n	800234e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002448:	e02d      	b.n	80024a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800244a:	68f8      	ldr	r0, [r7, #12]
 800244c:	f000 f878 	bl	8002540 <I2C_IsAcknowledgeFailed>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e02d      	b.n	80024b6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002460:	d021      	beq.n	80024a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002462:	f7fe f873 	bl	800054c <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	68ba      	ldr	r2, [r7, #8]
 800246e:	429a      	cmp	r2, r3
 8002470:	d302      	bcc.n	8002478 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d116      	bne.n	80024a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2200      	movs	r2, #0
 800247c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2220      	movs	r2, #32
 8002482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002492:	f043 0220 	orr.w	r2, r3, #32
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e007      	b.n	80024b6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024b0:	2b80      	cmp	r3, #128	; 0x80
 80024b2:	d1ca      	bne.n	800244a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b084      	sub	sp, #16
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	60f8      	str	r0, [r7, #12]
 80024c6:	60b9      	str	r1, [r7, #8]
 80024c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024ca:	e02d      	b.n	8002528 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024cc:	68f8      	ldr	r0, [r7, #12]
 80024ce:	f000 f837 	bl	8002540 <I2C_IsAcknowledgeFailed>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e02d      	b.n	8002538 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e2:	d021      	beq.n	8002528 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024e4:	f7fe f832 	bl	800054c <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	68ba      	ldr	r2, [r7, #8]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d302      	bcc.n	80024fa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d116      	bne.n	8002528 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2200      	movs	r2, #0
 80024fe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2220      	movs	r2, #32
 8002504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	f043 0220 	orr.w	r2, r3, #32
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e007      	b.n	8002538 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	f003 0304 	and.w	r3, r3, #4
 8002532:	2b04      	cmp	r3, #4
 8002534:	d1ca      	bne.n	80024cc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002536:	2300      	movs	r3, #0
}
 8002538:	4618      	mov	r0, r3
 800253a:	3710      	adds	r7, #16
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002552:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002556:	d11b      	bne.n	8002590 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002560:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2200      	movs	r2, #0
 8002566:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2220      	movs	r2, #32
 800256c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257c:	f043 0204 	orr.w	r2, r3, #4
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e000      	b.n	8002592 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
	...

080025a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025a4:	4b03      	ldr	r3, [pc, #12]	; (80025b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80025a6:	681b      	ldr	r3, [r3, #0]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	20000000 	.word	0x20000000

080025b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80025bc:	f7ff fff0 	bl	80025a0 <HAL_RCC_GetHCLKFreq>
 80025c0:	4602      	mov	r2, r0
 80025c2:	4b05      	ldr	r3, [pc, #20]	; (80025d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	0a9b      	lsrs	r3, r3, #10
 80025c8:	f003 0307 	and.w	r3, r3, #7
 80025cc:	4903      	ldr	r1, [pc, #12]	; (80025dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80025ce:	5ccb      	ldrb	r3, [r1, r3]
 80025d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	40023800 	.word	0x40023800
 80025dc:	08002e64 	.word	0x08002e64

080025e0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f043 0201 	orr.w	r2, r3, #1
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr

08002602 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8002602:	b480      	push	{r7}
 8002604:	b083      	sub	sp, #12
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f023 0201 	bic.w	r2, r3, #1
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800262e:	2300      	movs	r3, #0
 8002630:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	3301      	adds	r3, #1
 8002636:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	4a13      	ldr	r2, [pc, #76]	; (8002688 <USB_FlushTxFifo+0x64>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d901      	bls.n	8002644 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	e01b      	b.n	800267c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	2b00      	cmp	r3, #0
 800264a:	daf2      	bge.n	8002632 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800264c:	2300      	movs	r3, #0
 800264e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	019b      	lsls	r3, r3, #6
 8002654:	f043 0220 	orr.w	r2, r3, #32
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	3301      	adds	r3, #1
 8002660:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	4a08      	ldr	r2, [pc, #32]	; (8002688 <USB_FlushTxFifo+0x64>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d901      	bls.n	800266e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e006      	b.n	800267c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	f003 0320 	and.w	r3, r3, #32
 8002676:	2b20      	cmp	r3, #32
 8002678:	d0f0      	beq.n	800265c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	00030d40 	.word	0x00030d40

0800268c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8002694:	2300      	movs	r3, #0
 8002696:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	3301      	adds	r3, #1
 800269c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	4a11      	ldr	r2, [pc, #68]	; (80026e8 <USB_FlushRxFifo+0x5c>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d901      	bls.n	80026aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e018      	b.n	80026dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	daf2      	bge.n	8002698 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80026b2:	2300      	movs	r3, #0
 80026b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2210      	movs	r2, #16
 80026ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	3301      	adds	r3, #1
 80026c0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	4a08      	ldr	r2, [pc, #32]	; (80026e8 <USB_FlushRxFifo+0x5c>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d901      	bls.n	80026ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e006      	b.n	80026dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	f003 0310 	and.w	r3, r3, #16
 80026d6:	2b10      	cmp	r3, #16
 80026d8:	d0f0      	beq.n	80026bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3714      	adds	r7, #20
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr
 80026e8:	00030d40 	.word	0x00030d40

080026ec <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b08b      	sub	sp, #44	; 0x2c
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	4613      	mov	r3, r2
 80026f8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8002702:	88fb      	ldrh	r3, [r7, #6]
 8002704:	089b      	lsrs	r3, r3, #2
 8002706:	b29b      	uxth	r3, r3
 8002708:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800270a:	88fb      	ldrh	r3, [r7, #6]
 800270c:	f003 0303 	and.w	r3, r3, #3
 8002710:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8002712:	2300      	movs	r3, #0
 8002714:	623b      	str	r3, [r7, #32]
 8002716:	e014      	b.n	8002742 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002722:	601a      	str	r2, [r3, #0]
    pDest++;
 8002724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002726:	3301      	adds	r3, #1
 8002728:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800272a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272c:	3301      	adds	r3, #1
 800272e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8002730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002732:	3301      	adds	r3, #1
 8002734:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8002736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002738:	3301      	adds	r3, #1
 800273a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800273c:	6a3b      	ldr	r3, [r7, #32]
 800273e:	3301      	adds	r3, #1
 8002740:	623b      	str	r3, [r7, #32]
 8002742:	6a3a      	ldr	r2, [r7, #32]
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	429a      	cmp	r2, r3
 8002748:	d3e6      	bcc.n	8002718 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800274a:	8bfb      	ldrh	r3, [r7, #30]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d01e      	beq.n	800278e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8002750:	2300      	movs	r3, #0
 8002752:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800275a:	461a      	mov	r2, r3
 800275c:	f107 0310 	add.w	r3, r7, #16
 8002760:	6812      	ldr	r2, [r2, #0]
 8002762:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	6a3b      	ldr	r3, [r7, #32]
 8002768:	b2db      	uxtb	r3, r3
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	fa22 f303 	lsr.w	r3, r2, r3
 8002770:	b2da      	uxtb	r2, r3
 8002772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002774:	701a      	strb	r2, [r3, #0]
      i++;
 8002776:	6a3b      	ldr	r3, [r7, #32]
 8002778:	3301      	adds	r3, #1
 800277a:	623b      	str	r3, [r7, #32]
      pDest++;
 800277c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277e:	3301      	adds	r3, #1
 8002780:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8002782:	8bfb      	ldrh	r3, [r7, #30]
 8002784:	3b01      	subs	r3, #1
 8002786:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8002788:	8bfb      	ldrh	r3, [r7, #30]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1ea      	bne.n	8002764 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800278e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002790:	4618      	mov	r0, r3
 8002792:	372c      	adds	r7, #44	; 0x2c
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	695b      	ldr	r3, [r3, #20]
 80027a8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	4013      	ands	r3, r2
 80027b2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80027b4:	68fb      	ldr	r3, [r7, #12]
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3714      	adds	r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b083      	sub	sp, #12
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	695b      	ldr	r3, [r3, #20]
 80027ce:	f003 0301 	and.w	r3, r3, #1
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80027de:	b480      	push	{r7}
 80027e0:	b085      	sub	sp, #20
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
 80027e6:	460b      	mov	r3, r1
 80027e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80027fc:	f023 0303 	bic.w	r3, r3, #3
 8002800:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	78fb      	ldrb	r3, [r7, #3]
 800280c:	f003 0303 	and.w	r3, r3, #3
 8002810:	68f9      	ldr	r1, [r7, #12]
 8002812:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002816:	4313      	orrs	r3, r2
 8002818:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800281a:	78fb      	ldrb	r3, [r7, #3]
 800281c:	2b01      	cmp	r3, #1
 800281e:	d107      	bne.n	8002830 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002826:	461a      	mov	r2, r3
 8002828:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800282c:	6053      	str	r3, [r2, #4]
 800282e:	e009      	b.n	8002844 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8002830:	78fb      	ldrb	r3, [r7, #3]
 8002832:	2b02      	cmp	r3, #2
 8002834:	d106      	bne.n	8002844 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800283c:	461a      	mov	r2, r3
 800283e:	f241 7370 	movw	r3, #6000	; 0x1770
 8002842:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3714      	adds	r7, #20
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr

08002852 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8002852:	b480      	push	{r7}
 8002854:	b085      	sub	sp, #20
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	b29b      	uxth	r3, r3
}
 8002868:	4618      	mov	r0, r3
 800286a:	3714      	adds	r7, #20
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8002874:	b480      	push	{r7}
 8002876:	b089      	sub	sp, #36	; 0x24
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	460b      	mov	r3, r1
 800287e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8002884:	78fb      	ldrb	r3, [r7, #3]
 8002886:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8002888:	2300      	movs	r3, #0
 800288a:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	015a      	lsls	r2, r3, #5
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	4413      	add	r3, r2
 8002894:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	0c9b      	lsrs	r3, r3, #18
 800289c:	f003 0303 	and.w	r3, r3, #3
 80028a0:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	015a      	lsls	r2, r3, #5
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	4413      	add	r3, r2
 80028aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	0fdb      	lsrs	r3, r3, #31
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 0320 	and.w	r3, r3, #32
 80028c0:	2b20      	cmp	r3, #32
 80028c2:	d104      	bne.n	80028ce <USB_HC_Halt+0x5a>
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d101      	bne.n	80028ce <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80028ca:	2300      	movs	r3, #0
 80028cc:	e0c8      	b.n	8002a60 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d002      	beq.n	80028da <USB_HC_Halt+0x66>
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d163      	bne.n	80029a2 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	015a      	lsls	r2, r3, #5
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	4413      	add	r3, r2
 80028e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	0151      	lsls	r1, r2, #5
 80028ec:	69fa      	ldr	r2, [r7, #28]
 80028ee:	440a      	add	r2, r1
 80028f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80028f8:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 0320 	and.w	r3, r3, #32
 8002902:	2b00      	cmp	r3, #0
 8002904:	f040 80ab 	bne.w	8002a5e <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800290c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d133      	bne.n	800297c <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	015a      	lsls	r2, r3, #5
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	4413      	add	r3, r2
 800291c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	0151      	lsls	r1, r2, #5
 8002926:	69fa      	ldr	r2, [r7, #28]
 8002928:	440a      	add	r2, r1
 800292a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800292e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002932:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	015a      	lsls	r2, r3, #5
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	4413      	add	r3, r2
 800293c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	0151      	lsls	r1, r2, #5
 8002946:	69fa      	ldr	r2, [r7, #28]
 8002948:	440a      	add	r2, r1
 800294a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800294e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002952:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	3301      	adds	r3, #1
 8002958:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002960:	d81d      	bhi.n	800299e <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	015a      	lsls	r2, r3, #5
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	4413      	add	r3, r2
 800296a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002974:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002978:	d0ec      	beq.n	8002954 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800297a:	e070      	b.n	8002a5e <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	015a      	lsls	r2, r3, #5
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	4413      	add	r3, r2
 8002984:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	69ba      	ldr	r2, [r7, #24]
 800298c:	0151      	lsls	r1, r2, #5
 800298e:	69fa      	ldr	r2, [r7, #28]
 8002990:	440a      	add	r2, r1
 8002992:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002996:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800299a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800299c:	e05f      	b.n	8002a5e <USB_HC_Halt+0x1ea>
            break;
 800299e:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80029a0:	e05d      	b.n	8002a5e <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	015a      	lsls	r2, r3, #5
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	4413      	add	r3, r2
 80029aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	0151      	lsls	r1, r2, #5
 80029b4:	69fa      	ldr	r2, [r7, #28]
 80029b6:	440a      	add	r2, r1
 80029b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80029bc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80029c0:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80029c8:	691b      	ldr	r3, [r3, #16]
 80029ca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d133      	bne.n	8002a3a <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	015a      	lsls	r2, r3, #5
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	4413      	add	r3, r2
 80029da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	0151      	lsls	r1, r2, #5
 80029e4:	69fa      	ldr	r2, [r7, #28]
 80029e6:	440a      	add	r2, r1
 80029e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80029ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029f0:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	015a      	lsls	r2, r3, #5
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	4413      	add	r3, r2
 80029fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	0151      	lsls	r1, r2, #5
 8002a04:	69fa      	ldr	r2, [r7, #28]
 8002a06:	440a      	add	r2, r1
 8002a08:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a0c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a10:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	3301      	adds	r3, #1
 8002a16:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a1e:	d81d      	bhi.n	8002a5c <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	015a      	lsls	r2, r3, #5
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	4413      	add	r3, r2
 8002a28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002a32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002a36:	d0ec      	beq.n	8002a12 <USB_HC_Halt+0x19e>
 8002a38:	e011      	b.n	8002a5e <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	015a      	lsls	r2, r3, #5
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	4413      	add	r3, r2
 8002a42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	0151      	lsls	r1, r2, #5
 8002a4c:	69fa      	ldr	r2, [r7, #28]
 8002a4e:	440a      	add	r2, r1
 8002a50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a54:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a58:	6013      	str	r3, [r2, #0]
 8002a5a:	e000      	b.n	8002a5e <USB_HC_Halt+0x1ea>
          break;
 8002a5c:	bf00      	nop
    }
  }

  return HAL_OK;
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3724      	adds	r7, #36	; 0x24
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b088      	sub	sp, #32
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002a74:	2300      	movs	r3, #0
 8002a76:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7ff fdbe 	bl	8002602 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8002a86:	2110      	movs	r1, #16
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f7ff fdcb 	bl	8002624 <USB_FlushTxFifo>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f7ff fdf7 	bl	800268c <USB_FlushRxFifo>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	61bb      	str	r3, [r7, #24]
 8002aac:	e01f      	b.n	8002aee <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	015a      	lsls	r2, r3, #5
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002ac4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002acc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002ad4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	015a      	lsls	r2, r3, #5
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	4413      	add	r3, r2
 8002ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	3301      	adds	r3, #1
 8002aec:	61bb      	str	r3, [r7, #24]
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	2b0f      	cmp	r3, #15
 8002af2:	d9dc      	bls.n	8002aae <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8002af4:	2300      	movs	r3, #0
 8002af6:	61bb      	str	r3, [r7, #24]
 8002af8:	e034      	b.n	8002b64 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	015a      	lsls	r2, r3, #5
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	4413      	add	r3, r2
 8002b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002b10:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b18:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002b20:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	015a      	lsls	r2, r3, #5
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	4413      	add	r3, r2
 8002b2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b2e:	461a      	mov	r2, r3
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	3301      	adds	r3, #1
 8002b38:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b40:	d80c      	bhi.n	8002b5c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	015a      	lsls	r2, r3, #5
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	4413      	add	r3, r2
 8002b4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002b54:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b58:	d0ec      	beq.n	8002b34 <USB_StopHost+0xc8>
 8002b5a:	e000      	b.n	8002b5e <USB_StopHost+0xf2>
        break;
 8002b5c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	3301      	adds	r3, #1
 8002b62:	61bb      	str	r3, [r7, #24]
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	2b0f      	cmp	r3, #15
 8002b68:	d9c7      	bls.n	8002afa <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b70:	461a      	mov	r2, r3
 8002b72:	f04f 33ff 	mov.w	r3, #4294967295
 8002b76:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b7e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7ff fd2d 	bl	80025e0 <USB_EnableGlobalInt>

  return ret;
 8002b86:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3720      	adds	r7, #32
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8002b9e:	1c5a      	adds	r2, r3, #1
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 f804 	bl	8002bb4 <USBH_HandleSof>
}
 8002bac:	bf00      	nop
 8002bae:	3708      	adds	r7, #8
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b0b      	cmp	r3, #11
 8002bc4:	d10a      	bne.n	8002bdc <USBH_HandleSof+0x28>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d005      	beq.n	8002bdc <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	4798      	blx	r3
  }
}
 8002bdc:	bf00      	nop
 8002bde:	3708      	adds	r7, #8
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8002bf4:	bf00      	nop
}
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8002c10:	bf00      	nop
}
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b082      	sub	sp, #8
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 f883 	bl	8002d76 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	791b      	ldrb	r3, [r3, #4]
 8002c74:	4619      	mov	r1, r3
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f000 f80b 	bl	8002c92 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	795b      	ldrb	r3, [r3, #5]
 8002c80:	4619      	mov	r1, r3
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 f805 	bl	8002c92 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b083      	sub	sp, #12
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8002c9e:	78fb      	ldrb	r3, [r7, #3]
 8002ca0:	2b0f      	cmp	r3, #15
 8002ca2:	d80d      	bhi.n	8002cc0 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8002ca4:	78fb      	ldrb	r3, [r7, #3]
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	33e0      	adds	r3, #224	; 0xe0
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	4413      	add	r3, r2
 8002cae:	685a      	ldr	r2, [r3, #4]
 8002cb0:	78fb      	ldrb	r3, [r7, #3]
 8002cb2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8002cb6:	6879      	ldr	r1, [r7, #4]
 8002cb8:	33e0      	adds	r3, #224	; 0xe0
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	440b      	add	r3, r1
 8002cbe:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	370c      	adds	r7, #12
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr

08002cce <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b082      	sub	sp, #8
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7ff ff57 	bl	8002b90 <USBH_LL_IncTimer>
}
 8002ce2:	bf00      	nop
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b082      	sub	sp, #8
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff ff8f 	bl	8002c1c <USBH_LL_Connect>
}
 8002cfe:	bf00      	nop
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b082      	sub	sp, #8
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff ff98 	bl	8002c4a <USBH_LL_Disconnect>
}
 8002d1a:	bf00      	nop
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b083      	sub	sp, #12
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	70fb      	strb	r3, [r7, #3]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b082      	sub	sp, #8
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff ff49 	bl	8002be4 <USBH_LL_PortEnabled>
}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b082      	sub	sp, #8
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff ff49 	bl	8002c00 <USBH_LL_PortDisabled>
}
 8002d6e:	bf00      	nop
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b084      	sub	sp, #16
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8002d82:	2300      	movs	r3, #0
 8002d84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7fd ff9a 	bl	8000cc6 <HAL_HCD_Stop>
 8002d92:	4603      	mov	r3, r0
 8002d94:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8002d96:	7bfb      	ldrb	r3, [r7, #15]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f000 f807 	bl	8002dac <USBH_Get_USB_Status>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8002da2:	7bbb      	ldrb	r3, [r7, #14]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3710      	adds	r7, #16
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b085      	sub	sp, #20
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8002db6:	2300      	movs	r3, #0
 8002db8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	2b03      	cmp	r3, #3
 8002dbe:	d817      	bhi.n	8002df0 <USBH_Get_USB_Status+0x44>
 8002dc0:	a201      	add	r2, pc, #4	; (adr r2, 8002dc8 <USBH_Get_USB_Status+0x1c>)
 8002dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dc6:	bf00      	nop
 8002dc8:	08002dd9 	.word	0x08002dd9
 8002dcc:	08002ddf 	.word	0x08002ddf
 8002dd0:	08002de5 	.word	0x08002de5
 8002dd4:	08002deb 	.word	0x08002deb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	73fb      	strb	r3, [r7, #15]
    break;
 8002ddc:	e00b      	b.n	8002df6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8002dde:	2302      	movs	r3, #2
 8002de0:	73fb      	strb	r3, [r7, #15]
    break;
 8002de2:	e008      	b.n	8002df6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8002de4:	2301      	movs	r3, #1
 8002de6:	73fb      	strb	r3, [r7, #15]
    break;
 8002de8:	e005      	b.n	8002df6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8002dea:	2302      	movs	r3, #2
 8002dec:	73fb      	strb	r3, [r7, #15]
    break;
 8002dee:	e002      	b.n	8002df6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8002df0:	2302      	movs	r3, #2
 8002df2:	73fb      	strb	r3, [r7, #15]
    break;
 8002df4:	bf00      	nop
  }
  return usb_status;
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3714      	adds	r7, #20
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <__libc_init_array>:
 8002e04:	b570      	push	{r4, r5, r6, lr}
 8002e06:	4d0d      	ldr	r5, [pc, #52]	; (8002e3c <__libc_init_array+0x38>)
 8002e08:	4c0d      	ldr	r4, [pc, #52]	; (8002e40 <__libc_init_array+0x3c>)
 8002e0a:	1b64      	subs	r4, r4, r5
 8002e0c:	10a4      	asrs	r4, r4, #2
 8002e0e:	2600      	movs	r6, #0
 8002e10:	42a6      	cmp	r6, r4
 8002e12:	d109      	bne.n	8002e28 <__libc_init_array+0x24>
 8002e14:	4d0b      	ldr	r5, [pc, #44]	; (8002e44 <__libc_init_array+0x40>)
 8002e16:	4c0c      	ldr	r4, [pc, #48]	; (8002e48 <__libc_init_array+0x44>)
 8002e18:	f000 f818 	bl	8002e4c <_init>
 8002e1c:	1b64      	subs	r4, r4, r5
 8002e1e:	10a4      	asrs	r4, r4, #2
 8002e20:	2600      	movs	r6, #0
 8002e22:	42a6      	cmp	r6, r4
 8002e24:	d105      	bne.n	8002e32 <__libc_init_array+0x2e>
 8002e26:	bd70      	pop	{r4, r5, r6, pc}
 8002e28:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e2c:	4798      	blx	r3
 8002e2e:	3601      	adds	r6, #1
 8002e30:	e7ee      	b.n	8002e10 <__libc_init_array+0xc>
 8002e32:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e36:	4798      	blx	r3
 8002e38:	3601      	adds	r6, #1
 8002e3a:	e7f2      	b.n	8002e22 <__libc_init_array+0x1e>
 8002e3c:	08002e6c 	.word	0x08002e6c
 8002e40:	08002e6c 	.word	0x08002e6c
 8002e44:	08002e6c 	.word	0x08002e6c
 8002e48:	08002e70 	.word	0x08002e70

08002e4c <_init>:
 8002e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e4e:	bf00      	nop
 8002e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e52:	bc08      	pop	{r3}
 8002e54:	469e      	mov	lr, r3
 8002e56:	4770      	bx	lr

08002e58 <_fini>:
 8002e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e5a:	bf00      	nop
 8002e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e5e:	bc08      	pop	{r3}
 8002e60:	469e      	mov	lr, r3
 8002e62:	4770      	bx	lr
