{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559561037102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559561037118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 04:23:57 2019 " "Processing started: Mon Jun 03 04:23:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559561037118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561037118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561037118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559561037380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559561037380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "emitcr EMITCR uarttxbuf.v(175) " "Verilog HDL Declaration information at uarttxbuf.v(175): object \"emitcr\" differs only in case from object \"EMITCR\" in the same scope" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559561046017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "emitlf EMITLF uarttxbuf.v(176) " "Verilog HDL Declaration information at uarttxbuf.v(176): object \"emitlf\" differs only in case from object \"EMITLF\" in the same scope" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559561046017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttxbuf.v 3 3 " "Found 3 design units, including 3 entities, in source file uarttxbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartTxBuf " "Found entity 1: uartTxBuf" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046019 ""} { "Info" "ISGN_ENTITY_NAME" "2 emitcrlf_fsm " "Found entity 2: emitcrlf_fsm" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046019 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_fsm " "Found entity 3: tx_fsm" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file top_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sft " "Found entity 1: top_sft" {  } { { "top_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab4/top_sft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sft " "Found entity 1: tb_sft" {  } { { "tb_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab4/tb_sft.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regrce.v 1 1 " "Found 1 design units, including 1 entities, in source file regrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 regrce " "Found entity 1: regrce" {  } { { "regrce.v" "" { Text "C:/Users/Arman/Desktop/Lab4/regrce.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printable.v 1 1 " "Found 1 design units, including 1 entities, in source file printable.v" { { "Info" "ISGN_ENTITY_NAME" "1 printable " "Found entity 1: printable" {  } { { "printable.v" "" { Text "C:/Users/Arman/Desktop/Lab4/printable.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/Users/Arman/Desktop/Lab4/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticehx1k.v 5 5 " "Found 5 design units, including 5 entities, in source file latticehx1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 inpin " "Found entity 1: inpin" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046030 ""} { "Info" "ISGN_ENTITY_NAME" "2 resetGen " "Found entity 2: resetGen" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046030 ""} { "Info" "ISGN_ENTITY_NAME" "3 latticehx1k " "Found entity 3: latticehx1k" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046030 ""} { "Info" "ISGN_ENTITY_NAME" "4 latticehx1k_pll " "Found entity 4: latticehx1k_pll" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046030 ""} { "Info" "ISGN_ENTITY_NAME" "5 N_bit_counter " "Found entity 5: N_bit_counter" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_140l.v 3 3 " "Found 3 design units, including 3 entities, in source file lab4_140l.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_140L " "Found entity 1: Lab4_140L" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046034 ""} { "Info" "ISGN_ENTITY_NAME" "2 scdp " "Found entity 2: scdp" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046034 ""} { "Info" "ISGN_ENTITY_NAME" "3 scctrl " "Found entity 3: scctrl" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_pll " "Found entity 1: fake_pll" {  } { { "fake_pll.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_pll.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fake_fifo.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_fifo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_buart.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_buart " "Found entity 1: fake_buart" {  } { { "fake_buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_buart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispstring.v 1 1 " "Found 1 design units, including 1 entities, in source file dispstring.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispString " "Found entity 1: dispString" {  } { { "dispString.v" "" { Text "C:/Users/Arman/Desktop/Lab4/dispString.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodekeysl4.v 1 1 " "Found 1 design units, including 1 entities, in source file decodekeysl4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeKeysL4 " "Found entity 1: decodeKeysL4" {  } { { "decodeKeysL4.v" "" { Text "C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buart.v 5 5 " "Found 5 design units, including 5 entities, in source file buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen " "Found entity 1: baudgen" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046045 ""} { "Info" "ISGN_ENTITY_NAME" "2 baudgen2 " "Found entity 2: baudgen2" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046045 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart " "Found entity 3: uart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046045 ""} { "Info" "ISGN_ENTITY_NAME" "4 rxuart " "Found entity 4: rxuart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046045 ""} { "Info" "ISGN_ENTITY_NAME" "5 buart " "Found entity 5: buart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2asciihex.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2asciihex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2AsciiHex " "Found entity 1: bin2AsciiHex" {  } { { "bin2AsciiHex.v" "" { Text "C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciihex2bin.v 1 1 " "Found 1 design units, including 1 entities, in source file asciihex2bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 asciiHex2Bin " "Found entity 1: asciiHex2Bin" {  } { { "asciiHex2Bin.v" "" { Text "C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559561046049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "latticehx1k " "Elaborating entity \"latticehx1k\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559561046077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latticehx1k_pll latticehx1k_pll:latticehx1k_pll_inst " "Elaborating entity \"latticehx1k_pll\" for hierarchy \"latticehx1k_pll:latticehx1k_pll_inst\"" {  } { { "latticehx1k.v" "latticehx1k_pll_inst" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inpin inpin:_rcxd " "Elaborating entity \"inpin\" for hierarchy \"inpin:_rcxd\"" {  } { { "latticehx1k.v" "_rcxd" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartTxBuf uartTxBuf:ufifo " "Elaborating entity \"uartTxBuf\" for hierarchy \"uartTxBuf:ufifo\"" {  } { { "latticehx1k.v" "ufifo" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uartTxBuf:ufifo\|fifo:fifo " "Elaborating entity \"fifo\" for hierarchy \"uartTxBuf:ufifo\|fifo:fifo\"" {  } { { "uarttxbuf.v" "fifo" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fake_fifo.v(34) " "Verilog HDL assignment warning at fake_fifo.v(34): truncated value with size 32 to match size of target (9)" {  } { { "fake_fifo.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_fifo.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559561046102 "|latticehx1k|uartTxBuf:ufifo|fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fake_fifo.v(39) " "Verilog HDL assignment warning at fake_fifo.v(39): truncated value with size 32 to match size of target (9)" {  } { { "fake_fifo.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_fifo.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559561046102 "|latticehx1k|uartTxBuf:ufifo|fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fsm uartTxBuf:ufifo\|tx_fsm:tx_fsm " "Elaborating entity \"tx_fsm\" for hierarchy \"uartTxBuf:ufifo\|tx_fsm:tx_fsm\"" {  } { { "uarttxbuf.v" "tx_fsm" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046103 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uarttxbuf.v(325) " "Verilog HDL Case Statement information at uarttxbuf.v(325): all case item expressions in this case statement are onehot" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 325 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559561046103 "|latticehx1k|uartTxBuf:ufifo|tx_fsm:tx_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emitcrlf_fsm uartTxBuf:ufifo\|emitcrlf_fsm:emitcrlf_fsm " "Elaborating entity \"emitcrlf_fsm\" for hierarchy \"uartTxBuf:ufifo\|emitcrlf_fsm:emitcrlf_fsm\"" {  } { { "uarttxbuf.v" "emitcrlf_fsm" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buart buart:buart " "Elaborating entity \"buart\" for hierarchy \"buart:buart\"" {  } { { "latticehx1k.v" "buart" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxuart buart:buart\|rxuart:_rx " "Elaborating entity \"rxuart\" for hierarchy \"buart:buart\|rxuart:_rx\"" {  } { { "buart.v" "_rx" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudgen2 buart:buart\|rxuart:_rx\|baudgen2:_baudgen " "Elaborating entity \"baudgen2\" for hierarchy \"buart:buart\|rxuart:_rx\|baudgen2:_baudgen\"" {  } { { "buart.v" "_baudgen" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 buart.v(69) " "Verilog HDL assignment warning at buart.v(69): truncated value with size 32 to match size of target (6)" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559561046108 "|latticehx1k|buart:buart|rxuart:_rx|baudgen2:_baudgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 buart.v(77) " "Verilog HDL assignment warning at buart.v(77): truncated value with size 32 to match size of target (6)" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559561046108 "|latticehx1k|buart:buart|rxuart:_rx|baudgen2:_baudgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart buart:buart\|uart:_tx " "Elaborating entity \"uart\" for hierarchy \"buart:buart\|uart:_tx\"" {  } { { "buart.v" "_tx" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buart.v(122) " "Verilog HDL assignment warning at buart.v(122): truncated value with size 32 to match size of target (4)" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559561046109 "|latticehx1k|buart:buart|uart:_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudgen buart:buart\|uart:_tx\|baudgen:_baudgen " "Elaborating entity \"baudgen\" for hierarchy \"buart:buart\|uart:_tx\|baudgen:_baudgen\"" {  } { { "buart.v" "_baudgen" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 buart.v(48) " "Verilog HDL assignment warning at buart.v(48): truncated value with size 32 to match size of target (7)" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559561046111 "|latticehx1k|buart:buart|uart:_tx|baudgen:_baudgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 buart.v(53) " "Verilog HDL assignment warning at buart.v(53): truncated value with size 32 to match size of target (7)" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559561046111 "|latticehx1k|buart:buart|uart:_tx|baudgen:_baudgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetGen resetGen:resetGen " "Elaborating entity \"resetGen\" for hierarchy \"resetGen:resetGen\"" {  } { { "latticehx1k.v" "resetGen" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_counter resetGen:resetGen\|N_bit_counter:uu0 " "Elaborating entity \"N_bit_counter\" for hierarchy \"resetGen:resetGen\|N_bit_counter:uu0\"" {  } { { "latticehx1k.v" "uu0" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_140L Lab4_140L:Lab_UT " "Elaborating entity \"Lab4_140L\" for hierarchy \"Lab4_140L:Lab_UT\"" {  } { { "latticehx1k.v" "Lab_UT" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scdp Lab4_140L:Lab_UT\|scdp:scdp " "Elaborating entity \"scdp\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\"" {  } { { "Lab4_140L.v" "scdp" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asciiHex2Bin Lab4_140L:Lab_UT\|scdp:scdp\|asciiHex2Bin:a2b " "Elaborating entity \"asciiHex2Bin\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|asciiHex2Bin:a2b\"" {  } { { "Lab4_140L.v" "a2b" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce Lab4_140L:Lab_UT\|scdp:scdp\|regrce:u0 " "Elaborating entity \"regrce\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|regrce:u0\"" {  } { { "Lab4_140L.v" "u0" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printable Lab4_140L:Lab_UT\|scdp:scdp\|printable:pinst0 " "Elaborating entity \"printable\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|printable:pinst0\"" {  } { { "Lab4_140L.v" "pinst0" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce Lab4_140L:Lab_UT\|scdp:scdp\|regrce:u2 " "Elaborating entity \"regrce\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|regrce:u2\"" {  } { { "Lab4_140L.v" "u2" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2AsciiHex Lab4_140L:Lab_UT\|scdp:scdp\|bin2AsciiHex:b2a0 " "Elaborating entity \"bin2AsciiHex\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|bin2AsciiHex:b2a0\"" {  } { { "Lab4_140L.v" "b2a0" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce Lab4_140L:Lab_UT\|scdp:scdp\|regrce:rddataDV " "Elaborating entity \"regrce\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|regrce:rddataDV\"" {  } { { "Lab4_140L.v" "rddataDV" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr Lab4_140L:Lab_UT\|scdp:scdp\|lfsr:lfsrInst " "Elaborating entity \"lfsr\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|lfsr:lfsrInst\"" {  } { { "Lab4_140L.v" "lfsrInst" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeKeysL4 Lab4_140L:Lab_UT\|decodeKeysL4:dk " "Elaborating entity \"decodeKeysL4\" for hierarchy \"Lab4_140L:Lab_UT\|decodeKeysL4:dk\"" {  } { { "Lab4_140L.v" "dk" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_b7_1 decodeKeysL4.v(59) " "Verilog HDL or VHDL warning at decodeKeysL4.v(59): object \"is_b7_1\" assigned a value but never read" {  } { { "decodeKeysL4.v" "" { Text "C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559561046148 "|latticehx1k|Lab4_140L:Lab_UT|decodeKeysL4:dk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scctrl Lab4_140L:Lab_UT\|scctrl:scctrl " "Elaborating entity \"scctrl\" for hierarchy \"Lab4_140L:Lab_UT\|scctrl:scctrl\"" {  } { { "Lab4_140L.v" "scctrl" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046149 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state Lab4_140L.v(334) " "Verilog HDL Always Construct warning at Lab4_140L.v(334): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046150 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_bigE Lab4_140L.v(336) " "Verilog HDL Always Construct warning at Lab4_140L.v(336): variable \"de_bigE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046150 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_bigD Lab4_140L.v(338) " "Verilog HDL Always Construct warning at Lab4_140L.v(338): variable \"de_bigD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046150 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_bigL Lab4_140L.v(340) " "Verilog HDL Always Construct warning at Lab4_140L.v(340): variable \"de_bigL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046150 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_cr Lab4_140L.v(349) " "Verilog HDL Always Construct warning at Lab4_140L.v(349): variable \"de_cr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046150 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_cr Lab4_140L.v(358) " "Verilog HDL Always Construct warning at Lab4_140L.v(358): variable \"de_cr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046150 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(360) " "Verilog HDL Always Construct warning at Lab4_140L.v(360): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 360 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046150 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_cr Lab4_140L.v(369) " "Verilog HDL Always Construct warning at Lab4_140L.v(369): variable \"de_cr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046150 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(371) " "Verilog HDL Always Construct warning at Lab4_140L.v(371): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046150 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(379) " "Verilog HDL Always Construct warning at Lab4_140L.v(379): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046150 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(387) " "Verilog HDL Always Construct warning at Lab4_140L.v(387): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 387 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046150 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(395) " "Verilog HDL Always Construct warning at Lab4_140L.v(395): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046151 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(403) " "Verilog HDL Always Construct warning at Lab4_140L.v(403): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 403 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046151 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(411) " "Verilog HDL Always Construct warning at Lab4_140L.v(411): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 411 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046151 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(419) " "Verilog HDL Always Construct warning at Lab4_140L.v(419): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046151 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(427) " "Verilog HDL Always Construct warning at Lab4_140L.v(427): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 427 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046151 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(435) " "Verilog HDL Always Construct warning at Lab4_140L.v(435): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 435 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046151 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_cr Lab4_140L.v(443) " "Verilog HDL Always Construct warning at Lab4_140L.v(443): variable \"de_cr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 443 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559561046151 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab4_140L.v(334) " "Verilog HDL Case Statement warning at Lab4_140L.v(334): incomplete case statement has no default case item" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 334 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1559561046151 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Lab4_140L.v(325) " "Verilog HDL Always Construct warning at Lab4_140L.v(325): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559561046151 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EmsLoaded Lab4_140L.v(325) " "Verilog HDL Always Construct warning at Lab4_140L.v(325): inferring latch(es) for variable \"EmsLoaded\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559561046151 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LdLFSR Lab4_140L.v(325) " "Verilog HDL Always Construct warning at Lab4_140L.v(325): inferring latch(es) for variable \"LdLFSR\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559561046151 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nibbleIn1 Lab4_140L.v(325) " "Verilog HDL Always Construct warning at Lab4_140L.v(325): inferring latch(es) for variable \"nibbleIn1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559561046152 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nibbleIn2 Lab4_140L.v(325) " "Verilog HDL Always Construct warning at Lab4_140L.v(325): inferring latch(es) for variable \"nibbleIn2\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559561046152 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sccLdKey Lab4_140L.v(325) " "Verilog HDL Always Construct warning at Lab4_140L.v(325): inferring latch(es) for variable \"sccLdKey\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559561046152 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sccLdKey\[0\] Lab4_140L.v(325) " "Inferred latch for \"sccLdKey\[0\]\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sccLdKey\[1\] Lab4_140L.v(325) " "Inferred latch for \"sccLdKey\[1\]\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sccLdKey\[2\] Lab4_140L.v(325) " "Inferred latch for \"sccLdKey\[2\]\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sccLdKey\[3\] Lab4_140L.v(325) " "Inferred latch for \"sccLdKey\[3\]\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sccLdKey\[4\] Lab4_140L.v(325) " "Inferred latch for \"sccLdKey\[4\]\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sccLdKey\[5\] Lab4_140L.v(325) " "Inferred latch for \"sccLdKey\[5\]\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sccLdKey\[6\] Lab4_140L.v(325) " "Inferred latch for \"sccLdKey\[6\]\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sccLdKey\[7\] Lab4_140L.v(325) " "Inferred latch for \"sccLdKey\[7\]\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nibbleIn2 Lab4_140L.v(325) " "Inferred latch for \"nibbleIn2\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nibbleIn1 Lab4_140L.v(325) " "Inferred latch for \"nibbleIn1\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LdLFSR Lab4_140L.v(325) " "Inferred latch for \"LdLFSR\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EmsLoaded Lab4_140L.v(325) " "Inferred latch for \"EmsLoaded\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] Lab4_140L.v(325) " "Inferred latch for \"next_state\[0\]\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046153 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] Lab4_140L.v(325) " "Inferred latch for \"next_state\[1\]\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046154 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] Lab4_140L.v(325) " "Inferred latch for \"next_state\[2\]\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046154 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] Lab4_140L.v(325) " "Inferred latch for \"next_state\[3\]\" at Lab4_140L.v(325)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046154 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce Lab4_140L:Lab_UT\|scctrl:scctrl\|regrce:r1 " "Elaborating entity \"regrce\" for hierarchy \"Lab4_140L:Lab_UT\|scctrl:scctrl\|regrce:r1\"" {  } { { "Lab4_140L.v" "r1" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559561046159 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "latticehx1k_pll_inst SB_PLL40_CORE " "Node instance \"latticehx1k_pll_inst\" instantiates undefined entity \"SB_PLL40_CORE\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "latticehx1k.v" "latticehx1k_pll_inst" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 295 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1559561046164 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "_io SB_IO " "Node instance \"_io\" instantiates undefined entity \"SB_IO\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "latticehx1k.v" "_io" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 50 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1559561046164 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arman/Desktop/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/Arman/Desktop/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046187 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559561046194 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 03 04:24:06 2019 " "Processing ended: Mon Jun 03 04:24:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559561046194 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559561046194 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559561046194 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559561046194 ""}
