Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Mar 15 15:58:59 2022
| Host         : Kage running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AddSubCLA_4bit_timing_summary_routed.rpt -rpx AddSubCLA_4bit_timing_summary_routed.rpx
| Design       : AddSubCLA_4bit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 9 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.072        0.000                      0                    6           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          0.072        0.000                      0                    6                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 a[0]
                            (input port)
  Destination:            sum[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        9.928ns  (logic 5.278ns (53.165%)  route 4.650ns (46.835%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.772     3.249    a_IBUF[0]
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.124     3.373 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.667     4.040    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I3_O)        0.124     4.164 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.211     6.375    sum_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.928 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.928    sum[2]
    J13                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 a[0]
                            (input port)
  Destination:            overflow
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        9.759ns  (logic 5.295ns (54.252%)  route 4.465ns (45.748%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.772     3.249    a_IBUF[0]
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.124     3.373 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.164     4.537    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.661 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     6.190    overflow_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     9.759 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     9.759    overflow
    V11                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 a[0]
                            (input port)
  Destination:            carry
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        9.310ns  (logic 5.277ns (56.686%)  route 4.032ns (43.314%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.772     3.249    a_IBUF[0]
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.124     3.373 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.593     3.966    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.124     4.090 r  carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     5.758    carry_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.552     9.310 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000     9.310    carry
    R18                                                               r  carry (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 b[0]
                            (input port)
  Destination:            sum[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        9.219ns  (logic 5.380ns (58.353%)  route 3.840ns (41.647%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.762     3.255    b_IBUF[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.150     3.405 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.077     5.482    sum_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737     9.219 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.219    sum[1]
    K15                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 b[0]
                            (input port)
  Destination:            sum[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        9.119ns  (logic 5.137ns (56.331%)  route 3.982ns (43.669%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.726     3.218    b_IBUF[0]
    SLICE_X0Y95          LUT2 (Prop_lut2_I1_O)        0.124     3.342 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.257     5.599    sum_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     9.119 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.119    sum[0]
    H17                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 a[0]
                            (input port)
  Destination:            sum[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        9.051ns  (logic 5.276ns (58.295%)  route 3.775ns (41.705%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.772     3.249    a_IBUF[0]
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.124     3.373 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.332     3.706    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     3.830 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.671     5.500    sum_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     9.051 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.051    sum[3]
    N14                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.949    





