// Seed: 3254093572
module module_0 (
    input  supply0 id_0,
    output supply0 id_1,
    output supply0 id_2#(.id_4(1))
);
  wire [1 'b0 : -1 'b0] id_5;
  wire id_6;
  reg id_7;
  ;
  always_comb @(id_7 && (id_4)) id_7 = ~-1;
  assign module_1.id_0 = 0;
  logic [7:0][1] id_8;
  ;
  wire id_9, id_10;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input wand id_3,
    input supply1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
