# ==============================================================
# File generated on Thu Jul 14 17:16:20 EDT 2022
# Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
# ==============================================================

/home/sameh/Xilinx/Vivado/2018.3/bin/vivado  -notrace -mode batch -source ipi_example.tcl -tclargs xcku040-ffva1156-2-e ../xilinx_com_hls_ethernet_axi_1_0.zip
