{"Source Block": ["oh/common/hdl/oh_rsync.v@22:54@HdlStmFor", "`endif\n   \n   genvar \ti;\n   genvar \tj;   \n   generate          \n      for(i=0;i<PS;i=i+1)\n\tif(i==0)\n\t  begin : first_stage\n\t     for(j=0;j<DW;j=j+1)\t\t \n\t       begin\n\t\t  always @ (posedge clk or negedge nrst_in[j])\t\t \n\t\t    if(!nrst_in[j])\n\t\t      sync_pipe[0][j] <= 1'b0;\n\t\t    else\n\t\t      sync_pipe[0][j] <= 1'b1;\t     \n\t       end\n\t  end\n\telse\n\t  begin : second_stage\n\t     for(j=0;j<DW;j=j+1)\t\t \n\t       begin\n\t\t  always @ (posedge clk or negedge nrst_in[j])\t\t \n\t\t    if(!nrst_in[j])\n\t\t      sync_pipe[i][j] <= 1'b0;\n\t\t    else\n\t\t      sync_pipe[i][j] <=  sync_pipe[i-1][j]; \n\t       end\n\t  end\t  \t \n   endgenerate\n   \n   assign nrst_out[DW-1:0] = sync_pipe[PS-1][DW-1:0];\n   \t\t    \t\nendmodule // oh_rsync\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[31, "\t       begin\n"], [42, "\t       begin\n"]], "Add": [[27, "\tbegin : stage\n"], [31, "\t       begin : first_stage_in\n"], [42, "\t       begin : second_stage_in\n"], [49, "\tend\n"]]}}