/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [4:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(in_data[55] & celloutsig_0_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_5z[15] & celloutsig_0_14z[4]);
  assign celloutsig_0_17z = !(in_data[63] ? celloutsig_0_3z : celloutsig_0_5z[1]);
  assign celloutsig_1_13z = ~(celloutsig_1_4z | celloutsig_1_6z);
  assign celloutsig_0_8z = ~(celloutsig_0_5z[16] | celloutsig_0_6z);
  assign celloutsig_0_2z = ~(in_data[43] | celloutsig_0_1z);
  assign celloutsig_1_1z = ~in_data[96];
  assign celloutsig_1_10z = ~celloutsig_1_3z;
  assign celloutsig_1_16z = ~celloutsig_1_7z;
  assign celloutsig_0_23z = ~celloutsig_0_22z;
  assign celloutsig_0_16z = ~celloutsig_0_11z;
  assign celloutsig_0_3z = celloutsig_0_0z | ~(celloutsig_0_1z);
  assign celloutsig_1_3z = in_data[174] | ~(celloutsig_1_2z);
  assign celloutsig_1_5z = celloutsig_1_2z | ~(celloutsig_1_3z);
  assign celloutsig_0_40z = celloutsig_0_27z | celloutsig_0_0z;
  assign celloutsig_0_41z = celloutsig_0_17z | celloutsig_0_33z;
  assign celloutsig_1_6z = celloutsig_1_0z | celloutsig_1_1z;
  assign celloutsig_0_9z = celloutsig_0_2z | celloutsig_0_6z;
  assign celloutsig_1_14z = celloutsig_1_8z[0] ^ celloutsig_1_6z;
  reg [8:0] _19_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 9'h000;
    else _19_ <= { celloutsig_1_18z[12:9], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_13z };
  assign out_data[104:96] = _19_;
  assign celloutsig_1_7z = { in_data[182:181], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z } == { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_5z[18:9], celloutsig_0_4z } == celloutsig_0_5z[15:5];
  assign celloutsig_0_11z = celloutsig_0_10z[9:6] == { celloutsig_0_10z[10:9], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_33z = celloutsig_0_5z[10:0] >= { in_data[94:85], celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[61] & ~(in_data[29]);
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_1z);
  assign celloutsig_1_11z = celloutsig_1_6z & ~(celloutsig_1_4z);
  assign celloutsig_0_14z = { in_data[11], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z } % { 1'h1, celloutsig_0_10z[3:2], celloutsig_0_6z, in_data[0] };
  assign celloutsig_1_18z = { celloutsig_1_15z[11:5], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_3z } % { 1'h1, celloutsig_1_12z[12:8], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_5z[9:0], celloutsig_0_0z } % { 1'h1, in_data[92:84], celloutsig_0_8z };
  assign celloutsig_1_12z = celloutsig_1_7z ? { in_data[128:117], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z } : { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[83:66], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } !== { in_data[36:17], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[175] & in_data[185];
  assign celloutsig_0_4z = in_data[79] & celloutsig_0_0z;
  assign celloutsig_1_4z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_0_22z = celloutsig_0_19z & celloutsig_0_7z;
  assign celloutsig_1_8z = in_data[152:148] ~^ in_data[148:144];
  assign celloutsig_0_5z = { in_data[56:41], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } ~^ { in_data[49:39], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_12z[13:0], celloutsig_1_3z } ~^ { in_data[166:164], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_6z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_12z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_12z = { in_data[47:45], celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_27z = ~((celloutsig_0_12z[2] & celloutsig_0_16z) | (celloutsig_0_23z & celloutsig_0_11z));
  assign { out_data[141:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
