Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hakan/Documents/VHDL_Proje/saklayici_4_bit/saklayici_4_bit.srcs/sources_1/new/saklayici_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saklayici_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hakan/Documents/VHDL_Proje/saklayici_4_bit/saklayici_4_bit.srcs/sim_1/new/tb_saklayici_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_saklayici_4_bit
