# Caravel User Project

[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](https://opensource.org/licenses/Apache-2.0) [![UPRJ_CI](https://github.com/efabless/caravel_project_example/actions/workflows/user_project_ci.yml/badge.svg)](https://github.com/efabless/caravel_project_example/actions/workflows/user_project_ci.yml) [![Caravel Build](https://github.com/efabless/caravel_project_example/actions/workflows/caravel_build.yml/badge.svg)](https://github.com/efabless/caravel_project_example/actions/workflows/caravel_build.yml)

| :exclamation: Important Note            |
|-----------------------------------------|

## Please fill in your project documentation in this README.md file 

For Caravel portion All personal work can be found in verilog/rtl and 
verilog/dv/wb_port

For RRAM-based FPGA source code, the custom cells and final layout can be found in /OpenFASOC RRAM-based FPGA GDS Result.

We strongly encourage all users to view our project report, EECS627 Group3 Final Project.pdf, before starting on this repository.
This project has not been fully verified.
