TimeQuest Timing Analyzer report for ADDA
Sat Feb 01 02:49:51 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'current_sta.WAIT_DRDY'
 15. Slow 1200mV 85C Model Setup: 'current_sta.STATE0'
 16. Slow 1200mV 85C Model Hold: 'current_sta.STATE0'
 17. Slow 1200mV 85C Model Hold: 'current_sta.WAIT_DRDY'
 18. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'current_sta.STATE0'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'current_sta.WAIT_DRDY'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'sysclk_50'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Slow 1200mV 85C Model Metastability Report
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Setup: 'current_sta.WAIT_DRDY'
 40. Slow 1200mV 0C Model Setup: 'current_sta.STATE0'
 41. Slow 1200mV 0C Model Hold: 'current_sta.STATE0'
 42. Slow 1200mV 0C Model Hold: 'current_sta.WAIT_DRDY'
 43. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'current_sta.STATE0'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'current_sta.WAIT_DRDY'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'sysclk_50'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Slow 1200mV 0C Model Metastability Report
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Setup: 'current_sta.WAIT_DRDY'
 64. Fast 1200mV 0C Model Setup: 'current_sta.STATE0'
 65. Fast 1200mV 0C Model Hold: 'current_sta.STATE0'
 66. Fast 1200mV 0C Model Hold: 'current_sta.WAIT_DRDY'
 67. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'current_sta.STATE0'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'current_sta.WAIT_DRDY'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'sysclk_50'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Fast 1200mV 0C Model Metastability Report
 81. Multicorner Timing Analysis Summary
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Board Trace Model Assignments
 87. Input Transition Times
 88. Signal Integrity Metrics (Slow 1200mv 0c Model)
 89. Signal Integrity Metrics (Slow 1200mv 85c Model)
 90. Signal Integrity Metrics (Fast 1200mv 0c Model)
 91. Setup Transfers
 92. Hold Transfers
 93. Report TCCS
 94. Report RSKM
 95. Unconstrained Paths
 96. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; ADDA                                                ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ADDA.sdc      ; OK     ; Sat Feb 01 02:49:48 2020 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; current_sta.STATE0                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { current_sta.STATE0 }                                ;
; current_sta.WAIT_DRDY                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { current_sta.WAIT_DRDY }                             ;
; sysclk_50                                         ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { sysclk_50 }                                         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sysclk_50 ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 127.23 MHz ; 127.23 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 761.04 MHz ; 761.04 MHz      ; current_sta.WAIT_DRDY                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -4.014 ; -59.253       ;
; current_sta.WAIT_DRDY                             ; -1.567 ; -1.724        ;
; current_sta.STATE0                                ; 0.035  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; current_sta.STATE0                                ; -1.627 ; -6.985        ;
; current_sta.WAIT_DRDY                             ; -0.541 ; -0.541        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.216 ; -0.216        ;
+---------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; current_sta.STATE0                                ; 0.266 ; 0.000         ;
; current_sta.WAIT_DRDY                             ; 0.408 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.687 ; 0.000         ;
; sysclk_50                                         ; 9.934 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.014 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_VAL     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.726      ;
; -4.014 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.726      ;
; -4.009 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.721      ;
; -3.642 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_VAL     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.344      ;
; -3.642 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.344      ;
; -3.637 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_VAL_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.339      ;
; -3.615 ; current_sta.WAIT_DRDY             ; rest_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 4.762      ;
; -3.615 ; current_sta.WAIT_DRDY             ; rest_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 4.762      ;
; -3.615 ; current_sta.WAIT_DRDY             ; rest_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 4.762      ;
; -3.468 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_VAL     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 4.680      ;
; -3.468 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 4.680      ;
; -3.463 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 4.675      ;
; -3.243 ; current_sta.STATE0                ; rest_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 4.380      ;
; -3.243 ; current_sta.STATE0                ; rest_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 4.380      ;
; -3.243 ; current_sta.STATE0                ; rest_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 4.380      ;
; -3.158 ; current_sta.WAIT_DRDY             ; time_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.469      ; 4.349      ;
; -3.158 ; current_sta.WAIT_DRDY             ; time_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.469      ; 4.349      ;
; -3.158 ; current_sta.WAIT_DRDY             ; time_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.469      ; 4.349      ;
; -3.158 ; current_sta.WAIT_DRDY             ; time_cnt[4]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.469      ; 4.349      ;
; -3.158 ; current_sta.WAIT_DRDY             ; time_cnt[3]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.469      ; 4.349      ;
; -3.070 ; current_sta.WAIT_DRDY             ; current_sta.WRESET2               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.782      ;
; -3.069 ; current_sta.WAIT_DRDY             ; rest_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 4.716      ;
; -3.069 ; current_sta.WAIT_DRDY             ; rest_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 4.716      ;
; -3.069 ; current_sta.WAIT_DRDY             ; rest_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 4.716      ;
; -3.066 ; current_sta.WAIT_DRDY             ; current_sta.COLLECT               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.778      ;
; -3.030 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 4.177      ;
; -3.030 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_ADR_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 4.177      ;
; -2.966 ; current_sta.WAIT_DRDY             ; current_sta.WRESET1               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.678      ;
; -2.962 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.674      ;
; -2.914 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_VAL_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 4.116      ;
; -2.860 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_VAL     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 4.062      ;
; -2.860 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 4.062      ;
; -2.786 ; current_sta.STATE0                ; time_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.469      ; 3.967      ;
; -2.786 ; current_sta.STATE0                ; time_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.469      ; 3.967      ;
; -2.786 ; current_sta.STATE0                ; time_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.469      ; 3.967      ;
; -2.786 ; current_sta.STATE0                ; time_cnt[4]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.469      ; 3.967      ;
; -2.786 ; current_sta.STATE0                ; time_cnt[3]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.469      ; 3.967      ;
; -2.698 ; current_sta.STATE0                ; current_sta.WRESET2               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.400      ;
; -2.694 ; current_sta.STATE0                ; current_sta.COLLECT               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.396      ;
; -2.658 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 3.795      ;
; -2.658 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 3.795      ;
; -2.612 ; current_sta.WAIT_DRDY             ; time_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.469      ; 4.303      ;
; -2.612 ; current_sta.WAIT_DRDY             ; time_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.469      ; 4.303      ;
; -2.612 ; current_sta.WAIT_DRDY             ; time_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.469      ; 4.303      ;
; -2.612 ; current_sta.WAIT_DRDY             ; time_cnt[4]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.469      ; 4.303      ;
; -2.612 ; current_sta.WAIT_DRDY             ; time_cnt[3]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.469      ; 4.303      ;
; -2.594 ; current_sta.STATE0                ; current_sta.WRESET1               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.296      ;
; -2.590 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.292      ;
; -2.524 ; current_sta.WAIT_DRDY             ; current_sta.WRESET2               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 3.736      ;
; -2.520 ; current_sta.WAIT_DRDY             ; current_sta.COLLECT               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 3.732      ;
; -2.484 ; current_sta.STATE0                ; rest_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 4.121      ;
; -2.484 ; current_sta.STATE0                ; rest_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 4.121      ;
; -2.484 ; current_sta.STATE0                ; rest_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 4.121      ;
; -2.484 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 4.131      ;
; -2.484 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_ADR_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 4.131      ;
; -2.457 ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.169      ;
; -2.420 ; current_sta.WAIT_DRDY             ; current_sta.WRESET1               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 3.632      ;
; -2.416 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 3.628      ;
; -2.085 ; current_sta.STATE0                ; current_sta.WAIT_DRDY             ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 2.787      ;
; -2.059 ; current_sta.STATE0                ; time_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.469      ; 3.740      ;
; -2.059 ; current_sta.STATE0                ; time_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.469      ; 3.740      ;
; -2.059 ; current_sta.STATE0                ; time_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.469      ; 3.740      ;
; -2.059 ; current_sta.STATE0                ; time_cnt[4]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.469      ; 3.740      ;
; -2.059 ; current_sta.STATE0                ; time_cnt[3]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.469      ; 3.740      ;
; -1.984 ; current_sta.STATE0                ; current_sta.WRESET2               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 3.186      ;
; -1.980 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 3.617      ;
; -1.980 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 3.617      ;
; -1.979 ; current_sta.STATE0                ; current_sta.COLLECT               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 3.181      ;
; -1.911 ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 3.123      ;
; -1.884 ; current_sta.STATE0                ; current_sta.WRESET1               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 3.086      ;
; -1.881 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 3.083      ;
; -1.452 ; current_sta.STATE0                ; current_sta.WAIT_DRDY             ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 2.654      ;
; 12.140 ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 7.780      ;
; 12.140 ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 7.780      ;
; 12.145 ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 7.775      ;
; 12.317 ; time_cnt[4]                       ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 7.103      ;
; 12.317 ; time_cnt[4]                       ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 7.103      ;
; 12.322 ; time_cnt[4]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 7.098      ;
; 12.324 ; time_cnt[0]                       ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 7.096      ;
; 12.324 ; time_cnt[0]                       ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 7.096      ;
; 12.329 ; time_cnt[0]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 7.091      ;
; 12.526 ; time_cnt[2]                       ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 6.894      ;
; 12.526 ; time_cnt[2]                       ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 6.894      ;
; 12.531 ; time_cnt[2]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 6.889      ;
; 12.539 ; current_sta.WRITECONTROL1_ADR     ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.354      ; 7.816      ;
; 12.539 ; current_sta.WRITECONTROL1_ADR     ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.354      ; 7.816      ;
; 12.539 ; current_sta.WRITECONTROL1_ADR     ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.354      ; 7.816      ;
; 12.605 ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.314      ;
; 12.605 ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.314      ;
; 12.610 ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.309      ;
; 12.661 ; time_cnt[1]                       ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 6.759      ;
; 12.661 ; time_cnt[1]                       ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 6.759      ;
; 12.666 ; time_cnt[1]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 6.754      ;
; 12.716 ; time_cnt[4]                       ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.139      ;
; 12.716 ; time_cnt[4]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.139      ;
; 12.716 ; time_cnt[4]                       ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.139      ;
; 12.723 ; time_cnt[0]                       ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.132      ;
; 12.723 ; time_cnt[0]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.132      ;
; 12.723 ; time_cnt[0]                       ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.132      ;
; 12.868 ; current_sta.WRITECONTROL2_ADR_END ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.535     ; 6.598      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'current_sta.WAIT_DRDY'                                                                                                                      ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.567 ; current_sta.WRITECONTROL2_VAL ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.657      ; 2.021      ;
; -1.541 ; current_sta.WRITECONTROL2_ADR ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.657      ; 1.995      ;
; -1.342 ; current_sta.WRITECONTROL1_VAL ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.657      ; 1.796      ;
; -1.237 ; current_sta.WRESET1           ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.657      ; 1.691      ;
; -1.205 ; current_sta.WRITECONTROL1_ADR ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.657      ; 1.659      ;
; -1.145 ; current_sta.COLLECT           ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.656      ; 1.598      ;
; -0.157 ; current_sta.WAIT_DRDY         ; wrreq$latch ; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY ; 0.500        ; 1.623      ; 1.410      ;
; 0.293  ; current_sta.WAIT_DRDY         ; wrreq$latch ; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY ; 1.000        ; 1.623      ; 1.460      ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'current_sta.STATE0'                                                                                                                            ;
+-------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node        ; Launch Clock                                      ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+
; 0.035 ; current_sta.COLLECT               ; r_n_w$latch    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 1.127      ; 0.858      ;
; 0.369 ; current_sta.WRITECONTROL2_VAL_END ; adcdata[0]_343 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 3.783      ; 3.164      ;
; 0.411 ; current_sta.WRITECONTROL2_VAL     ; adcdata[5]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 3.960      ; 3.664      ;
; 0.431 ; current_sta.WRITECONTROL2_ADR     ; adcdata[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 3.960      ; 3.644      ;
; 0.610 ; current_sta.WRITECONTROL2_VAL     ; adcdata[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 3.960      ; 3.465      ;
; 0.673 ; current_sta.WRITECONTROL1_ADR     ; adcdata[0]~0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 3.959      ; 3.402      ;
+-------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'current_sta.STATE0'                                                                                                                              ;
+--------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node        ; Launch Clock                                      ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+
; -1.627 ; current_sta.WRITECONTROL1_ADR     ; adcdata[0]~0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 4.577      ; 3.020      ;
; -1.600 ; current_sta.WRITECONTROL2_VAL_END ; adcdata[0]_343 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 4.395      ; 2.865      ;
; -1.397 ; current_sta.WRITECONTROL2_VAL     ; adcdata[5]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 4.579      ; 3.252      ;
; -1.390 ; current_sta.WRITECONTROL2_VAL     ; adcdata[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 4.579      ; 3.259      ;
; -1.294 ; current_sta.WRITECONTROL2_ADR     ; adcdata[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 4.579      ; 3.355      ;
; -0.971 ; current_sta.COLLECT               ; r_n_w$latch    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 1.652      ; 0.751      ;
+--------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'current_sta.WAIT_DRDY'                                                                                                                       ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.541 ; current_sta.WAIT_DRDY         ; wrreq$latch ; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY ; 0.000        ; 1.692      ; 1.412      ;
; -0.089 ; current_sta.WAIT_DRDY         ; wrreq$latch ; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY ; -0.500       ; 1.692      ; 1.364      ;
; 0.319  ; current_sta.COLLECT           ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 1.128      ; 1.507      ;
; 0.337  ; current_sta.WRITECONTROL1_ADR ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 1.128      ; 1.525      ;
; 0.377  ; current_sta.WRESET1           ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 1.128      ; 1.565      ;
; 0.479  ; current_sta.WRITECONTROL1_VAL ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 1.128      ; 1.667      ;
; 0.696  ; current_sta.WRITECONTROL2_ADR ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 1.128      ; 1.884      ;
; 0.705  ; current_sta.WRITECONTROL2_VAL ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 1.128      ; 1.893      ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.216 ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.764      ;
; 0.266  ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.417      ; 0.746      ;
; 0.434  ; rest_cnt[1]                       ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; rest_cnt[2]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.446  ; rest_cnt[0]                       ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.758      ;
; 0.452  ; current_sta.COLLECT               ; current_sta.COLLECT               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; current_sta.WRESET2               ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; current_sta.WRITECONTROL2_VAL_END ; current_sta.WRITECONTROL2_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL1_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; current_sta.WRESET1               ; current_sta.WRESET1               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.490  ; rest_cnt[0]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.802      ;
; 0.546  ; current_sta.STATE0                ; current_sta.WRESET1               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.535      ;
; 0.733  ; time_cnt[2]                       ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.047      ;
; 0.734  ; time_cnt[1]                       ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.048      ;
; 0.734  ; time_cnt[4]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.048      ;
; 0.750  ; time_cnt[3]                       ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.064      ;
; 0.758  ; time_cnt[0]                       ; time_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.072      ;
; 0.773  ; rest_cnt[1]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.085      ;
; 1.018  ; current_sta.STATE0                ; current_sta.WRESET1               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.416      ; 1.507      ;
; 1.048  ; rest_cnt[0]                       ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.360      ;
; 1.074  ; current_sta.COLLECT               ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.368      ;
; 1.088  ; time_cnt[1]                       ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.402      ;
; 1.094  ; time_cnt[2]                       ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.408      ;
; 1.096  ; time_cnt[0]                       ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.410      ;
; 1.103  ; time_cnt[2]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.417      ;
; 1.104  ; time_cnt[3]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.418      ;
; 1.105  ; time_cnt[0]                       ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.419      ;
; 1.219  ; time_cnt[1]                       ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.533      ;
; 1.228  ; time_cnt[1]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.542      ;
; 1.236  ; time_cnt[0]                       ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.550      ;
; 1.241  ; current_sta.WRITECONTROL1_VAL     ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.535      ;
; 1.245  ; time_cnt[0]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.559      ;
; 1.342  ; current_sta.WAIT_DRDY             ; current_sta.COLLECT               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.322      ;
; 1.363  ; current_sta.WRESET2               ; current_sta.WRITECONTROL1_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.656      ;
; 1.405  ; current_sta.WRITECONTROL2_ADR     ; current_sta.WRITECONTROL2_ADR_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.152      ;
; 1.528  ; current_sta.STATE0                ; current_sta.WAIT_DRDY             ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.518      ;
; 1.567  ; current_sta.WRESET1               ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.861      ;
; 1.606  ; current_sta.STATE0                ; rest_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 3.049      ;
; 1.613  ; current_sta.STATE0                ; rest_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 3.056      ;
; 1.646  ; current_sta.WRITECONTROL2_VAL     ; current_sta.WRITECONTROL2_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.940      ;
; 1.706  ; current_sta.WRESET1               ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.453      ;
; 1.706  ; current_sta.WRESET1               ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.453      ;
; 1.706  ; current_sta.WRESET1               ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.453      ;
; 1.749  ; current_sta.WRESET2               ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.496      ;
; 1.749  ; current_sta.WRESET2               ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.496      ;
; 1.749  ; current_sta.WRESET2               ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.496      ;
; 1.753  ; current_sta.STATE0                ; rest_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 3.196      ;
; 1.773  ; rest_cnt[1]                       ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.353     ; 1.632      ;
; 1.778  ; current_sta.WAIT_DRDY             ; current_sta.COLLECT               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.417      ; 2.258      ;
; 1.813  ; time_cnt[3]                       ; current_sta.WRITECONTROL2_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 1.628      ;
; 1.840  ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.133      ;
; 1.848  ; current_sta.WRESET1               ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.641      ;
; 1.848  ; current_sta.WRESET1               ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.641      ;
; 1.848  ; current_sta.WRESET1               ; time_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.641      ;
; 1.848  ; current_sta.WRESET1               ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.641      ;
; 1.848  ; current_sta.WRESET1               ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.641      ;
; 1.859  ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.153      ;
; 1.869  ; current_sta.WRESET2               ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.662      ;
; 1.869  ; current_sta.WRESET2               ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.662      ;
; 1.869  ; current_sta.WRESET2               ; time_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.662      ;
; 1.869  ; current_sta.WRESET2               ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.662      ;
; 1.869  ; current_sta.WRESET2               ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.662      ;
; 1.908  ; current_sta.WAIT_DRDY             ; rest_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 3.341      ;
; 1.915  ; current_sta.WAIT_DRDY             ; rest_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 3.348      ;
; 1.939  ; rest_cnt[1]                       ; current_sta.WRITECONTROL1_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 1.797      ;
; 1.941  ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.930      ;
; 1.965  ; current_sta.WRITECONTROL2_VAL_END ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.259      ;
; 1.979  ; current_sta.WRITECONTROL1_VAL_END ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.726      ;
; 1.986  ; current_sta.WRITECONTROL1_VAL_END ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.733      ;
; 1.995  ; time_cnt[2]                       ; current_sta.WRITECONTROL2_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 1.810      ;
; 2.015  ; current_sta.COLLECT               ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.762      ;
; 2.022  ; current_sta.COLLECT               ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.769      ;
; 2.034  ; current_sta.STATE0                ; current_sta.COLLECT               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 3.024      ;
; 2.039  ; current_sta.STATE0                ; current_sta.WRESET2               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 3.029      ;
; 2.055  ; current_sta.WAIT_DRDY             ; rest_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 3.488      ;
; 2.057  ; current_sta.WRITECONTROL1_ADR_END ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.353     ; 1.916      ;
; 2.060  ; current_sta.STATE0                ; time_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.916      ; 3.549      ;
; 2.060  ; current_sta.STATE0                ; time_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.916      ; 3.549      ;
; 2.060  ; current_sta.STATE0                ; time_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.916      ; 3.549      ;
; 2.060  ; current_sta.STATE0                ; time_cnt[4]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.916      ; 3.549      ;
; 2.060  ; current_sta.STATE0                ; time_cnt[3]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.916      ; 3.549      ;
; 2.061  ; current_sta.WRITECONTROL2_VAL_END ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.808      ;
; 2.068  ; current_sta.WRITECONTROL2_VAL_END ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.815      ;
; 2.103  ; rest_cnt[2]                       ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.353     ; 1.962      ;
; 2.126  ; current_sta.WRITECONTROL1_VAL_END ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.873      ;
; 2.135  ; current_sta.WRITECONTROL1_ADR_END ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.447      ;
; 2.142  ; current_sta.WRITECONTROL1_ADR_END ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.454      ;
; 2.146  ; time_cnt[3]                       ; current_sta.WRITECONTROL1_ADR_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.414      ;
; 2.146  ; time_cnt[3]                       ; current_sta.WRITECONTROL2_ADR_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.414      ;
; 2.162  ; current_sta.COLLECT               ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.909      ;
; 2.162  ; current_sta.STATE0                ; current_sta.WAIT_DRDY             ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.417      ; 2.652      ;
; 2.167  ; rest_cnt[0]                       ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.353     ; 2.026      ;
; 2.180  ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 3.623      ;
; 2.180  ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.870      ; 3.623      ;
; 2.195  ; current_sta.WRITECONTROL1_VAL     ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.489      ;
; 2.208  ; current_sta.WRITECONTROL2_VAL_END ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.955      ;
; 2.236  ; rest_cnt[2]                       ; current_sta.WRITECONTROL1_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 2.094      ;
; 2.243  ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 3.222      ;
; 2.245  ; time_cnt[3]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.060      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'current_sta.STATE0'                                                         ;
+-------+--------------+----------------+------------------+--------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------+------------+----------------------------+
; 0.266 ; 0.266        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; adcdata[0]_343             ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; adcdata[0]~0               ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; adcdata[1]                 ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; adcdata[5]                 ;
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; adcdata[0]_343|datad       ;
; 0.305 ; 0.305        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; WideOr18~0clkctrl|inclk[0] ;
; 0.305 ; 0.305        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; WideOr18~0clkctrl|outclk   ;
; 0.311 ; 0.311        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; adcdata[0]~0|datac         ;
; 0.312 ; 0.312        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; adcdata[1]|datac           ;
; 0.312 ; 0.312        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; adcdata[5]|datac           ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; WideOr18~0|dataa           ;
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; WideOr18~0|combout         ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; WideOr14~0|datab           ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; WideOr14~0|combout         ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; r_n_w$latch|datac          ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; r_n_w$latch                ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; r_n_w$latch                ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; r_n_w$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; current_sta.STATE0|q       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; current_sta.STATE0|q       ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; WideOr14~0|combout         ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; WideOr14~0|datab           ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; WideOr18~0|combout         ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; WideOr18~0|dataa           ;
; 0.671 ; 0.671        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; adcdata[0]~0|datac         ;
; 0.671 ; 0.671        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; adcdata[5]|datac           ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; adcdata[1]|datac           ;
; 0.678 ; 0.678        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; WideOr18~0clkctrl|inclk[0] ;
; 0.678 ; 0.678        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; WideOr18~0clkctrl|outclk   ;
; 0.679 ; 0.679        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; adcdata[0]_343|datad       ;
; 0.683 ; 0.683        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; adcdata[0]~0               ;
; 0.683 ; 0.683        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; adcdata[5]                 ;
; 0.684 ; 0.684        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; adcdata[1]                 ;
; 0.716 ; 0.716        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; adcdata[0]_343             ;
+-------+--------------+----------------+------------------+--------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'current_sta.WAIT_DRDY'                                                      ;
+-------+--------------+----------------+------------------+-----------------------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+-----------------------+------------+-------------------------+
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Fall       ; wrreq$latch             ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; wrreq$latch|datac       ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; cs_n$latch              ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; cs_n$latch|datac        ;
; 0.476 ; 0.476        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; WideOr11~0|datad        ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; WideOr11~0|combout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; current_sta.WAIT_DRDY|q ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; current_sta.WAIT_DRDY|q ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; WideOr11~0|combout      ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; WideOr11~0|datad        ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; cs_n$latch|datac        ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; cs_n$latch              ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; wrreq$latch|datac       ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Fall       ; wrreq$latch             ;
+-------+--------------+----------------+------------------+-----------------------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 9.687  ; 9.907        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END                                       ;
; 9.687  ; 9.907        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END                                       ;
; 9.687  ; 9.907        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[0]                                                             ;
; 9.687  ; 9.907        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[1]                                                             ;
; 9.687  ; 9.907        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[2]                                                             ;
; 9.706  ; 9.926        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[0]                                                             ;
; 9.706  ; 9.926        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[1]                                                             ;
; 9.706  ; 9.926        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[2]                                                             ;
; 9.706  ; 9.926        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[3]                                                             ;
; 9.706  ; 9.926        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[4]                                                             ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT                                                     ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0                                                      ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY                                                   ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1                                                     ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2                                                     ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR                                           ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL                                           ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END                                       ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR                                           ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL                                           ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL_END                                       ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT                                                     ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0                                                      ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY                                                   ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1                                                     ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2                                                     ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR                                           ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL                                           ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END                                       ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR                                           ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL                                           ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL_END                                       ;
; 9.883  ; 10.071       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[0]                                                             ;
; 9.883  ; 10.071       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[1]                                                             ;
; 9.883  ; 10.071       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[2]                                                             ;
; 9.883  ; 10.071       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[3]                                                             ;
; 9.883  ; 10.071       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[4]                                                             ;
; 9.901  ; 10.089       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END                                       ;
; 9.901  ; 10.089       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END                                       ;
; 9.901  ; 10.089       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[0]                                                             ;
; 9.901  ; 10.089       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[1]                                                             ;
; 9.901  ; 10.089       ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[2]                                                             ;
; 9.956  ; 9.956        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END|clk                                   ;
; 9.956  ; 9.956        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END|clk                                   ;
; 9.956  ; 9.956        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[0]|clk                                                         ;
; 9.956  ; 9.956        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[1]|clk                                                         ;
; 9.956  ; 9.956        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[2]|clk                                                         ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9.975  ; 9.975        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[0]|clk                                                         ;
; 9.975  ; 9.975        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[1]|clk                                                         ;
; 9.975  ; 9.975        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[2]|clk                                                         ;
; 9.975  ; 9.975        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[3]|clk                                                         ;
; 9.975  ; 9.975        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[4]|clk                                                         ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT|clk                                                 ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0|clk                                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY|clk                                               ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1|clk                                                 ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2|clk                                                 ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR|clk                                       ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END|clk                                   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL|clk                                       ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR|clk                                       ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL_END|clk                                   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL|clk                                       ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT|clk                                                 ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0|clk                                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY|clk                                               ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1|clk                                                 ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2|clk                                                 ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR|clk                                       ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END|clk                                   ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL|clk                                       ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR|clk                                       ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL_END|clk                                   ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL|clk                                       ;
; 10.023 ; 10.023       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[0]|clk                                                         ;
; 10.023 ; 10.023       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[1]|clk                                                         ;
; 10.023 ; 10.023       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[2]|clk                                                         ;
; 10.023 ; 10.023       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[3]|clk                                                         ;
; 10.023 ; 10.023       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[4]|clk                                                         ;
; 10.031 ; 10.031       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 10.031 ; 10.031       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.041 ; 10.041       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END|clk                                   ;
; 10.041 ; 10.041       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END|clk                                   ;
; 10.041 ; 10.041       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[0]|clk                                                         ;
; 10.041 ; 10.041       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[1]|clk                                                         ;
; 10.041 ; 10.041       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[2]|clk                                                         ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT                                                     ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0                                                      ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY                                                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1                                                     ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2                                                     ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR                                           ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END                                       ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL                                           ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END                                       ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR                                           ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END                                       ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sysclk_50'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; sysclk_50~input|o                                           ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; sysclk_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; sysclk_50~input|i                                           ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; sysclk_50~input|o                                           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sysclk_50 ; Rise       ; sysclk_50                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; command   ; current_sta.WAIT_DRDY ; 4.287 ; 4.533 ; Fall       ; current_sta.WAIT_DRDY                             ;
; command   ; sysclk_50             ; 9.432 ; 9.775 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; drdy_n    ; sysclk_50             ; 8.332 ; 8.645 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; command   ; current_sta.WAIT_DRDY ; -2.914 ; -3.151 ; Fall       ; current_sta.WAIT_DRDY                             ;
; command   ; sysclk_50             ; -5.320 ; -5.534 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; drdy_n    ; sysclk_50             ; -3.829 ; -4.095 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+---------------+-----------------------+-------+--------+------------+-----------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall   ; Clock Edge ; Clock Reference       ;
+---------------+-----------------------+-------+--------+------------+-----------------------+
; adc_data[*]   ; current_sta.STATE0    ; 9.961 ; 10.008 ; Rise       ; current_sta.STATE0    ;
;  adc_data[0]  ; current_sta.STATE0    ; 8.554 ; 8.433  ; Rise       ; current_sta.STATE0    ;
;  adc_data[1]  ; current_sta.STATE0    ; 8.503 ; 8.387  ; Rise       ; current_sta.STATE0    ;
;  adc_data[2]  ; current_sta.STATE0    ; 8.587 ; 8.696  ; Rise       ; current_sta.STATE0    ;
;  adc_data[3]  ; current_sta.STATE0    ; 8.434 ; 8.585  ; Rise       ; current_sta.STATE0    ;
;  adc_data[4]  ; current_sta.STATE0    ; 8.627 ; 8.828  ; Rise       ; current_sta.STATE0    ;
;  adc_data[5]  ; current_sta.STATE0    ; 8.767 ; 8.622  ; Rise       ; current_sta.STATE0    ;
;  adc_data[6]  ; current_sta.STATE0    ; 8.742 ; 8.884  ; Rise       ; current_sta.STATE0    ;
;  adc_data[7]  ; current_sta.STATE0    ; 8.838 ; 8.964  ; Rise       ; current_sta.STATE0    ;
;  adc_data[8]  ; current_sta.STATE0    ; 8.848 ; 8.974  ; Rise       ; current_sta.STATE0    ;
;  adc_data[9]  ; current_sta.STATE0    ; 8.541 ; 8.678  ; Rise       ; current_sta.STATE0    ;
;  adc_data[10] ; current_sta.STATE0    ; 8.544 ; 8.680  ; Rise       ; current_sta.STATE0    ;
;  adc_data[11] ; current_sta.STATE0    ; 8.458 ; 8.610  ; Rise       ; current_sta.STATE0    ;
;  adc_data[12] ; current_sta.STATE0    ; 9.961 ; 10.008 ; Rise       ; current_sta.STATE0    ;
;  adc_data[13] ; current_sta.STATE0    ; 8.250 ; 8.356  ; Rise       ; current_sta.STATE0    ;
;  adc_data[14] ; current_sta.STATE0    ; 8.558 ; 8.668  ; Rise       ; current_sta.STATE0    ;
;  adc_data[15] ; current_sta.STATE0    ; 8.424 ; 8.575  ; Rise       ; current_sta.STATE0    ;
; r_n_w         ; current_sta.STATE0    ; 5.897 ; 5.733  ; Rise       ; current_sta.STATE0    ;
; cs_n          ; current_sta.WAIT_DRDY ; 5.082 ; 4.962  ; Rise       ; current_sta.WAIT_DRDY ;
; wrreq         ; current_sta.WAIT_DRDY ; 5.654 ; 5.536  ; Fall       ; current_sta.WAIT_DRDY ;
+---------------+-----------------------+-------+--------+------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+---------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+---------------+-----------------------+-------+-------+------------+-----------------------+
; adc_data[*]   ; current_sta.STATE0    ; 7.931 ; 8.035 ; Rise       ; current_sta.STATE0    ;
;  adc_data[0]  ; current_sta.STATE0    ; 8.225 ; 8.106 ; Rise       ; current_sta.STATE0    ;
;  adc_data[1]  ; current_sta.STATE0    ; 8.174 ; 8.061 ; Rise       ; current_sta.STATE0    ;
;  adc_data[2]  ; current_sta.STATE0    ; 8.253 ; 8.358 ; Rise       ; current_sta.STATE0    ;
;  adc_data[3]  ; current_sta.STATE0    ; 8.101 ; 8.248 ; Rise       ; current_sta.STATE0    ;
;  adc_data[4]  ; current_sta.STATE0    ; 8.291 ; 8.487 ; Rise       ; current_sta.STATE0    ;
;  adc_data[5]  ; current_sta.STATE0    ; 8.422 ; 8.281 ; Rise       ; current_sta.STATE0    ;
;  adc_data[6]  ; current_sta.STATE0    ; 8.397 ; 8.535 ; Rise       ; current_sta.STATE0    ;
;  adc_data[7]  ; current_sta.STATE0    ; 8.493 ; 8.615 ; Rise       ; current_sta.STATE0    ;
;  adc_data[8]  ; current_sta.STATE0    ; 8.503 ; 8.625 ; Rise       ; current_sta.STATE0    ;
;  adc_data[9]  ; current_sta.STATE0    ; 8.209 ; 8.341 ; Rise       ; current_sta.STATE0    ;
;  adc_data[10] ; current_sta.STATE0    ; 8.212 ; 8.343 ; Rise       ; current_sta.STATE0    ;
;  adc_data[11] ; current_sta.STATE0    ; 8.126 ; 8.273 ; Rise       ; current_sta.STATE0    ;
;  adc_data[12] ; current_sta.STATE0    ; 9.628 ; 9.671 ; Rise       ; current_sta.STATE0    ;
;  adc_data[13] ; current_sta.STATE0    ; 7.931 ; 8.035 ; Rise       ; current_sta.STATE0    ;
;  adc_data[14] ; current_sta.STATE0    ; 8.224 ; 8.331 ; Rise       ; current_sta.STATE0    ;
;  adc_data[15] ; current_sta.STATE0    ; 8.091 ; 8.238 ; Rise       ; current_sta.STATE0    ;
; r_n_w         ; current_sta.STATE0    ; 5.652 ; 5.492 ; Rise       ; current_sta.STATE0    ;
; cs_n          ; current_sta.WAIT_DRDY ; 4.900 ; 4.783 ; Rise       ; current_sta.WAIT_DRDY ;
; wrreq         ; current_sta.WAIT_DRDY ; 5.448 ; 5.333 ; Fall       ; current_sta.WAIT_DRDY ;
+---------------+-----------------------+-------+-------+------------+-----------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+-------+-------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+-------+------------+--------------------+
; adc_data[*]  ; current_sta.STATE0 ; 8.657 ; 8.559 ; Rise       ; current_sta.STATE0 ;
;  adc_data[0] ; current_sta.STATE0 ; 8.924 ; 8.810 ; Rise       ; current_sta.STATE0 ;
;  adc_data[1] ; current_sta.STATE0 ; 8.924 ; 8.810 ; Rise       ; current_sta.STATE0 ;
;  adc_data[5] ; current_sta.STATE0 ; 8.657 ; 8.559 ; Rise       ; current_sta.STATE0 ;
+--------------+--------------------+-------+-------+------------+--------------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                         ;
+--------------+--------------------+-------+-------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+-------+------------+--------------------+
; adc_data[*]  ; current_sta.STATE0 ; 8.332 ; 8.234 ; Rise       ; current_sta.STATE0 ;
;  adc_data[0] ; current_sta.STATE0 ; 8.553 ; 8.439 ; Rise       ; current_sta.STATE0 ;
;  adc_data[1] ; current_sta.STATE0 ; 8.553 ; 8.439 ; Rise       ; current_sta.STATE0 ;
;  adc_data[5] ; current_sta.STATE0 ; 8.332 ; 8.234 ; Rise       ; current_sta.STATE0 ;
+--------------+--------------------+-------+-------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; adc_data[*]  ; current_sta.STATE0 ; 8.472     ; 8.570     ; Rise       ; current_sta.STATE0 ;
;  adc_data[0] ; current_sta.STATE0 ; 8.661     ; 8.775     ; Rise       ; current_sta.STATE0 ;
;  adc_data[1] ; current_sta.STATE0 ; 8.661     ; 8.775     ; Rise       ; current_sta.STATE0 ;
;  adc_data[5] ; current_sta.STATE0 ; 8.472     ; 8.570     ; Rise       ; current_sta.STATE0 ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; adc_data[*]  ; current_sta.STATE0 ; 8.150     ; 8.248     ; Rise       ; current_sta.STATE0 ;
;  adc_data[0] ; current_sta.STATE0 ; 8.295     ; 8.409     ; Rise       ; current_sta.STATE0 ;
;  adc_data[1] ; current_sta.STATE0 ; 8.295     ; 8.409     ; Rise       ; current_sta.STATE0 ;
;  adc_data[5] ; current_sta.STATE0 ; 8.150     ; 8.248     ; Rise       ; current_sta.STATE0 ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 132.91 MHz ; 132.91 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 753.01 MHz ; 753.01 MHz      ; current_sta.WAIT_DRDY                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.614 ; -52.796       ;
; current_sta.WAIT_DRDY                             ; -1.427 ; -1.591        ;
; current_sta.STATE0                                ; 0.026  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; current_sta.STATE0                                ; -1.341 ; -5.634        ;
; current_sta.WAIT_DRDY                             ; -0.455 ; -0.455        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.328 ; -0.328        ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; current_sta.STATE0                                ; 0.138 ; 0.000         ;
; current_sta.WAIT_DRDY                             ; 0.294 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.668 ; 0.000         ;
; sysclk_50                                         ; 9.943 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.614 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_VAL     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 4.436      ;
; -3.614 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 4.436      ;
; -3.612 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.121      ; 4.435      ;
; -3.259 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_VAL     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 4.071      ;
; -3.259 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 4.071      ;
; -3.257 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_VAL_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.121      ; 4.070      ;
; -3.239 ; current_sta.WAIT_DRDY             ; rest_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.525      ; 4.466      ;
; -3.239 ; current_sta.WAIT_DRDY             ; rest_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.525      ; 4.466      ;
; -3.239 ; current_sta.WAIT_DRDY             ; rest_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.525      ; 4.466      ;
; -3.086 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_VAL     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 4.408      ;
; -3.086 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 4.408      ;
; -3.084 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 4.407      ;
; -2.884 ; current_sta.STATE0                ; rest_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.525      ; 4.101      ;
; -2.884 ; current_sta.STATE0                ; rest_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.525      ; 4.101      ;
; -2.884 ; current_sta.STATE0                ; rest_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.525      ; 4.101      ;
; -2.823 ; current_sta.WAIT_DRDY             ; time_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.573      ; 4.098      ;
; -2.823 ; current_sta.WAIT_DRDY             ; time_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.573      ; 4.098      ;
; -2.823 ; current_sta.WAIT_DRDY             ; time_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.573      ; 4.098      ;
; -2.823 ; current_sta.WAIT_DRDY             ; time_cnt[4]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.573      ; 4.098      ;
; -2.823 ; current_sta.WAIT_DRDY             ; time_cnt[3]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.573      ; 4.098      ;
; -2.723 ; current_sta.WAIT_DRDY             ; current_sta.WRESET2               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.545      ;
; -2.719 ; current_sta.WAIT_DRDY             ; current_sta.COLLECT               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.541      ;
; -2.711 ; current_sta.WAIT_DRDY             ; rest_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.525      ; 4.438      ;
; -2.711 ; current_sta.WAIT_DRDY             ; rest_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.525      ; 4.438      ;
; -2.711 ; current_sta.WAIT_DRDY             ; rest_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.525      ; 4.438      ;
; -2.662 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.525      ; 3.889      ;
; -2.662 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_ADR_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.525      ; 3.889      ;
; -2.620 ; current_sta.WAIT_DRDY             ; current_sta.WRESET1               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.442      ;
; -2.616 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.438      ;
; -2.468 ; current_sta.STATE0                ; time_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.573      ; 3.733      ;
; -2.468 ; current_sta.STATE0                ; time_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.573      ; 3.733      ;
; -2.468 ; current_sta.STATE0                ; time_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.573      ; 3.733      ;
; -2.468 ; current_sta.STATE0                ; time_cnt[4]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.573      ; 3.733      ;
; -2.468 ; current_sta.STATE0                ; time_cnt[3]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.573      ; 3.733      ;
; -2.419 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_VAL_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 3.732      ;
; -2.399 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_VAL     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 3.711      ;
; -2.399 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 3.711      ;
; -2.368 ; current_sta.STATE0                ; current_sta.WRESET2               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.180      ;
; -2.364 ; current_sta.STATE0                ; current_sta.COLLECT               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.176      ;
; -2.307 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.525      ; 3.524      ;
; -2.307 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.525      ; 3.524      ;
; -2.295 ; current_sta.WAIT_DRDY             ; time_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.573      ; 4.070      ;
; -2.295 ; current_sta.WAIT_DRDY             ; time_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.573      ; 4.070      ;
; -2.295 ; current_sta.WAIT_DRDY             ; time_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.573      ; 4.070      ;
; -2.295 ; current_sta.WAIT_DRDY             ; time_cnt[4]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.573      ; 4.070      ;
; -2.295 ; current_sta.WAIT_DRDY             ; time_cnt[3]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.573      ; 4.070      ;
; -2.265 ; current_sta.STATE0                ; current_sta.WRESET1               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.077      ;
; -2.261 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.073      ;
; -2.195 ; current_sta.WAIT_DRDY             ; current_sta.WRESET2               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 3.517      ;
; -2.191 ; current_sta.WAIT_DRDY             ; current_sta.COLLECT               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 3.513      ;
; -2.134 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.525      ; 3.861      ;
; -2.134 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_ADR_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.525      ; 3.861      ;
; -2.122 ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.121      ; 2.945      ;
; -2.092 ; current_sta.WAIT_DRDY             ; current_sta.WRESET1               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 3.414      ;
; -2.088 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 3.410      ;
; -2.044 ; current_sta.STATE0                ; rest_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.525      ; 3.761      ;
; -2.044 ; current_sta.STATE0                ; rest_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.525      ; 3.761      ;
; -2.044 ; current_sta.STATE0                ; rest_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.525      ; 3.761      ;
; -1.767 ; current_sta.STATE0                ; current_sta.WAIT_DRDY             ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.121      ; 2.580      ;
; -1.664 ; current_sta.STATE0                ; time_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.573      ; 3.429      ;
; -1.664 ; current_sta.STATE0                ; time_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.573      ; 3.429      ;
; -1.664 ; current_sta.STATE0                ; time_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.573      ; 3.429      ;
; -1.664 ; current_sta.STATE0                ; time_cnt[4]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.573      ; 3.429      ;
; -1.664 ; current_sta.STATE0                ; time_cnt[3]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.573      ; 3.429      ;
; -1.605 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.525      ; 3.322      ;
; -1.605 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.525      ; 3.322      ;
; -1.594 ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 2.917      ;
; -1.588 ; current_sta.STATE0                ; current_sta.WRESET2               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 2.900      ;
; -1.583 ; current_sta.STATE0                ; current_sta.COLLECT               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 2.895      ;
; -1.505 ; current_sta.STATE0                ; current_sta.WRESET1               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 2.817      ;
; -1.502 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 2.814      ;
; -1.123 ; current_sta.STATE0                ; current_sta.WAIT_DRDY             ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 2.436      ;
; 12.476 ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.452      ;
; 12.476 ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.452      ;
; 12.478 ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.451      ;
; 12.719 ; time_cnt[4]                       ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.546     ; 6.737      ;
; 12.719 ; time_cnt[4]                       ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.546     ; 6.737      ;
; 12.721 ; time_cnt[4]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.545     ; 6.736      ;
; 12.726 ; time_cnt[0]                       ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.546     ; 6.730      ;
; 12.726 ; time_cnt[0]                       ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.546     ; 6.730      ;
; 12.728 ; time_cnt[0]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.545     ; 6.729      ;
; 12.851 ; current_sta.WRITECONTROL1_ADR     ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.331      ; 7.482      ;
; 12.851 ; current_sta.WRITECONTROL1_ADR     ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.331      ; 7.482      ;
; 12.851 ; current_sta.WRITECONTROL1_ADR     ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.331      ; 7.482      ;
; 12.894 ; time_cnt[2]                       ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.546     ; 6.562      ;
; 12.894 ; time_cnt[2]                       ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.546     ; 6.562      ;
; 12.896 ; time_cnt[2]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.545     ; 6.561      ;
; 12.940 ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 6.988      ;
; 12.940 ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 6.988      ;
; 12.942 ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 6.987      ;
; 13.022 ; time_cnt[1]                       ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.546     ; 6.434      ;
; 13.022 ; time_cnt[1]                       ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.546     ; 6.434      ;
; 13.024 ; time_cnt[1]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.545     ; 6.433      ;
; 13.094 ; time_cnt[4]                       ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 6.767      ;
; 13.094 ; time_cnt[4]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 6.767      ;
; 13.094 ; time_cnt[4]                       ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 6.767      ;
; 13.101 ; time_cnt[0]                       ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 6.760      ;
; 13.101 ; time_cnt[0]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 6.760      ;
; 13.101 ; time_cnt[0]                       ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 6.760      ;
; 13.182 ; current_sta.WRITECONTROL2_ADR_END ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.495     ; 6.325      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'current_sta.WAIT_DRDY'                                                                                                                       ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.427 ; current_sta.WRITECONTROL2_VAL ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.524      ; 1.836      ;
; -1.406 ; current_sta.WRITECONTROL2_ADR ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.524      ; 1.815      ;
; -1.238 ; current_sta.WRITECONTROL1_VAL ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.524      ; 1.647      ;
; -1.138 ; current_sta.WRESET1           ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.524      ; 1.547      ;
; -1.109 ; current_sta.WRITECONTROL1_ADR ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.524      ; 1.518      ;
; -1.066 ; current_sta.COLLECT           ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.524      ; 1.475      ;
; -0.164 ; current_sta.WAIT_DRDY         ; wrreq$latch ; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY ; 0.500        ; 1.450      ; 1.316      ;
; 0.313  ; current_sta.WAIT_DRDY         ; wrreq$latch ; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY ; 1.000        ; 1.450      ; 1.339      ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'current_sta.STATE0'                                                                                                                             ;
+-------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node        ; Launch Clock                                      ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+
; 0.026 ; current_sta.COLLECT               ; r_n_w$latch    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 0.949      ; 0.780      ;
; 0.073 ; current_sta.WRITECONTROL2_VAL_END ; adcdata[0]_343 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 3.288      ; 3.016      ;
; 0.093 ; current_sta.WRITECONTROL2_VAL     ; adcdata[5]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 3.451      ; 3.530      ;
; 0.262 ; current_sta.WRITECONTROL2_ADR     ; adcdata[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 3.450      ; 3.360      ;
; 0.366 ; current_sta.WRITECONTROL1_ADR     ; adcdata[0]~0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 3.449      ; 3.255      ;
; 0.403 ; current_sta.WRITECONTROL2_VAL     ; adcdata[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 3.450      ; 3.219      ;
+-------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'current_sta.STATE0'                                                                                                                               ;
+--------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node        ; Launch Clock                                      ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+
; -1.341 ; current_sta.WRITECONTROL1_ADR     ; adcdata[0]~0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 3.993      ; 2.722      ;
; -1.310 ; current_sta.WRITECONTROL2_VAL_END ; adcdata[0]_343 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 3.825      ; 2.585      ;
; -1.151 ; current_sta.WRITECONTROL2_VAL     ; adcdata[5]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 3.995      ; 2.914      ;
; -1.048 ; current_sta.WRITECONTROL2_VAL     ; adcdata[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 3.995      ; 3.017      ;
; -0.948 ; current_sta.WRITECONTROL2_ADR     ; adcdata[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 3.995      ; 3.117      ;
; -0.784 ; current_sta.COLLECT               ; r_n_w$latch    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 1.408      ; 0.694      ;
+--------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'current_sta.WAIT_DRDY'                                                                                                                        ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.455 ; current_sta.WAIT_DRDY         ; wrreq$latch ; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY ; 0.000        ; 1.510      ; 1.295      ;
; 0.023  ; current_sta.WAIT_DRDY         ; wrreq$latch ; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY ; -0.500       ; 1.510      ; 1.273      ;
; 0.392  ; current_sta.COLLECT           ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 0.942      ; 1.394      ;
; 0.406  ; current_sta.WRITECONTROL1_ADR ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 0.942      ; 1.408      ;
; 0.448  ; current_sta.WRESET1           ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 0.942      ; 1.450      ;
; 0.538  ; current_sta.WRITECONTROL1_VAL ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 0.942      ; 1.540      ;
; 0.744  ; current_sta.WRITECONTROL2_ADR ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 0.942      ; 1.746      ;
; 0.754  ; current_sta.WRITECONTROL2_VAL ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 0.942      ; 1.756      ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.328 ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 0.693      ;
; 0.148  ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.496      ; 0.669      ;
; 0.384  ; rest_cnt[1]                       ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; rest_cnt[2]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.399  ; rest_cnt[0]                       ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.684      ;
; 0.400  ; current_sta.COLLECT               ; current_sta.COLLECT               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL1_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; current_sta.WRESET2               ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; current_sta.WRESET1               ; current_sta.WRESET1               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; current_sta.WRITECONTROL2_VAL_END ; current_sta.WRITECONTROL2_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.418  ; current_sta.STATE0                ; current_sta.WRESET1               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.449      ;
; 0.452  ; rest_cnt[0]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.737      ;
; 0.681  ; time_cnt[1]                       ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.969      ;
; 0.681  ; time_cnt[2]                       ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.969      ;
; 0.683  ; time_cnt[4]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.971      ;
; 0.694  ; time_cnt[3]                       ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.982      ;
; 0.710  ; time_cnt[0]                       ; time_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.998      ;
; 0.729  ; rest_cnt[1]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.014      ;
; 0.815  ; current_sta.STATE0                ; current_sta.WRESET1               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.496      ; 1.346      ;
; 0.949  ; rest_cnt[0]                       ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.234      ;
; 0.959  ; current_sta.COLLECT               ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.228      ;
; 1.000  ; time_cnt[2]                       ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.288      ;
; 1.005  ; time_cnt[1]                       ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.293      ;
; 1.005  ; time_cnt[0]                       ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.293      ;
; 1.015  ; time_cnt[2]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.303      ;
; 1.018  ; time_cnt[3]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.306      ;
; 1.020  ; time_cnt[0]                       ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.308      ;
; 1.102  ; current_sta.WRITECONTROL1_VAL     ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.371      ;
; 1.104  ; time_cnt[1]                       ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.392      ;
; 1.127  ; time_cnt[1]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.415      ;
; 1.127  ; time_cnt[0]                       ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.415      ;
; 1.142  ; time_cnt[0]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.430      ;
; 1.173  ; current_sta.WAIT_DRDY             ; current_sta.COLLECT               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 2.194      ;
; 1.226  ; current_sta.WRESET2               ; current_sta.WRITECONTROL1_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.495      ;
; 1.252  ; current_sta.WRITECONTROL2_ADR     ; current_sta.WRITECONTROL2_ADR_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.942      ;
; 1.273  ; current_sta.STATE0                ; current_sta.WAIT_DRDY             ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 2.304      ;
; 1.321  ; current_sta.STATE0                ; rest_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.773      ;
; 1.327  ; current_sta.STATE0                ; rest_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.779      ;
; 1.392  ; current_sta.WRESET1               ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.661      ;
; 1.453  ; current_sta.WRITECONTROL2_VAL     ; current_sta.WRITECONTROL2_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.722      ;
; 1.456  ; current_sta.STATE0                ; rest_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.908      ;
; 1.500  ; current_sta.WAIT_DRDY             ; current_sta.COLLECT               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.496      ; 2.021      ;
; 1.559  ; current_sta.WRESET1               ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.249      ;
; 1.559  ; current_sta.WRESET1               ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.249      ;
; 1.559  ; current_sta.WRESET1               ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.249      ;
; 1.579  ; current_sta.WRESET2               ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.269      ;
; 1.579  ; current_sta.WRESET2               ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.269      ;
; 1.579  ; current_sta.WRESET2               ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.269      ;
; 1.631  ; current_sta.WAIT_DRDY             ; rest_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 3.073      ;
; 1.636  ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 2.667      ;
; 1.637  ; current_sta.WAIT_DRDY             ; rest_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 3.079      ;
; 1.657  ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.925      ;
; 1.657  ; time_cnt[3]                       ; current_sta.WRITECONTROL2_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 1.473      ;
; 1.659  ; current_sta.WRESET1               ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.400      ;
; 1.659  ; current_sta.WRESET1               ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.400      ;
; 1.659  ; current_sta.WRESET1               ; time_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.400      ;
; 1.659  ; current_sta.WRESET1               ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.400      ;
; 1.659  ; current_sta.WRESET1               ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.400      ;
; 1.665  ; rest_cnt[1]                       ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.331     ; 1.529      ;
; 1.689  ; current_sta.WRESET2               ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.430      ;
; 1.689  ; current_sta.WRESET2               ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.430      ;
; 1.689  ; current_sta.WRESET2               ; time_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.430      ;
; 1.689  ; current_sta.WRESET2               ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.430      ;
; 1.689  ; current_sta.WRESET2               ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.430      ;
; 1.714  ; current_sta.STATE0                ; current_sta.COLLECT               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 2.745      ;
; 1.719  ; current_sta.STATE0                ; current_sta.WRESET2               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 2.750      ;
; 1.731  ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.999      ;
; 1.740  ; current_sta.STATE0                ; time_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.968      ; 3.243      ;
; 1.740  ; current_sta.STATE0                ; time_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.968      ; 3.243      ;
; 1.740  ; current_sta.STATE0                ; time_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.968      ; 3.243      ;
; 1.740  ; current_sta.STATE0                ; time_cnt[4]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.968      ; 3.243      ;
; 1.740  ; current_sta.STATE0                ; time_cnt[3]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.968      ; 3.243      ;
; 1.761  ; current_sta.WRITECONTROL2_VAL_END ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.029      ;
; 1.766  ; current_sta.WAIT_DRDY             ; rest_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 3.208      ;
; 1.786  ; current_sta.WRITECONTROL1_VAL_END ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.475      ;
; 1.790  ; current_sta.COLLECT               ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.480      ;
; 1.792  ; current_sta.WRITECONTROL1_VAL_END ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.481      ;
; 1.796  ; current_sta.COLLECT               ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.486      ;
; 1.811  ; current_sta.WRITECONTROL2_VAL_END ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.500      ;
; 1.816  ; rest_cnt[1]                       ; current_sta.WRITECONTROL1_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.331     ; 1.680      ;
; 1.817  ; current_sta.WRITECONTROL2_VAL_END ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.506      ;
; 1.845  ; time_cnt[2]                       ; current_sta.WRITECONTROL2_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 1.661      ;
; 1.857  ; current_sta.WRITECONTROL1_ADR_END ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.331     ; 1.721      ;
; 1.877  ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 3.329      ;
; 1.877  ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 3.329      ;
; 1.905  ; current_sta.WRITECONTROL1_ADR_END ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.190      ;
; 1.911  ; current_sta.WRITECONTROL1_ADR_END ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.196      ;
; 1.920  ; current_sta.STATE0                ; current_sta.WAIT_DRDY             ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.496      ; 2.451      ;
; 1.921  ; current_sta.WRITECONTROL1_VAL_END ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.610      ;
; 1.925  ; current_sta.COLLECT               ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.615      ;
; 1.940  ; rest_cnt[2]                       ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.331     ; 1.804      ;
; 1.946  ; current_sta.WRITECONTROL2_VAL_END ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.635      ;
; 1.946  ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 2.967      ;
; 1.949  ; current_sta.WAIT_DRDY             ; current_sta.WRESET1               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 2.970      ;
; 1.954  ; time_cnt[3]                       ; current_sta.WRITECONTROL1_ADR_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.191      ;
; 1.954  ; time_cnt[3]                       ; current_sta.WRITECONTROL2_ADR_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.191      ;
; 1.982  ; rest_cnt[0]                       ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.331     ; 1.846      ;
; 2.010  ; current_sta.WRITECONTROL1_VAL     ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.279      ;
; 2.020  ; time_cnt[3]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 1.836      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'current_sta.STATE0'                                                          ;
+-------+--------------+----------------+------------------+--------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------+------------+----------------------------+
; 0.138 ; 0.138        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; adcdata[0]_343             ;
; 0.169 ; 0.169        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; adcdata[0]~0               ;
; 0.170 ; 0.170        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; adcdata[1]                 ;
; 0.170 ; 0.170        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; adcdata[5]                 ;
; 0.184 ; 0.184        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; adcdata[0]_343|datad       ;
; 0.191 ; 0.191        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; adcdata[0]~0|datac         ;
; 0.192 ; 0.192        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; adcdata[1]|datac           ;
; 0.192 ; 0.192        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; adcdata[5]|datac           ;
; 0.208 ; 0.208        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; WideOr18~0clkctrl|inclk[0] ;
; 0.208 ; 0.208        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; WideOr18~0clkctrl|outclk   ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; r_n_w$latch|datac          ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; WideOr18~0|dataa           ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; WideOr14~0|combout         ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; r_n_w$latch                ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; WideOr18~0|combout         ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; WideOr14~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; current_sta.STATE0|q       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; current_sta.STATE0|q       ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; WideOr14~0|datab           ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; r_n_w$latch                ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; WideOr18~0|combout         ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; WideOr14~0|combout         ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; r_n_w$latch|datac          ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; WideOr18~0|dataa           ;
; 0.770 ; 0.770        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; WideOr18~0clkctrl|inclk[0] ;
; 0.770 ; 0.770        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; WideOr18~0clkctrl|outclk   ;
; 0.785 ; 0.785        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; adcdata[5]|datac           ;
; 0.786 ; 0.786        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; adcdata[0]~0|datac         ;
; 0.787 ; 0.787        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; adcdata[1]|datac           ;
; 0.793 ; 0.793        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; adcdata[0]_343|datad       ;
; 0.805 ; 0.805        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; adcdata[5]                 ;
; 0.806 ; 0.806        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; adcdata[0]~0               ;
; 0.807 ; 0.807        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; adcdata[1]                 ;
; 0.838 ; 0.838        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; adcdata[0]_343             ;
+-------+--------------+----------------+------------------+--------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'current_sta.WAIT_DRDY'                                                       ;
+-------+--------------+----------------+------------------+-----------------------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+-----------------------+------------+-------------------------+
; 0.294 ; 0.294        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Fall       ; wrreq$latch             ;
; 0.310 ; 0.310        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; wrreq$latch|datac       ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; cs_n$latch              ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; cs_n$latch|datac        ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; WideOr11~0|combout      ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; WideOr11~0|datad        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; current_sta.WAIT_DRDY|q ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; current_sta.WAIT_DRDY|q ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; WideOr11~0|datad        ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; WideOr11~0|combout      ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; cs_n$latch|datac        ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; cs_n$latch              ;
; 0.683 ; 0.683        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; wrreq$latch|datac       ;
; 0.699 ; 0.699        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Fall       ; wrreq$latch             ;
+-------+--------------+----------------+------------------+-----------------------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 9.668  ; 9.884        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[0]                                                             ;
; 9.668  ; 9.884        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[1]                                                             ;
; 9.668  ; 9.884        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[2]                                                             ;
; 9.669  ; 9.885        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END                                       ;
; 9.669  ; 9.885        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END                                       ;
; 9.673  ; 9.889        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[0]                                                             ;
; 9.673  ; 9.889        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[1]                                                             ;
; 9.673  ; 9.889        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[2]                                                             ;
; 9.673  ; 9.889        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[3]                                                             ;
; 9.673  ; 9.889        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[4]                                                             ;
; 9.716  ; 9.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT                                                     ;
; 9.716  ; 9.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0                                                      ;
; 9.716  ; 9.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY                                                   ;
; 9.716  ; 9.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1                                                     ;
; 9.716  ; 9.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2                                                     ;
; 9.716  ; 9.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR                                           ;
; 9.716  ; 9.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL                                           ;
; 9.716  ; 9.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END                                       ;
; 9.716  ; 9.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR                                           ;
; 9.716  ; 9.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL                                           ;
; 9.716  ; 9.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL_END                                       ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT                                                     ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2                                                     ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0                                                      ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY                                                   ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1                                                     ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR                                           ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL                                           ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END                                       ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR                                           ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL                                           ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL_END                                       ;
; 9.920  ; 10.104       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[0]                                                             ;
; 9.920  ; 10.104       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[1]                                                             ;
; 9.920  ; 10.104       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[2]                                                             ;
; 9.920  ; 10.104       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[3]                                                             ;
; 9.920  ; 10.104       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[4]                                                             ;
; 9.925  ; 10.109       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END                                       ;
; 9.925  ; 10.109       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END                                       ;
; 9.926  ; 10.110       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[0]                                                             ;
; 9.926  ; 10.110       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[1]                                                             ;
; 9.926  ; 10.110       ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[2]                                                             ;
; 9.938  ; 9.938        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[0]|clk                                                         ;
; 9.938  ; 9.938        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[1]|clk                                                         ;
; 9.938  ; 9.938        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[2]|clk                                                         ;
; 9.939  ; 9.939        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END|clk                                   ;
; 9.939  ; 9.939        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END|clk                                   ;
; 9.943  ; 9.943        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[0]|clk                                                         ;
; 9.943  ; 9.943        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[1]|clk                                                         ;
; 9.943  ; 9.943        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[2]|clk                                                         ;
; 9.943  ; 9.943        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[3]|clk                                                         ;
; 9.943  ; 9.943        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[4]|clk                                                         ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT|clk                                                 ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0|clk                                                  ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY|clk                                               ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1|clk                                                 ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2|clk                                                 ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR|clk                                       ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END|clk                                   ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL|clk                                       ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR|clk                                       ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL_END|clk                                   ;
; 9.986  ; 9.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL|clk                                       ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT|clk                                                 ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2|clk                                                 ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0|clk                                                  ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY|clk                                               ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1|clk                                                 ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR|clk                                       ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END|clk                                   ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL|clk                                       ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR|clk                                       ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL_END|clk                                   ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL|clk                                       ;
; 10.033 ; 10.033       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 10.033 ; 10.033       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.053 ; 10.053       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[0]|clk                                                         ;
; 10.053 ; 10.053       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[1]|clk                                                         ;
; 10.053 ; 10.053       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[2]|clk                                                         ;
; 10.053 ; 10.053       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[3]|clk                                                         ;
; 10.053 ; 10.053       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[4]|clk                                                         ;
; 10.058 ; 10.058       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END|clk                                   ;
; 10.058 ; 10.058       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END|clk                                   ;
; 10.059 ; 10.059       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[0]|clk                                                         ;
; 10.059 ; 10.059       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[1]|clk                                                         ;
; 10.059 ; 10.059       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[2]|clk                                                         ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT                                                     ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0                                                      ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY                                                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1                                                     ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2                                                     ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR                                           ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END                                       ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL                                           ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END                                       ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR                                           ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END                                       ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sysclk_50'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; sysclk_50~input|o                                           ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; sysclk_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; sysclk_50~input|i                                           ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; sysclk_50~input|o                                           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sysclk_50 ; Rise       ; sysclk_50                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; command   ; current_sta.WAIT_DRDY ; 3.896 ; 3.999 ; Fall       ; current_sta.WAIT_DRDY                             ;
; command   ; sysclk_50             ; 8.529 ; 8.728 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; drdy_n    ; sysclk_50             ; 7.543 ; 7.704 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; command   ; current_sta.WAIT_DRDY ; -2.646 ; -2.747 ; Fall       ; current_sta.WAIT_DRDY                             ;
; command   ; sysclk_50             ; -4.735 ; -4.736 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; drdy_n    ; sysclk_50             ; -3.329 ; -3.455 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+---------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+---------------+-----------------------+-------+-------+------------+-----------------------+
; adc_data[*]   ; current_sta.STATE0    ; 8.853 ; 8.999 ; Rise       ; current_sta.STATE0    ;
;  adc_data[0]  ; current_sta.STATE0    ; 7.718 ; 7.562 ; Rise       ; current_sta.STATE0    ;
;  adc_data[1]  ; current_sta.STATE0    ; 7.668 ; 7.522 ; Rise       ; current_sta.STATE0    ;
;  adc_data[2]  ; current_sta.STATE0    ; 7.681 ; 7.879 ; Rise       ; current_sta.STATE0    ;
;  adc_data[3]  ; current_sta.STATE0    ; 7.552 ; 7.759 ; Rise       ; current_sta.STATE0    ;
;  adc_data[4]  ; current_sta.STATE0    ; 7.725 ; 8.003 ; Rise       ; current_sta.STATE0    ;
;  adc_data[5]  ; current_sta.STATE0    ; 7.930 ; 7.720 ; Rise       ; current_sta.STATE0    ;
;  adc_data[6]  ; current_sta.STATE0    ; 7.842 ; 8.044 ; Rise       ; current_sta.STATE0    ;
;  adc_data[7]  ; current_sta.STATE0    ; 7.918 ; 8.137 ; Rise       ; current_sta.STATE0    ;
;  adc_data[8]  ; current_sta.STATE0    ; 7.928 ; 8.147 ; Rise       ; current_sta.STATE0    ;
;  adc_data[9]  ; current_sta.STATE0    ; 7.639 ; 7.864 ; Rise       ; current_sta.STATE0    ;
;  adc_data[10] ; current_sta.STATE0    ; 7.643 ; 7.867 ; Rise       ; current_sta.STATE0    ;
;  adc_data[11] ; current_sta.STATE0    ; 7.577 ; 7.784 ; Rise       ; current_sta.STATE0    ;
;  adc_data[12] ; current_sta.STATE0    ; 8.853 ; 8.999 ; Rise       ; current_sta.STATE0    ;
;  adc_data[13] ; current_sta.STATE0    ; 7.396 ; 7.533 ; Rise       ; current_sta.STATE0    ;
;  adc_data[14] ; current_sta.STATE0    ; 7.651 ; 7.851 ; Rise       ; current_sta.STATE0    ;
;  adc_data[15] ; current_sta.STATE0    ; 7.542 ; 7.749 ; Rise       ; current_sta.STATE0    ;
; r_n_w         ; current_sta.STATE0    ; 5.392 ; 5.176 ; Rise       ; current_sta.STATE0    ;
; cs_n          ; current_sta.WAIT_DRDY ; 4.642 ; 4.492 ; Rise       ; current_sta.WAIT_DRDY ;
; wrreq         ; current_sta.WAIT_DRDY ; 5.087 ; 4.939 ; Fall       ; current_sta.WAIT_DRDY ;
+---------------+-----------------------+-------+-------+------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+---------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+---------------+-----------------------+-------+-------+------------+-----------------------+
; adc_data[*]   ; current_sta.STATE0    ; 7.093 ; 7.213 ; Rise       ; current_sta.STATE0    ;
;  adc_data[0]  ; current_sta.STATE0    ; 7.404 ; 7.253 ; Rise       ; current_sta.STATE0    ;
;  adc_data[1]  ; current_sta.STATE0    ; 7.354 ; 7.213 ; Rise       ; current_sta.STATE0    ;
;  adc_data[2]  ; current_sta.STATE0    ; 7.366 ; 7.558 ; Rise       ; current_sta.STATE0    ;
;  adc_data[3]  ; current_sta.STATE0    ; 7.239 ; 7.438 ; Rise       ; current_sta.STATE0    ;
;  adc_data[4]  ; current_sta.STATE0    ; 7.408 ; 7.676 ; Rise       ; current_sta.STATE0    ;
;  adc_data[5]  ; current_sta.STATE0    ; 7.603 ; 7.400 ; Rise       ; current_sta.STATE0    ;
;  adc_data[6]  ; current_sta.STATE0    ; 7.517 ; 7.712 ; Rise       ; current_sta.STATE0    ;
;  adc_data[7]  ; current_sta.STATE0    ; 7.593 ; 7.805 ; Rise       ; current_sta.STATE0    ;
;  adc_data[8]  ; current_sta.STATE0    ; 7.603 ; 7.815 ; Rise       ; current_sta.STATE0    ;
;  adc_data[9]  ; current_sta.STATE0    ; 7.326 ; 7.544 ; Rise       ; current_sta.STATE0    ;
;  adc_data[10] ; current_sta.STATE0    ; 7.329 ; 7.546 ; Rise       ; current_sta.STATE0    ;
;  adc_data[11] ; current_sta.STATE0    ; 7.263 ; 7.463 ; Rise       ; current_sta.STATE0    ;
;  adc_data[12] ; current_sta.STATE0    ; 8.540 ; 8.679 ; Rise       ; current_sta.STATE0    ;
;  adc_data[13] ; current_sta.STATE0    ; 7.093 ; 7.226 ; Rise       ; current_sta.STATE0    ;
;  adc_data[14] ; current_sta.STATE0    ; 7.337 ; 7.531 ; Rise       ; current_sta.STATE0    ;
;  adc_data[15] ; current_sta.STATE0    ; 7.229 ; 7.428 ; Rise       ; current_sta.STATE0    ;
; r_n_w         ; current_sta.STATE0    ; 5.153 ; 4.944 ; Rise       ; current_sta.STATE0    ;
; cs_n          ; current_sta.WAIT_DRDY ; 4.455 ; 4.309 ; Rise       ; current_sta.WAIT_DRDY ;
; wrreq         ; current_sta.WAIT_DRDY ; 4.881 ; 4.738 ; Fall       ; current_sta.WAIT_DRDY ;
+---------------+-----------------------+-------+-------+------------+-----------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+-------+-------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+-------+------------+--------------------+
; adc_data[*]  ; current_sta.STATE0 ; 7.798 ; 7.723 ; Rise       ; current_sta.STATE0 ;
;  adc_data[0] ; current_sta.STATE0 ; 8.074 ; 7.981 ; Rise       ; current_sta.STATE0 ;
;  adc_data[1] ; current_sta.STATE0 ; 8.074 ; 7.981 ; Rise       ; current_sta.STATE0 ;
;  adc_data[5] ; current_sta.STATE0 ; 7.798 ; 7.723 ; Rise       ; current_sta.STATE0 ;
+--------------+--------------------+-------+-------+------------+--------------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                         ;
+--------------+--------------------+-------+-------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+-------+------------+--------------------+
; adc_data[*]  ; current_sta.STATE0 ; 7.507 ; 7.432 ; Rise       ; current_sta.STATE0 ;
;  adc_data[0] ; current_sta.STATE0 ; 7.729 ; 7.636 ; Rise       ; current_sta.STATE0 ;
;  adc_data[1] ; current_sta.STATE0 ; 7.729 ; 7.636 ; Rise       ; current_sta.STATE0 ;
;  adc_data[5] ; current_sta.STATE0 ; 7.507 ; 7.432 ; Rise       ; current_sta.STATE0 ;
+--------------+--------------------+-------+-------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; adc_data[*]  ; current_sta.STATE0 ; 7.561     ; 7.636     ; Rise       ; current_sta.STATE0 ;
;  adc_data[0] ; current_sta.STATE0 ; 7.739     ; 7.832     ; Rise       ; current_sta.STATE0 ;
;  adc_data[1] ; current_sta.STATE0 ; 7.739     ; 7.832     ; Rise       ; current_sta.STATE0 ;
;  adc_data[5] ; current_sta.STATE0 ; 7.561     ; 7.636     ; Rise       ; current_sta.STATE0 ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; adc_data[*]  ; current_sta.STATE0 ; 7.276     ; 7.351     ; Rise       ; current_sta.STATE0 ;
;  adc_data[0] ; current_sta.STATE0 ; 7.404     ; 7.497     ; Rise       ; current_sta.STATE0 ;
;  adc_data[1] ; current_sta.STATE0 ; 7.404     ; 7.497     ; Rise       ; current_sta.STATE0 ;
;  adc_data[5] ; current_sta.STATE0 ; 7.276     ; 7.351     ; Rise       ; current_sta.STATE0 ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -1.617 ; -22.579       ;
; current_sta.WAIT_DRDY                             ; -0.085 ; -0.085        ;
; current_sta.STATE0                                ; 0.592  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; current_sta.STATE0                                ; -0.972 ; -4.326        ;
; current_sta.WAIT_DRDY                             ; -0.273 ; -0.301        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.055 ; -0.055        ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; current_sta.STATE0                                ; 0.421 ; 0.000         ;
; current_sta.WAIT_DRDY                             ; 0.421 ; 0.000         ;
; sysclk_50                                         ; 9.594 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.772 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.617 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.123     ; 2.046      ;
; -1.537 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_VAL     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.965      ;
; -1.537 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.965      ;
; -1.392 ; current_sta.WAIT_DRDY             ; rest_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.054      ; 1.998      ;
; -1.392 ; current_sta.WAIT_DRDY             ; rest_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.054      ; 1.998      ;
; -1.392 ; current_sta.WAIT_DRDY             ; rest_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.054      ; 1.998      ;
; -1.321 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_VAL_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.123     ; 1.740      ;
; -1.318 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_VAL     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.736      ;
; -1.318 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.736      ;
; -1.190 ; current_sta.WAIT_DRDY             ; time_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 1.812      ;
; -1.190 ; current_sta.WAIT_DRDY             ; time_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 1.812      ;
; -1.190 ; current_sta.WAIT_DRDY             ; time_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 1.812      ;
; -1.190 ; current_sta.WAIT_DRDY             ; time_cnt[4]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 1.812      ;
; -1.190 ; current_sta.WAIT_DRDY             ; time_cnt[3]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 1.812      ;
; -1.167 ; current_sta.WAIT_DRDY             ; current_sta.WRESET2               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.595      ;
; -1.162 ; current_sta.WAIT_DRDY             ; current_sta.COLLECT               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.590      ;
; -1.159 ; current_sta.STATE0                ; rest_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.054      ; 1.755      ;
; -1.159 ; current_sta.STATE0                ; rest_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.054      ; 1.755      ;
; -1.159 ; current_sta.STATE0                ; rest_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.054      ; 1.755      ;
; -1.145 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.054      ; 1.751      ;
; -1.145 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_ADR_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.054      ; 1.751      ;
; -1.121 ; current_sta.WAIT_DRDY             ; current_sta.WRESET1               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.549      ;
; -1.117 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.545      ;
; -1.068 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.123     ; 1.997      ;
; -0.988 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_VAL     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.124     ; 1.916      ;
; -0.988 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.124     ; 1.916      ;
; -0.987 ; current_sta.STATE0                ; time_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 1.599      ;
; -0.987 ; current_sta.STATE0                ; time_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 1.599      ;
; -0.987 ; current_sta.STATE0                ; time_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 1.599      ;
; -0.987 ; current_sta.STATE0                ; time_cnt[4]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 1.599      ;
; -0.987 ; current_sta.STATE0                ; time_cnt[3]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 1.599      ;
; -0.946 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.054      ; 1.542      ;
; -0.946 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.054      ; 1.542      ;
; -0.944 ; current_sta.STATE0                ; current_sta.WRESET2               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.362      ;
; -0.939 ; current_sta.STATE0                ; current_sta.COLLECT               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.357      ;
; -0.910 ; current_sta.STATE0                ; current_sta.WRESET1               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.328      ;
; -0.907 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 1.325      ;
; -0.905 ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.123     ; 1.334      ;
; -0.898 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_VAL_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.123     ; 1.817      ;
; -0.843 ; current_sta.WAIT_DRDY             ; rest_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.054      ; 1.949      ;
; -0.843 ; current_sta.WAIT_DRDY             ; rest_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.054      ; 1.949      ;
; -0.843 ; current_sta.WAIT_DRDY             ; rest_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.054      ; 1.949      ;
; -0.818 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_VAL     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.124     ; 1.736      ;
; -0.818 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.124     ; 1.736      ;
; -0.716 ; current_sta.STATE0                ; current_sta.WAIT_DRDY             ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.123     ; 1.135      ;
; -0.673 ; current_sta.STATE0                ; rest_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.054      ; 1.769      ;
; -0.673 ; current_sta.STATE0                ; rest_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.054      ; 1.769      ;
; -0.673 ; current_sta.STATE0                ; rest_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.054      ; 1.769      ;
; -0.641 ; current_sta.WAIT_DRDY             ; time_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 1.763      ;
; -0.641 ; current_sta.WAIT_DRDY             ; time_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 1.763      ;
; -0.641 ; current_sta.WAIT_DRDY             ; time_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 1.763      ;
; -0.641 ; current_sta.WAIT_DRDY             ; time_cnt[4]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 1.763      ;
; -0.641 ; current_sta.WAIT_DRDY             ; time_cnt[3]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 1.763      ;
; -0.618 ; current_sta.WAIT_DRDY             ; current_sta.WRESET2               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.124     ; 1.546      ;
; -0.613 ; current_sta.WAIT_DRDY             ; current_sta.COLLECT               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.124     ; 1.541      ;
; -0.596 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.054      ; 1.702      ;
; -0.596 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL2_ADR_END ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.054      ; 1.702      ;
; -0.572 ; current_sta.WAIT_DRDY             ; current_sta.WRESET1               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.124     ; 1.500      ;
; -0.568 ; current_sta.WAIT_DRDY             ; current_sta.WRITECONTROL1_ADR     ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.124     ; 1.496      ;
; -0.471 ; current_sta.STATE0                ; time_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 1.583      ;
; -0.471 ; current_sta.STATE0                ; time_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 1.583      ;
; -0.471 ; current_sta.STATE0                ; time_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 1.583      ;
; -0.471 ; current_sta.STATE0                ; time_cnt[4]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 1.583      ;
; -0.471 ; current_sta.STATE0                ; time_cnt[3]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 1.583      ;
; -0.448 ; current_sta.STATE0                ; current_sta.WRESET2               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.124     ; 1.366      ;
; -0.443 ; current_sta.STATE0                ; current_sta.COLLECT               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.124     ; 1.361      ;
; -0.426 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.054      ; 1.522      ;
; -0.426 ; current_sta.STATE0                ; current_sta.WRITECONTROL2_ADR_END ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.054      ; 1.522      ;
; -0.402 ; current_sta.STATE0                ; current_sta.WRESET1               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.124     ; 1.320      ;
; -0.398 ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.124     ; 1.316      ;
; -0.356 ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.123     ; 1.285      ;
; -0.186 ; current_sta.STATE0                ; current_sta.WAIT_DRDY             ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.123     ; 1.105      ;
; 16.440 ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.511      ;
; 16.520 ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.430      ;
; 16.520 ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.430      ;
; 16.665 ; current_sta.WRITECONTROL1_ADR     ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.141      ; 3.463      ;
; 16.665 ; current_sta.WRITECONTROL1_ADR     ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.141      ; 3.463      ;
; 16.665 ; current_sta.WRITECONTROL1_ADR     ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.141      ; 3.463      ;
; 16.735 ; time_cnt[4]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.238     ; 3.014      ;
; 16.737 ; time_cnt[0]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.238     ; 3.012      ;
; 16.770 ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.180      ;
; 16.815 ; time_cnt[4]                       ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 2.933      ;
; 16.815 ; time_cnt[4]                       ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 2.933      ;
; 16.817 ; time_cnt[0]                       ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 2.931      ;
; 16.817 ; time_cnt[0]                       ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 2.931      ;
; 16.823 ; time_cnt[2]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.238     ; 2.926      ;
; 16.850 ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.099      ;
; 16.850 ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.099      ;
; 16.867 ; current_sta.WRITECONTROL1_ADR     ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.157      ; 3.277      ;
; 16.867 ; current_sta.WRITECONTROL1_ADR     ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.157      ; 3.277      ;
; 16.867 ; current_sta.WRITECONTROL1_ADR     ; time_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.157      ; 3.277      ;
; 16.867 ; current_sta.WRITECONTROL1_ADR     ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.157      ; 3.277      ;
; 16.867 ; current_sta.WRITECONTROL1_ADR     ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.157      ; 3.277      ;
; 16.881 ; time_cnt[1]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.238     ; 2.868      ;
; 16.890 ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.060      ;
; 16.895 ; current_sta.WRITECONTROL1_ADR     ; current_sta.COLLECT               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.055      ;
; 16.903 ; time_cnt[2]                       ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 2.845      ;
; 16.903 ; time_cnt[2]                       ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 2.845      ;
; 16.912 ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL1_ADR_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.141      ; 3.216      ;
; 16.912 ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL2_ADR_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.141      ; 3.216      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'current_sta.WAIT_DRDY'                                                                                                                       ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.085 ; current_sta.WRITECONTROL2_VAL ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.333      ; 0.856      ;
; -0.069 ; current_sta.WRITECONTROL2_ADR ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.333      ; 0.840      ;
; 0.026  ; current_sta.WRITECONTROL1_VAL ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.333      ; 0.745      ;
; 0.038  ; current_sta.WRESET1           ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.333      ; 0.733      ;
; 0.080  ; current_sta.WRITECONTROL1_ADR ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.333      ; 0.691      ;
; 0.087  ; current_sta.COLLECT           ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 1.000        ; 0.333      ; 0.684      ;
; 0.285  ; current_sta.WAIT_DRDY         ; wrreq$latch ; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY ; 0.500        ; 0.729      ; 0.567      ;
; 0.740  ; current_sta.WAIT_DRDY         ; wrreq$latch ; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY ; 1.000        ; 0.729      ; 0.612      ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'current_sta.STATE0'                                                                                                                             ;
+-------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node        ; Launch Clock                                      ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+
; 0.592 ; current_sta.COLLECT               ; r_n_w$latch    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 0.539      ; 0.364      ;
; 0.774 ; current_sta.WRITECONTROL2_VAL_END ; adcdata[0]_343 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 1.883      ; 1.505      ;
; 0.838 ; current_sta.WRITECONTROL2_VAL     ; adcdata[5]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 1.955      ; 1.698      ;
; 0.921 ; current_sta.WRITECONTROL1_ADR     ; adcdata[0]~0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 1.954      ; 1.613      ;
; 0.992 ; current_sta.WRITECONTROL2_ADR     ; adcdata[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 1.955      ; 1.543      ;
; 1.054 ; current_sta.WRITECONTROL2_VAL     ; adcdata[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 1.000        ; 1.955      ; 1.481      ;
+-------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'current_sta.STATE0'                                                                                                                               ;
+--------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node        ; Launch Clock                                      ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+
; -0.972 ; current_sta.WRITECONTROL2_VAL_END ; adcdata[0]_343 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 2.176      ; 1.274      ;
; -0.960 ; current_sta.WRITECONTROL1_ADR     ; adcdata[0]~0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 2.249      ; 1.359      ;
; -0.948 ; current_sta.WRITECONTROL2_VAL     ; adcdata[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 2.251      ; 1.373      ;
; -0.904 ; current_sta.WRITECONTROL2_ADR     ; adcdata[1]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 2.251      ; 1.417      ;
; -0.895 ; current_sta.WRITECONTROL2_VAL     ; adcdata[5]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 2.251      ; 1.426      ;
; -0.551 ; current_sta.COLLECT               ; r_n_w$latch    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0 ; 0.000        ; 0.792      ; 0.311      ;
+--------+-----------------------------------+----------------+---------------------------------------------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'current_sta.WAIT_DRDY'                                                                                                                        ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.273 ; current_sta.WAIT_DRDY         ; wrreq$latch ; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY ; 0.000        ; 0.759      ; 0.591      ;
; -0.028 ; current_sta.COLLECT           ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 0.557      ; 0.589      ;
; -0.002 ; current_sta.WRESET1           ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 0.557      ; 0.615      ;
; 0.009  ; current_sta.WRITECONTROL1_ADR ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 0.557      ; 0.626      ;
; 0.066  ; current_sta.WRITECONTROL1_VAL ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 0.557      ; 0.683      ;
; 0.149  ; current_sta.WRITECONTROL2_ADR ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 0.557      ; 0.766      ;
; 0.156  ; current_sta.WRITECONTROL2_VAL ; cs_n$latch  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY ; 0.000        ; 0.557      ; 0.773      ;
; 0.186  ; current_sta.WAIT_DRDY         ; wrreq$latch ; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY ; -0.500       ; 0.759      ; 0.550      ;
+--------+-------------------------------+-------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.055 ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.307      ;
; 0.179  ; rest_cnt[1]                       ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; rest_cnt[2]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186  ; current_sta.COLLECT               ; current_sta.COLLECT               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; current_sta.WRITECONTROL1_ADR     ; current_sta.WRITECONTROL1_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; current_sta.WRESET2               ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; rest_cnt[0]                       ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186  ; current_sta.WRESET1               ; current_sta.WRESET1               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; current_sta.WRITECONTROL2_VAL_END ; current_sta.WRITECONTROL2_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.198  ; rest_cnt[0]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.326      ;
; 0.229  ; current_sta.STATE0                ; current_sta.WRESET1               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.600      ;
; 0.294  ; time_cnt[1]                       ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.423      ;
; 0.294  ; time_cnt[4]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.423      ;
; 0.295  ; time_cnt[2]                       ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.301  ; time_cnt[3]                       ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.430      ;
; 0.307  ; time_cnt[0]                       ; time_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.436      ;
; 0.316  ; rest_cnt[1]                       ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.444      ;
; 0.415  ; rest_cnt[0]                       ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.543      ;
; 0.421  ; current_sta.COLLECT               ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.543      ;
; 0.443  ; time_cnt[1]                       ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.572      ;
; 0.450  ; time_cnt[3]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.579      ;
; 0.453  ; time_cnt[2]                       ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.582      ;
; 0.453  ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY             ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.083      ; 0.315      ;
; 0.454  ; time_cnt[0]                       ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.583      ;
; 0.456  ; time_cnt[2]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.585      ;
; 0.457  ; time_cnt[0]                       ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.586      ;
; 0.480  ; current_sta.WRITECONTROL1_VAL     ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.602      ;
; 0.506  ; time_cnt[1]                       ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.635      ;
; 0.509  ; time_cnt[1]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.638      ;
; 0.520  ; time_cnt[0]                       ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.649      ;
; 0.523  ; time_cnt[0]                       ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.652      ;
; 0.529  ; current_sta.WRESET2               ; current_sta.WRITECONTROL1_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.541  ; current_sta.WAIT_DRDY             ; current_sta.COLLECT               ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.902      ;
; 0.579  ; current_sta.WRITECONTROL2_ADR     ; current_sta.WRITECONTROL2_ADR_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.885      ;
; 0.609  ; current_sta.WRESET1               ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.730      ;
; 0.673  ; current_sta.WRITECONTROL2_VAL     ; current_sta.WRITECONTROL2_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.795      ;
; 0.683  ; current_sta.WRESET1               ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.989      ;
; 0.683  ; current_sta.WRESET1               ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.989      ;
; 0.683  ; current_sta.WRESET1               ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.989      ;
; 0.684  ; current_sta.STATE0                ; current_sta.WAIT_DRDY             ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.704  ; current_sta.WRESET2               ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.010      ;
; 0.704  ; current_sta.WRESET2               ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.010      ;
; 0.704  ; current_sta.WRESET2               ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.010      ;
; 0.717  ; rest_cnt[1]                       ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.660      ;
; 0.746  ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.867      ;
; 0.747  ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL2_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.867      ;
; 0.749  ; current_sta.STATE0                ; rest_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.305      ;
; 0.750  ; current_sta.WRESET1               ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.073      ;
; 0.750  ; current_sta.WRESET1               ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.073      ;
; 0.750  ; current_sta.WRESET1               ; time_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.073      ;
; 0.750  ; current_sta.WRESET1               ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.073      ;
; 0.750  ; current_sta.WRESET1               ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.073      ;
; 0.756  ; current_sta.STATE0                ; rest_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.312      ;
; 0.764  ; current_sta.WRESET2               ; time_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.087      ;
; 0.764  ; current_sta.WRESET2               ; time_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.087      ;
; 0.764  ; current_sta.WRESET2               ; time_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.087      ;
; 0.764  ; current_sta.WRESET2               ; time_cnt[4]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.087      ;
; 0.764  ; current_sta.WRESET2               ; time_cnt[3]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.087      ;
; 0.769  ; time_cnt[3]                       ; current_sta.WRITECONTROL2_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.697      ;
; 0.773  ; rest_cnt[1]                       ; current_sta.WRITECONTROL1_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.716      ;
; 0.779  ; current_sta.WRITECONTROL1_VAL_END ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.084      ;
; 0.785  ; current_sta.WRITECONTROL1_VAL_END ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.090      ;
; 0.786  ; current_sta.WAIT_DRDY             ; rest_cnt[0]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.332      ;
; 0.790  ; time_cnt[2]                       ; current_sta.WRITECONTROL2_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.718      ;
; 0.791  ; current_sta.STATE0                ; current_sta.WRESET1               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.082      ; 0.662      ;
; 0.792  ; current_sta.WAIT_DRDY             ; rest_cnt[1]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.338      ;
; 0.801  ; current_sta.COLLECT               ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.107      ;
; 0.807  ; current_sta.COLLECT               ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.113      ;
; 0.809  ; current_sta.WRITECONTROL2_VAL_END ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.930      ;
; 0.811  ; current_sta.STATE0                ; rest_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.367      ;
; 0.833  ; current_sta.WRITECONTROL1_ADR_END ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.140     ; 0.777      ;
; 0.842  ; current_sta.WRITECONTROL2_VAL_END ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.147      ;
; 0.848  ; current_sta.WRITECONTROL2_VAL_END ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.153      ;
; 0.851  ; current_sta.WRITECONTROL1_VAL_END ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.156      ;
; 0.858  ; current_sta.WAIT_DRDY             ; rest_cnt[2]                       ; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.404      ;
; 0.860  ; rest_cnt[2]                       ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.803      ;
; 0.866  ; current_sta.WRITECONTROL1_ADR_END ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.994      ;
; 0.868  ; time_cnt[3]                       ; current_sta.WRITECONTROL1_ADR_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 0.980      ;
; 0.868  ; time_cnt[3]                       ; current_sta.WRITECONTROL2_ADR_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 0.980      ;
; 0.872  ; current_sta.WRITECONTROL1_ADR_END ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.000      ;
; 0.873  ; current_sta.COLLECT               ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.179      ;
; 0.877  ; rest_cnt[0]                       ; current_sta.WRESET2               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.820      ;
; 0.880  ; current_sta.WRITECONTROL1_VAL     ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.002      ;
; 0.887  ; current_sta.STATE0                ; current_sta.WRITECONTROL1_ADR     ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.258      ;
; 0.908  ; time_cnt[3]                       ; current_sta.WRITECONTROL1_VAL_END ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.836      ;
; 0.913  ; current_sta.WRITECONTROL1_VAL     ; rest_cnt[0]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.219      ;
; 0.914  ; current_sta.WRITECONTROL2_VAL_END ; rest_cnt[2]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.219      ;
; 0.918  ; current_sta.WRITECONTROL2_ADR_END ; current_sta.WRITECONTROL2_VAL     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.861      ;
; 0.919  ; current_sta.WRITECONTROL1_VAL     ; rest_cnt[1]                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.225      ;
; 0.922  ; time_cnt[3]                       ; current_sta.WAIT_DRDY             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.850      ;
; 0.922  ; current_sta.STATE0                ; time_cnt[1]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.495      ;
; 0.922  ; current_sta.STATE0                ; time_cnt[2]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.495      ;
; 0.922  ; current_sta.STATE0                ; time_cnt[0]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.495      ;
; 0.922  ; current_sta.STATE0                ; time_cnt[4]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.495      ;
; 0.922  ; current_sta.STATE0                ; time_cnt[3]                       ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.495      ;
; 0.928  ; rest_cnt[2]                       ; current_sta.WRITECONTROL1_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.871      ;
; 0.929  ; current_sta.WRITECONTROL1_VAL_END ; current_sta.WRITECONTROL1_ADR     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.049      ;
; 0.930  ; current_sta.WRITECONTROL2_VAL_END ; current_sta.COLLECT               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.050      ;
; 0.930  ; current_sta.STATE0                ; current_sta.COLLECT               ; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.301      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'current_sta.STATE0'                                                          ;
+-------+--------------+----------------+------------------+--------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------+------------+----------------------------+
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; adcdata[0]~0               ;
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; adcdata[5]                 ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; adcdata[1]                 ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; adcdata[0]~0|datac         ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; adcdata[5]|datac           ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; adcdata[1]|datac           ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; adcdata[0]_343|datad       ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; adcdata[0]_343             ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; WideOr14~0|combout         ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; WideOr18~0|combout         ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; WideOr14~0|datab           ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; WideOr18~0|dataa           ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; r_n_w$latch|datac          ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; r_n_w$latch                ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; WideOr18~0clkctrl|inclk[0] ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; WideOr18~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; current_sta.STATE0|q       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; current_sta.STATE0|q       ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; WideOr18~0clkctrl|inclk[0] ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; WideOr18~0clkctrl|outclk   ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; r_n_w$latch                ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; r_n_w$latch|datac          ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; WideOr18~0|dataa           ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; WideOr18~0|combout         ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Rise       ; WideOr14~0|datab           ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Fall       ; WideOr14~0|combout         ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; adcdata[0]_343             ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; adcdata[0]_343|datad       ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; adcdata[0]~0|datac         ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; adcdata[1]|datac           ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; current_sta.STATE0 ; Fall       ; adcdata[5]|datac           ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; adcdata[0]~0               ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; adcdata[1]                 ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; current_sta.STATE0 ; Rise       ; adcdata[5]                 ;
+-------+--------------+----------------+------------------+--------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'current_sta.WAIT_DRDY'                                                       ;
+-------+--------------+----------------+------------------+-----------------------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+-----------------------+------------+-------------------------+
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Fall       ; wrreq$latch             ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; wrreq$latch|datac       ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; cs_n$latch|datac        ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; cs_n$latch              ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; WideOr11~0|datad        ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; WideOr11~0|combout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; current_sta.WAIT_DRDY|q ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Rise       ; current_sta.WAIT_DRDY|q ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; WideOr11~0|combout      ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; WideOr11~0|datad        ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; cs_n$latch              ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; cs_n$latch|datac        ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; current_sta.WAIT_DRDY ; Rise       ; wrreq$latch|datac       ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; current_sta.WAIT_DRDY ; Fall       ; wrreq$latch             ;
+-------+--------------+----------------+------------------+-----------------------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sysclk_50'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; sysclk_50~input|o                                           ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; sysclk_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sysclk_50 ; Rise       ; sysclk_50~input|i                                           ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; sysclk_50~input|o                                           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sysclk_50 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sysclk_50 ; Rise       ; sysclk_50                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 9.772  ; 9.956        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[0]                                                             ;
; 9.772  ; 9.956        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[1]                                                             ;
; 9.772  ; 9.956        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[2]                                                             ;
; 9.772  ; 9.956        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[3]                                                             ;
; 9.772  ; 9.956        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[4]                                                             ;
; 9.787  ; 9.971        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END                                       ;
; 9.787  ; 9.971        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END                                       ;
; 9.787  ; 9.971        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[0]                                                             ;
; 9.787  ; 9.971        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[1]                                                             ;
; 9.787  ; 9.971        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[2]                                                             ;
; 9.798  ; 10.014       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT                                                     ;
; 9.798  ; 10.014       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0                                                      ;
; 9.798  ; 10.014       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY                                                   ;
; 9.798  ; 10.014       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1                                                     ;
; 9.798  ; 10.014       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2                                                     ;
; 9.798  ; 10.014       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR                                           ;
; 9.798  ; 10.014       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL                                           ;
; 9.798  ; 10.014       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END                                       ;
; 9.798  ; 10.014       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR                                           ;
; 9.798  ; 10.014       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL                                           ;
; 9.798  ; 10.014       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL_END                                       ;
; 9.799  ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT                                                     ;
; 9.799  ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0                                                      ;
; 9.799  ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY                                                   ;
; 9.799  ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1                                                     ;
; 9.799  ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2                                                     ;
; 9.799  ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR                                           ;
; 9.799  ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL                                           ;
; 9.799  ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END                                       ;
; 9.799  ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR                                           ;
; 9.799  ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL                                           ;
; 9.799  ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL_END                                       ;
; 9.809  ; 10.025       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END                                       ;
; 9.809  ; 10.025       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END                                       ;
; 9.809  ; 10.025       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[0]                                                             ;
; 9.809  ; 10.025       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[1]                                                             ;
; 9.809  ; 10.025       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[2]                                                             ;
; 9.824  ; 10.040       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[0]                                                             ;
; 9.824  ; 10.040       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[1]                                                             ;
; 9.824  ; 10.040       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[2]                                                             ;
; 9.824  ; 10.040       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[3]                                                             ;
; 9.824  ; 10.040       ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[4]                                                             ;
; 9.952  ; 9.952        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[0]|clk                                                         ;
; 9.952  ; 9.952        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[1]|clk                                                         ;
; 9.952  ; 9.952        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[2]|clk                                                         ;
; 9.952  ; 9.952        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[3]|clk                                                         ;
; 9.952  ; 9.952        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[4]|clk                                                         ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END|clk                                   ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END|clk                                   ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[0]|clk                                                         ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[1]|clk                                                         ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[2]|clk                                                         ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT|clk                                                 ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0|clk                                                  ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY|clk                                               ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1|clk                                                 ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2|clk                                                 ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR|clk                                       ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END|clk                                   ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL|clk                                       ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR|clk                                       ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL_END|clk                                   ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL|clk                                       ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.020 ; 10.020       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT|clk                                                 ;
; 10.020 ; 10.020       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0|clk                                                  ;
; 10.020 ; 10.020       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY|clk                                               ;
; 10.020 ; 10.020       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1|clk                                                 ;
; 10.020 ; 10.020       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2|clk                                                 ;
; 10.020 ; 10.020       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR|clk                                       ;
; 10.020 ; 10.020       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END|clk                                   ;
; 10.020 ; 10.020       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL|clk                                       ;
; 10.020 ; 10.020       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR|clk                                       ;
; 10.020 ; 10.020       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL_END|clk                                   ;
; 10.020 ; 10.020       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL|clk                                       ;
; 10.031 ; 10.031       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END|clk                                   ;
; 10.031 ; 10.031       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END|clk                                   ;
; 10.031 ; 10.031       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[0]|clk                                                         ;
; 10.031 ; 10.031       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[1]|clk                                                         ;
; 10.031 ; 10.031       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rest_cnt[2]|clk                                                         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[0]|clk                                                         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[1]|clk                                                         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[2]|clk                                                         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[3]|clk                                                         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; time_cnt[4]|clk                                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.COLLECT                                                     ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.STATE0                                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WAIT_DRDY                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET1                                                     ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRESET2                                                     ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_ADR_END                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL1_VAL_END                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_ADR_END                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; current_sta.WRITECONTROL2_VAL                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; command   ; current_sta.WAIT_DRDY ; 1.931 ; 2.504 ; Fall       ; current_sta.WAIT_DRDY                             ;
; command   ; sysclk_50             ; 4.334 ; 4.916 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; drdy_n    ; sysclk_50             ; 3.888 ; 4.449 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; command   ; current_sta.WAIT_DRDY ; -1.339 ; -1.906 ; Fall       ; current_sta.WAIT_DRDY                             ;
; command   ; sysclk_50             ; -2.469 ; -3.084 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; drdy_n    ; sysclk_50             ; -1.893 ; -2.463 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+---------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+---------------+-----------------------+-------+-------+------------+-----------------------+
; adc_data[*]   ; current_sta.STATE0    ; 5.064 ; 4.945 ; Rise       ; current_sta.STATE0    ;
;  adc_data[0]  ; current_sta.STATE0    ; 4.064 ; 4.107 ; Rise       ; current_sta.STATE0    ;
;  adc_data[1]  ; current_sta.STATE0    ; 4.038 ; 4.075 ; Rise       ; current_sta.STATE0    ;
;  adc_data[2]  ; current_sta.STATE0    ; 4.214 ; 4.117 ; Rise       ; current_sta.STATE0    ;
;  adc_data[3]  ; current_sta.STATE0    ; 4.105 ; 4.040 ; Rise       ; current_sta.STATE0    ;
;  adc_data[4]  ; current_sta.STATE0    ; 4.207 ; 4.152 ; Rise       ; current_sta.STATE0    ;
;  adc_data[5]  ; current_sta.STATE0    ; 4.092 ; 4.157 ; Rise       ; current_sta.STATE0    ;
;  adc_data[6]  ; current_sta.STATE0    ; 4.315 ; 4.231 ; Rise       ; current_sta.STATE0    ;
;  adc_data[7]  ; current_sta.STATE0    ; 4.379 ; 4.275 ; Rise       ; current_sta.STATE0    ;
;  adc_data[8]  ; current_sta.STATE0    ; 4.389 ; 4.285 ; Rise       ; current_sta.STATE0    ;
;  adc_data[9]  ; current_sta.STATE0    ; 4.181 ; 4.098 ; Rise       ; current_sta.STATE0    ;
;  adc_data[10] ; current_sta.STATE0    ; 4.183 ; 4.099 ; Rise       ; current_sta.STATE0    ;
;  adc_data[11] ; current_sta.STATE0    ; 4.129 ; 4.065 ; Rise       ; current_sta.STATE0    ;
;  adc_data[12] ; current_sta.STATE0    ; 5.064 ; 4.945 ; Rise       ; current_sta.STATE0    ;
;  adc_data[13] ; current_sta.STATE0    ; 4.038 ; 3.992 ; Rise       ; current_sta.STATE0    ;
;  adc_data[14] ; current_sta.STATE0    ; 4.178 ; 4.084 ; Rise       ; current_sta.STATE0    ;
;  adc_data[15] ; current_sta.STATE0    ; 4.095 ; 4.030 ; Rise       ; current_sta.STATE0    ;
; r_n_w         ; current_sta.STATE0    ; 2.712 ; 2.760 ; Rise       ; current_sta.STATE0    ;
; cs_n          ; current_sta.WAIT_DRDY ; 2.357 ; 2.396 ; Rise       ; current_sta.WAIT_DRDY ;
; wrreq         ; current_sta.WAIT_DRDY ; 2.676 ; 2.716 ; Fall       ; current_sta.WAIT_DRDY ;
+---------------+-----------------------+-------+-------+------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+---------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+---------------+-----------------------+-------+-------+------------+-----------------------+
; adc_data[*]   ; current_sta.STATE0    ; 3.891 ; 3.847 ; Rise       ; current_sta.STATE0    ;
;  adc_data[0]  ; current_sta.STATE0    ; 3.917 ; 3.958 ; Rise       ; current_sta.STATE0    ;
;  adc_data[1]  ; current_sta.STATE0    ; 3.891 ; 3.927 ; Rise       ; current_sta.STATE0    ;
;  adc_data[2]  ; current_sta.STATE0    ; 4.064 ; 3.969 ; Rise       ; current_sta.STATE0    ;
;  adc_data[3]  ; current_sta.STATE0    ; 3.955 ; 3.893 ; Rise       ; current_sta.STATE0    ;
;  adc_data[4]  ; current_sta.STATE0    ; 4.052 ; 4.000 ; Rise       ; current_sta.STATE0    ;
;  adc_data[5]  ; current_sta.STATE0    ; 3.943 ; 4.005 ; Rise       ; current_sta.STATE0    ;
;  adc_data[6]  ; current_sta.STATE0    ; 4.158 ; 4.076 ; Rise       ; current_sta.STATE0    ;
;  adc_data[7]  ; current_sta.STATE0    ; 4.222 ; 4.120 ; Rise       ; current_sta.STATE0    ;
;  adc_data[8]  ; current_sta.STATE0    ; 4.232 ; 4.130 ; Rise       ; current_sta.STATE0    ;
;  adc_data[9]  ; current_sta.STATE0    ; 4.032 ; 3.952 ; Rise       ; current_sta.STATE0    ;
;  adc_data[10] ; current_sta.STATE0    ; 4.034 ; 3.952 ; Rise       ; current_sta.STATE0    ;
;  adc_data[11] ; current_sta.STATE0    ; 3.980 ; 3.918 ; Rise       ; current_sta.STATE0    ;
;  adc_data[12] ; current_sta.STATE0    ; 4.915 ; 4.799 ; Rise       ; current_sta.STATE0    ;
;  adc_data[13] ; current_sta.STATE0    ; 3.891 ; 3.847 ; Rise       ; current_sta.STATE0    ;
;  adc_data[14] ; current_sta.STATE0    ; 4.028 ; 3.937 ; Rise       ; current_sta.STATE0    ;
;  adc_data[15] ; current_sta.STATE0    ; 3.945 ; 3.883 ; Rise       ; current_sta.STATE0    ;
; r_n_w         ; current_sta.STATE0    ; 2.603 ; 2.649 ; Rise       ; current_sta.STATE0    ;
; cs_n          ; current_sta.WAIT_DRDY ; 2.281 ; 2.319 ; Rise       ; current_sta.WAIT_DRDY ;
; wrreq         ; current_sta.WAIT_DRDY ; 2.588 ; 2.626 ; Fall       ; current_sta.WAIT_DRDY ;
+---------------+-----------------------+-------+-------+------------+-----------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+-------+-------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+-------+------------+--------------------+
; adc_data[*]  ; current_sta.STATE0 ; 4.094 ; 4.081 ; Rise       ; current_sta.STATE0 ;
;  adc_data[0] ; current_sta.STATE0 ; 4.207 ; 4.193 ; Rise       ; current_sta.STATE0 ;
;  adc_data[1] ; current_sta.STATE0 ; 4.207 ; 4.193 ; Rise       ; current_sta.STATE0 ;
;  adc_data[5] ; current_sta.STATE0 ; 4.094 ; 4.081 ; Rise       ; current_sta.STATE0 ;
+--------------+--------------------+-------+-------+------------+--------------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                         ;
+--------------+--------------------+-------+-------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+-------+------------+--------------------+
; adc_data[*]  ; current_sta.STATE0 ; 3.951 ; 3.938 ; Rise       ; current_sta.STATE0 ;
;  adc_data[0] ; current_sta.STATE0 ; 4.053 ; 4.039 ; Rise       ; current_sta.STATE0 ;
;  adc_data[1] ; current_sta.STATE0 ; 4.053 ; 4.039 ; Rise       ; current_sta.STATE0 ;
;  adc_data[5] ; current_sta.STATE0 ; 3.951 ; 3.938 ; Rise       ; current_sta.STATE0 ;
+--------------+--------------------+-------+-------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; adc_data[*]  ; current_sta.STATE0 ; 4.150     ; 4.163     ; Rise       ; current_sta.STATE0 ;
;  adc_data[0] ; current_sta.STATE0 ; 4.245     ; 4.259     ; Rise       ; current_sta.STATE0 ;
;  adc_data[1] ; current_sta.STATE0 ; 4.245     ; 4.259     ; Rise       ; current_sta.STATE0 ;
;  adc_data[5] ; current_sta.STATE0 ; 4.150     ; 4.163     ; Rise       ; current_sta.STATE0 ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; adc_data[*]  ; current_sta.STATE0 ; 4.004     ; 4.017     ; Rise       ; current_sta.STATE0 ;
;  adc_data[0] ; current_sta.STATE0 ; 4.088     ; 4.102     ; Rise       ; current_sta.STATE0 ;
;  adc_data[1] ; current_sta.STATE0 ; 4.088     ; 4.102     ; Rise       ; current_sta.STATE0 ;
;  adc_data[5] ; current_sta.STATE0 ; 4.004     ; 4.017     ; Rise       ; current_sta.STATE0 ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -4.014  ; -1.627 ; N/A      ; N/A     ; 0.138               ;
;  current_sta.STATE0                                ; 0.026   ; -1.627 ; N/A      ; N/A     ; 0.138               ;
;  current_sta.WAIT_DRDY                             ; -1.567  ; -0.541 ; N/A      ; N/A     ; 0.294               ;
;  sysclk_50                                         ; N/A     ; N/A    ; N/A      ; N/A     ; 9.594               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; -4.014  ; -0.328 ; N/A      ; N/A     ; 9.668               ;
; Design-wide TNS                                    ; -60.977 ; -7.742 ; 0.0      ; 0.0     ; 0.0                 ;
;  current_sta.STATE0                                ; 0.000   ; -6.985 ; N/A      ; N/A     ; 0.000               ;
;  current_sta.WAIT_DRDY                             ; -1.724  ; -0.541 ; N/A      ; N/A     ; 0.000               ;
;  sysclk_50                                         ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; -59.253 ; -0.328 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; command   ; current_sta.WAIT_DRDY ; 4.287 ; 4.533 ; Fall       ; current_sta.WAIT_DRDY                             ;
; command   ; sysclk_50             ; 9.432 ; 9.775 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; drdy_n    ; sysclk_50             ; 8.332 ; 8.645 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; command   ; current_sta.WAIT_DRDY ; -1.339 ; -1.906 ; Fall       ; current_sta.WAIT_DRDY                             ;
; command   ; sysclk_50             ; -2.469 ; -3.084 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; drdy_n    ; sysclk_50             ; -1.893 ; -2.463 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+---------------+-----------------------+-------+--------+------------+-----------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall   ; Clock Edge ; Clock Reference       ;
+---------------+-----------------------+-------+--------+------------+-----------------------+
; adc_data[*]   ; current_sta.STATE0    ; 9.961 ; 10.008 ; Rise       ; current_sta.STATE0    ;
;  adc_data[0]  ; current_sta.STATE0    ; 8.554 ; 8.433  ; Rise       ; current_sta.STATE0    ;
;  adc_data[1]  ; current_sta.STATE0    ; 8.503 ; 8.387  ; Rise       ; current_sta.STATE0    ;
;  adc_data[2]  ; current_sta.STATE0    ; 8.587 ; 8.696  ; Rise       ; current_sta.STATE0    ;
;  adc_data[3]  ; current_sta.STATE0    ; 8.434 ; 8.585  ; Rise       ; current_sta.STATE0    ;
;  adc_data[4]  ; current_sta.STATE0    ; 8.627 ; 8.828  ; Rise       ; current_sta.STATE0    ;
;  adc_data[5]  ; current_sta.STATE0    ; 8.767 ; 8.622  ; Rise       ; current_sta.STATE0    ;
;  adc_data[6]  ; current_sta.STATE0    ; 8.742 ; 8.884  ; Rise       ; current_sta.STATE0    ;
;  adc_data[7]  ; current_sta.STATE0    ; 8.838 ; 8.964  ; Rise       ; current_sta.STATE0    ;
;  adc_data[8]  ; current_sta.STATE0    ; 8.848 ; 8.974  ; Rise       ; current_sta.STATE0    ;
;  adc_data[9]  ; current_sta.STATE0    ; 8.541 ; 8.678  ; Rise       ; current_sta.STATE0    ;
;  adc_data[10] ; current_sta.STATE0    ; 8.544 ; 8.680  ; Rise       ; current_sta.STATE0    ;
;  adc_data[11] ; current_sta.STATE0    ; 8.458 ; 8.610  ; Rise       ; current_sta.STATE0    ;
;  adc_data[12] ; current_sta.STATE0    ; 9.961 ; 10.008 ; Rise       ; current_sta.STATE0    ;
;  adc_data[13] ; current_sta.STATE0    ; 8.250 ; 8.356  ; Rise       ; current_sta.STATE0    ;
;  adc_data[14] ; current_sta.STATE0    ; 8.558 ; 8.668  ; Rise       ; current_sta.STATE0    ;
;  adc_data[15] ; current_sta.STATE0    ; 8.424 ; 8.575  ; Rise       ; current_sta.STATE0    ;
; r_n_w         ; current_sta.STATE0    ; 5.897 ; 5.733  ; Rise       ; current_sta.STATE0    ;
; cs_n          ; current_sta.WAIT_DRDY ; 5.082 ; 4.962  ; Rise       ; current_sta.WAIT_DRDY ;
; wrreq         ; current_sta.WAIT_DRDY ; 5.654 ; 5.536  ; Fall       ; current_sta.WAIT_DRDY ;
+---------------+-----------------------+-------+--------+------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+---------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+---------------+-----------------------+-------+-------+------------+-----------------------+
; adc_data[*]   ; current_sta.STATE0    ; 3.891 ; 3.847 ; Rise       ; current_sta.STATE0    ;
;  adc_data[0]  ; current_sta.STATE0    ; 3.917 ; 3.958 ; Rise       ; current_sta.STATE0    ;
;  adc_data[1]  ; current_sta.STATE0    ; 3.891 ; 3.927 ; Rise       ; current_sta.STATE0    ;
;  adc_data[2]  ; current_sta.STATE0    ; 4.064 ; 3.969 ; Rise       ; current_sta.STATE0    ;
;  adc_data[3]  ; current_sta.STATE0    ; 3.955 ; 3.893 ; Rise       ; current_sta.STATE0    ;
;  adc_data[4]  ; current_sta.STATE0    ; 4.052 ; 4.000 ; Rise       ; current_sta.STATE0    ;
;  adc_data[5]  ; current_sta.STATE0    ; 3.943 ; 4.005 ; Rise       ; current_sta.STATE0    ;
;  adc_data[6]  ; current_sta.STATE0    ; 4.158 ; 4.076 ; Rise       ; current_sta.STATE0    ;
;  adc_data[7]  ; current_sta.STATE0    ; 4.222 ; 4.120 ; Rise       ; current_sta.STATE0    ;
;  adc_data[8]  ; current_sta.STATE0    ; 4.232 ; 4.130 ; Rise       ; current_sta.STATE0    ;
;  adc_data[9]  ; current_sta.STATE0    ; 4.032 ; 3.952 ; Rise       ; current_sta.STATE0    ;
;  adc_data[10] ; current_sta.STATE0    ; 4.034 ; 3.952 ; Rise       ; current_sta.STATE0    ;
;  adc_data[11] ; current_sta.STATE0    ; 3.980 ; 3.918 ; Rise       ; current_sta.STATE0    ;
;  adc_data[12] ; current_sta.STATE0    ; 4.915 ; 4.799 ; Rise       ; current_sta.STATE0    ;
;  adc_data[13] ; current_sta.STATE0    ; 3.891 ; 3.847 ; Rise       ; current_sta.STATE0    ;
;  adc_data[14] ; current_sta.STATE0    ; 4.028 ; 3.937 ; Rise       ; current_sta.STATE0    ;
;  adc_data[15] ; current_sta.STATE0    ; 3.945 ; 3.883 ; Rise       ; current_sta.STATE0    ;
; r_n_w         ; current_sta.STATE0    ; 2.603 ; 2.649 ; Rise       ; current_sta.STATE0    ;
; cs_n          ; current_sta.WAIT_DRDY ; 2.281 ; 2.319 ; Rise       ; current_sta.WAIT_DRDY ;
; wrreq         ; current_sta.WAIT_DRDY ; 2.588 ; 2.626 ; Fall       ; current_sta.WAIT_DRDY ;
+---------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; r_n_w         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_rest_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrreq         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_data[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; adc_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; command                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; drdy_n                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rest_n                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sysclk_50               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; r_n_w         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_rest_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; wrreq         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; adc_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; adc_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; adc_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; adc_data[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; adc_data[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; r_n_w         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_rest_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; wrreq         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; adc_data[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; r_n_w         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_rest_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; wrreq         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adc_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adc_data[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adc_data[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adc_data[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adc_data[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; adc_data[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_data[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adc_data[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0                                ; 6        ; 0        ; 0        ; 0        ;
; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY                             ; 0        ; 0        ; 1        ; 1        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY                             ; 6        ; 0        ; 0        ; 0        ;
; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 27       ; 27       ; 0        ; 0        ;
; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 54       ; 54       ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1808     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.STATE0                                ; 6        ; 0        ; 0        ; 0        ;
; current_sta.WAIT_DRDY                             ; current_sta.WAIT_DRDY                             ; 0        ; 0        ; 1        ; 1        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; current_sta.WAIT_DRDY                             ; 6        ; 0        ; 0        ; 0        ;
; current_sta.STATE0                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 27       ; 27       ; 0        ; 0        ;
; current_sta.WAIT_DRDY                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 54       ; 54       ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1808     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 59    ; 59   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Feb 01 02:49:46 2020
Info: Command: quartus_sta ADDA -c ADDA
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Info (332104): Reading SDC File: 'ADDA.sdc'
Warning (332174): Ignored filter at ADDA.sdc(41): clock_50 could not be matched with a port
Warning (332049): Ignored create_clock at ADDA.sdc(41): Argument <targets> is an empty collection
    Info (332050): create_clock -name {clk_50} -period 20.000 -waveform { 0.000 10.000 } [get_ports {clock_50}]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sysclk_50 sysclk_50
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[0]} {u_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name current_sta.STATE0 current_sta.STATE0
    Info (332105): create_clock -period 1.000 -name current_sta.WAIT_DRDY current_sta.WAIT_DRDY
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.014
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.014             -59.253 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.567              -1.724 current_sta.WAIT_DRDY 
    Info (332119):     0.035               0.000 current_sta.STATE0 
Info (332146): Worst-case hold slack is -1.627
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.627              -6.985 current_sta.STATE0 
    Info (332119):    -0.541              -0.541 current_sta.WAIT_DRDY 
    Info (332119):    -0.216              -0.216 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.266
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.266               0.000 current_sta.STATE0 
    Info (332119):     0.408               0.000 current_sta.WAIT_DRDY 
    Info (332119):     9.687               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 sysclk_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.614             -52.796 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.427              -1.591 current_sta.WAIT_DRDY 
    Info (332119):     0.026               0.000 current_sta.STATE0 
Info (332146): Worst-case hold slack is -1.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.341              -5.634 current_sta.STATE0 
    Info (332119):    -0.455              -0.455 current_sta.WAIT_DRDY 
    Info (332119):    -0.328              -0.328 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.138               0.000 current_sta.STATE0 
    Info (332119):     0.294               0.000 current_sta.WAIT_DRDY 
    Info (332119):     9.668               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 sysclk_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.617             -22.579 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.085              -0.085 current_sta.WAIT_DRDY 
    Info (332119):     0.592               0.000 current_sta.STATE0 
Info (332146): Worst-case hold slack is -0.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.972              -4.326 current_sta.STATE0 
    Info (332119):    -0.273              -0.301 current_sta.WAIT_DRDY 
    Info (332119):    -0.055              -0.055 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.421               0.000 current_sta.STATE0 
    Info (332119):     0.421               0.000 current_sta.WAIT_DRDY 
    Info (332119):     9.594               0.000 sysclk_50 
    Info (332119):     9.772               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4722 megabytes
    Info: Processing ended: Sat Feb 01 02:49:51 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


