verilog xil_defaultlib --include "../../../../RISCV-with-UART.gen/sources_1/bd/clock_wizard/ipshared/30ef" \
"../../../bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0.v" \
"../../../bd/clock_wizard/sim/clock_wizard.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
