<html><body><samp><pre>
<!@TC:1514052626>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 18:10:26 2017

#Implementation: ch07_servo_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1514052626> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1514052626> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/debouncer.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module servo_tester
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/debouncer.v:1:7:1:16:@N:CG364:@XP_MSG">debouncer.v(1)</a><!@TM:1514052626> | Synthesizing module debouncer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v:1:7:1:12:@N:CG364:@XP_MSG">servo.v(1)</a><!@TM:1514052626> | Synthesizing module servo in library work.

	CLK_F=32'b00000000000000000000000001100100
   Generated name = servo_100s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v:25:7:25:19:@N:CG364:@XP_MSG">servo_tester.v(25)</a><!@TM:1514052626> | Synthesizing module servo_tester in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 18:10:26 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1514052626> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v:25:7:25:19:@N:NF107:@XP_MSG">servo_tester.v(25)</a><!@TM:1514052626> | Selected library: work cell: servo_tester view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v:25:7:25:19:@N:NF107:@XP_MSG">servo_tester.v(25)</a><!@TM:1514052626> | Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 18:10:26 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 18:10:26 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1514052627> | Running in 64-bit mode 
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v:25:7:25:19:@N:NF107:@XP_MSG">servo_tester.v(25)</a><!@TM:1514052627> | Selected library: work cell: servo_tester view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v:25:7:25:19:@N:NF107:@XP_MSG">servo_tester.v(25)</a><!@TM:1514052627> | Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 18:10:27 2017

###########################################################]
Pre-mapping Report

# Sat Dec 23 18:10:27 2017

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1514052628> | No constraint file specified. 
Linked File: <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt:@XP_FILE">ch07_servo_scck.rpt</a>
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1514052628> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1514052628> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist servo_tester

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
servo_tester|CLK     117.4 MHz     8.515         inferred     Autoconstr_clkgroup_0     100  
=============================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/debouncer.v:26:0:26:6:@W:MT529:@XP_MSG">debouncer.v(26)</a><!@TM:1514052628> | Found inferred clock servo_tester|CLK which controls 100 sequential elements including d1.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1514052628> | Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 18:10:28 2017

###########################################################]
Map & Optimize Report

# Sat Dec 23 18:10:28 2017

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1514052630> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1514052630> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1514052630> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v:12:0:12:6:@W:FX1039:@XP_MSG">servo.v(12)</a><!@TM:1514052630> | User-specified initial value defined for instance p.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v:40:0:40:6:@W:FX1039:@XP_MSG">servo_tester.v(40)</a><!@TM:1514052630> | User-specified initial value defined for instance pulse_len[15:0] is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v:40:0:40:6:@N:BN362:@XP_MSG">servo_tester.v(40)</a><!@TM:1514052630> | Removing sequential instance pulse_len[0] (in view: work.servo_tester(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v:40:0:40:6:@N:BN362:@XP_MSG">servo_tester.v(40)</a><!@TM:1514052630> | Removing sequential instance pulse_len[1] (in view: work.servo_tester(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.90ns		 144 /        98
   2		0h:00m:00s		    -2.90ns		 144 /        98

   3		0h:00m:00s		    -2.90ns		 144 /        98


   4		0h:00m:00s		    -1.50ns		 146 /        98
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v:26:10:26:13:@N:FX1016:@XP_MSG">servo_tester.v(26)</a><!@TM:1514052630> | SB_GB_IO inserted on the port CLK.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v:15:6:15:29:@N:FX1017:@XP_MSG">servo.v(15)</a><!@TM:1514052630> | SB_GB inserted on the net p.prescaler12.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1514052630> | SB_GB inserted on the net d2.idle_i. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1514052630> | SB_GB inserted on the net d1.idle_i. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 98 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:CLK_ibuf_gb_io@|E:pulse_len[10]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLK_ibuf_gb_io      SB_GB_IO               98         pulse_len[10]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1514052630> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1514052630> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1514052630> | Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1514052630> | Found inferred clock servo_tester|CLK with period 13.91ns. Please declare a user-defined clock on object "p:CLK"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Dec 23 18:10:30 2017
#


Top view:               servo_tester
Requested Frequency:    71.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1514052630> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1514052630> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -2.454

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK     71.9 MHz      61.1 MHz      13.907        16.362        -2.454     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK  servo_tester|CLK  |  13.907      -2.454  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: servo_tester|CLK</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                 Starting                                                Arrival           
Instance         Reference            Type         Pin     Net           Time        Slack 
                 Clock                                                                     
-------------------------------------------------------------------------------------------
d2.count[11]     servo_tester|CLK     SB_DFFSR     Q       count[11]     0.540       -2.454
d2.count[12]     servo_tester|CLK     SB_DFFSR     Q       count[12]     0.540       -2.405
d2.count[13]     servo_tester|CLK     SB_DFFSR     Q       count[13]     0.540       -2.384
d2.count[14]     servo_tester|CLK     SB_DFFSR     Q       count[14]     0.540       -2.321
d2.count[0]      servo_tester|CLK     SB_DFFSR     Q       count[0]      0.540       -0.705
d2.count[7]      servo_tester|CLK     SB_DFFSR     Q       count[7]      0.540       0.821 
d1.count[1]      servo_tester|CLK     SB_DFFSR     Q       count[1]      0.540       0.842 
d2.count[3]      servo_tester|CLK     SB_DFFSR     Q       count[3]      0.540       0.870 
d2.count[8]      servo_tester|CLK     SB_DFFSR     Q       count[8]      0.540       0.870 
d2.count[2]      servo_tester|CLK     SB_DFFSR     Q       count[2]      0.540       0.891 
===========================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                  Starting                                                      Required           
Instance          Reference            Type       Pin     Net                   Time         Slack 
                  Clock                                                                            
---------------------------------------------------------------------------------------------------
pulse_len[15]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[15]     13.802       -2.454
pulse_len[14]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[14]     13.802       -2.314
pulse_len[13]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[13]     13.802       -2.174
pulse_len[12]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[12]     13.802       -2.034
pulse_len[11]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[11]     13.802       -1.894
pulse_len[10]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[10]     13.802       -1.753
pulse_len[9]      servo_tester|CLK     SB_DFF     D       pulse_len_RNO[9]      13.802       -1.613
pulse_len[8]      servo_tester|CLK     SB_DFF     D       pulse_len_RNO[8]      13.802       -1.473
pulse_len[7]      servo_tester|CLK     SB_DFF     D       pulse_len_RNO[7]      13.802       -1.333
pulse_len[6]      servo_tester|CLK     SB_DFF     D       pulse_len_RNO[6]      13.802       -1.193
===================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr:srsf/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs:fp:21180:27039:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.454

    Number of logic level(s):                20
    Starting point:                          d2.count[11] / Q
    Ending point:                            pulse_len[15] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[11]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[11]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I0       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.449     2.588       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.959       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.338       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.708       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.996       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.367       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.683       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         9.054       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.432       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.803      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.203      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         12.108      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.366      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.380      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.506      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.520      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.646      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.660      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.786      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.800      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.926      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.940      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     13.067      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         13.081      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.207      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.221      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.347      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.361      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.487      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.501      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.627      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.641      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.768      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.782      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.908      -         
un1_pulse_len_cry_13          Net          -        -       0.014     -           2         
un1_pulse_len_cry_14_0_c      SB_CARRY     CI       In      -         13.922      -         
un1_pulse_len_cry_14_0_c      SB_CARRY     CO       Out     0.126     14.048      -         
un1_pulse_len_cry_14          Net          -        -       0.386     -           1         
pulse_len_RNO[15]             SB_LUT4      I3       In      -         14.434      -         
pulse_len_RNO[15]             SB_LUT4      O        Out     0.316     14.750      -         
pulse_len_RNO[15]             Net          -        -       1.507     -           1         
pulse_len[15]                 SB_DFF       D        In      -         16.256      -         
============================================================================================
Total path delay (propagation time + setup) of 16.362 is 4.942(30.2%) logic and 11.420(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.207
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.405

    Number of logic level(s):                20
    Starting point:                          d2.count[12] / Q
    Ending point:                            pulse_len[15] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[12]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[12]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I1       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.400     2.539       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.910       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.288       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.659       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.947       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.318       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.634       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         9.005       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.383       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.754      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.154      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         12.059      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.316      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.330      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.457      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.471      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.597      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.611      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.737      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.751      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.877      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.891      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     13.017      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         13.031      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.158      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.172      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.298      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.312      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.438      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.452      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.578      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.592      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.718      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.732      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.859      -         
un1_pulse_len_cry_13          Net          -        -       0.014     -           2         
un1_pulse_len_cry_14_0_c      SB_CARRY     CI       In      -         13.873      -         
un1_pulse_len_cry_14_0_c      SB_CARRY     CO       Out     0.126     13.999      -         
un1_pulse_len_cry_14          Net          -        -       0.386     -           1         
pulse_len_RNO[15]             SB_LUT4      I3       In      -         14.385      -         
pulse_len_RNO[15]             SB_LUT4      O        Out     0.316     14.700      -         
pulse_len_RNO[15]             Net          -        -       1.507     -           1         
pulse_len[15]                 SB_DFF       D        In      -         16.207      -         
============================================================================================
Total path delay (propagation time + setup) of 16.313 is 4.893(30.0%) logic and 11.420(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.186
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.384

    Number of logic level(s):                20
    Starting point:                          d2.count[13] / Q
    Ending point:                            pulse_len[15] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[13]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[13]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I2       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.379     2.518       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.889       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.267       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.638       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.926       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.297       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.613       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         8.984       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.362       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.733      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.133      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         12.038      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.295      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.309      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.436      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.450      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.576      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.590      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.716      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.730      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.856      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.870      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     12.996      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         13.010      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.137      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.151      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.277      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.291      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.417      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.431      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.557      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.571      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.697      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.711      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.838      -         
un1_pulse_len_cry_13          Net          -        -       0.014     -           2         
un1_pulse_len_cry_14_0_c      SB_CARRY     CI       In      -         13.852      -         
un1_pulse_len_cry_14_0_c      SB_CARRY     CO       Out     0.126     13.978      -         
un1_pulse_len_cry_14          Net          -        -       0.386     -           1         
pulse_len_RNO[15]             SB_LUT4      I3       In      -         14.364      -         
pulse_len_RNO[15]             SB_LUT4      O        Out     0.316     14.679      -         
pulse_len_RNO[15]             Net          -        -       1.507     -           1         
pulse_len[15]                 SB_DFF       D        In      -         16.186      -         
============================================================================================
Total path delay (propagation time + setup) of 16.292 is 4.872(29.9%) logic and 11.420(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.123
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.321

    Number of logic level(s):                20
    Starting point:                          d2.count[14] / Q
    Ending point:                            pulse_len[15] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[14]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[14]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I3       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.316     2.455       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.826       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.204       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.575       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.863       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.234       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.549       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         8.920       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.299       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.670      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.070      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         11.975      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.232      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.246      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.373      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.386      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.513      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.527      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.653      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.667      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.793      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.807      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     12.933      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         12.947      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.074      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.088      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.214      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.228      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.354      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.368      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.494      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.508      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.634      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.648      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.775      -         
un1_pulse_len_cry_13          Net          -        -       0.014     -           2         
un1_pulse_len_cry_14_0_c      SB_CARRY     CI       In      -         13.789      -         
un1_pulse_len_cry_14_0_c      SB_CARRY     CO       Out     0.126     13.915      -         
un1_pulse_len_cry_14          Net          -        -       0.386     -           1         
pulse_len_RNO[15]             SB_LUT4      I3       In      -         14.301      -         
pulse_len_RNO[15]             SB_LUT4      O        Out     0.316     14.616      -         
pulse_len_RNO[15]             Net          -        -       1.507     -           1         
pulse_len[15]                 SB_DFF       D        In      -         16.123      -         
============================================================================================
Total path delay (propagation time + setup) of 16.229 is 4.808(29.6%) logic and 11.420(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.116
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.314

    Number of logic level(s):                19
    Starting point:                          d2.count[11] / Q
    Ending point:                            pulse_len[14] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[11]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[11]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I0       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.449     2.588       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.959       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.338       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.708       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.996       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.367       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.683       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         9.054       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.432       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.803      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.203      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         12.108      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.366      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.380      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.506      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.520      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.646      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.660      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.786      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.800      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.926      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.940      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     13.067      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         13.081      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.207      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.221      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.347      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.361      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.487      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.501      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.627      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.641      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.768      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.782      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.908      -         
un1_pulse_len_cry_13          Net          -        -       0.386     -           2         
pulse_len_RNO[14]             SB_LUT4      I3       In      -         14.294      -         
pulse_len_RNO[14]             SB_LUT4      O        Out     0.316     14.609      -         
pulse_len_RNO[14]             Net          -        -       1.507     -           1         
pulse_len[14]                 SB_DFF       D        In      -         16.116      -         
============================================================================================
Total path delay (propagation time + setup) of 16.222 is 4.815(29.7%) logic and 11.406(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 133MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for servo_tester </a>

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        103 uses
SB_DFF          47 uses
SB_DFFE         17 uses
SB_DFFSR        34 uses
SB_GB           3 uses
VCC             3 uses
SB_LUT4         151 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   98 (2%)
Total load per clock:
   servo_tester|CLK: 1

@S |Mapping Summary:
Total  LUTs: 151 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 151 = 151 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 18:10:30 2017

###########################################################]

</pre></samp></body></html>
