<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="47" />
   <name preferredWidth="216" />
   <description preferredWidth="262" />
   <inputclock preferredWidth="149" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program,Library/University Program/Generic IO,Library/Processors and Peripherals/Peripherals,Project,Library,Library/Processors and Peripherals,Library/Basic Functions,Library/Basic Functions/On Chip Memory,Library/Basic Functions/Configuration and Programming" />
 <window width="1920" height="1040" x="293" y="2" />
 <generation
   synthesis="VERILOG"
   path="_PROJECT_NAME_"
   simulation="NONE"
   block_symbol_file="1" />
</preferences>
