$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module instruction_decoder_testbench $end
  $var wire 8 # instruction [7:0] $end
  $var wire 3 $ op_type [2:0] $end
  $scope module DUT $end
   $var wire 8 # instruction [7:0] $end
   $var wire 3 $ op_type [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b001 $
#1
b00011111 #
#2
b00100000 #
b010 $
#3
b00111111 #
#4
b01000000 #
b011 $
#5
b01011111 #
#6
b01100000 #
b100 $
#7
b01111111 #
#8
b10000000 #
b101 $
#9
b11111111 #
#10
b10101010 #
#11
