Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Rough.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Rough.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Rough"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : Rough
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : LUT
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Digital_Filter.vf" in library work
Module <FJKC_MXILINX_Digital_Filter> compiled
Compiling verilog file "Sync_Transmitter_Baud.v" in library work
Module <Digital_Filter> compiled
Compiling verilog file "Sync_Reciver.v" in library work
Module <Sync_Transmitter_Baud> compiled
Compiling verilog file "PWM.v" in library work
Module <Sync_Reciver> compiled
Compiling verilog file "Commutation.vf" in library work
Module <PWM> compiled
Compiling verilog file "Rough.vf" in library work
Module <Commutation> compiled
Module <Rough> compiled
No errors in compilation
Analysis of file <"Rough.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Rough> in library <work>.

Analyzing hierarchy for module <Commutation> in library <work>.

Analyzing hierarchy for module <Sync_Reciver> in library <work>.

Analyzing hierarchy for module <PWM> in library <work>.

Analyzing hierarchy for module <Sync_Transmitter_Baud> in library <work>.

Analyzing hierarchy for module <Digital_Filter> in library <work>.

Analyzing hierarchy for module <FJKC_MXILINX_Digital_Filter> in library <work> with parameters.
	INIT = "0"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Rough>.
WARNING:Xst:852 - "Rough.vf" line 96: Unconnected input port 'CLR' of instance 'XLXI_18' is tied to GND.
WARNING:Xst:852 - "Rough.vf" line 96: Unconnected input port 'Data9' of instance 'XLXI_18' is tied to GND.
WARNING:Xst:852 - "Rough.vf" line 96: Unconnected input port 'RST' of instance 'XLXI_18' is tied to GND.
Module <Rough> is correct for synthesis.
 
Analyzing module <Commutation> in library <work>.
Module <Commutation> is correct for synthesis.
 
Analyzing module <Sync_Reciver> in library <work>.
Module <Sync_Reciver> is correct for synthesis.
 
Analyzing module <Digital_Filter> in library <work>.
Module <Digital_Filter> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Digital_Filter>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Digital_Filter>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Digital_Filter>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Digital_Filter>.
    Set user-defined property "HU_SET =  XLXI_11_0" for instance <XLXI_11> in unit <Digital_Filter>.
Analyzing module <FJKC_MXILINX_Digital_Filter> in library <work>.
	INIT = 1'b0
Module <FJKC_MXILINX_Digital_Filter> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_32> in unit <FJKC_MXILINX_Digital_Filter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_32> in unit <FJKC_MXILINX_Digital_Filter>.
Analyzing module <PWM> in library <work>.
Module <PWM> is correct for synthesis.
 
Analyzing module <Sync_Transmitter_Baud> in library <work>.
Module <Sync_Transmitter_Baud> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <CLR_Flag> in unit <Sync_Transmitter_Baud> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RST_O> in unit <Sync_Transmitter_Baud> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <PWM>.
    Related source file is "PWM.v".
    Found 1-bit register for signal <OUTput>.
    Found 8-bit up counter for signal <cnt>.
    Found 8-bit comparator greater for signal <OUTput$cmp_gt0000> created at line 32.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.


Synthesizing Unit <Sync_Transmitter_Baud>.
    Related source file is "Sync_Transmitter_Baud.v".
WARNING:Xst:647 - Input <Data9<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <Parity_Bit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <CLK_Baud>.
    Found 1-bit register for signal <CLK_Baud_O>.
    Found 1-bit register for signal <CLR_Flag_O>.
    Found 11-bit up counter for signal <Count_Baud>.
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter$addsub0000> created at line 93.
    Found 4-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 91.
    Found 4-bit comparator less for signal <counter$cmp_lt0000> created at line 91.
    Found 8-bit register for signal <Data_Reg>.
    Found 1-bit register for signal <OUT_ser_reg>.
    Found 1-bit register for signal <State>.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <Sync_Transmitter_Baud> synthesized.


Synthesizing Unit <Commutation>.
    Related source file is "Commutation.vf".
Unit <Commutation> synthesized.


Synthesizing Unit <FJKC_MXILINX_Digital_Filter>.
    Related source file is "Digital_Filter.vf".
Unit <FJKC_MXILINX_Digital_Filter> synthesized.


Synthesizing Unit <Digital_Filter>.
    Related source file is "Digital_Filter.vf".
Unit <Digital_Filter> synthesized.


Synthesizing Unit <Sync_Reciver>.
    Related source file is "Sync_Reciver.v".
    Found 1-bit xor9 for signal <Parity_ERR>.
    Found 1-bit register for signal <Baud_CLK_O>.
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter$addsub0000> created at line 76.
    Found 4-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 65.
    Found 4-bit comparator less for signal <counter$cmp_lt0000> created at line 65.
    Found 1-bit register for signal <Data_Ready_R>.
    Found 8-bit register for signal <Data_Reg>.
    Found 1-bit register for signal <Parity_Bit>.
    Found 1-bit register for signal <Serial_IN_O>.
    Found 1-bit register for signal <status>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Xor(s).
Unit <Sync_Reciver> synthesized.


Synthesizing Unit <Rough>.
    Related source file is "Rough.vf".
Unit <Rough> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 2
 11-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 28
 1-bit register                                        : 26
 4-bit register                                        : 2
# Comparators                                          : 5
 4-bit comparator greatequal                           : 2
 4-bit comparator less                                 : 2
 8-bit comparator greater                              : 1
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 2
 11-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Comparators                                          : 5
 4-bit comparator greatequal                           : 2
 4-bit comparator less                                 : 2
 8-bit comparator greater                              : 1
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <State> (without init value) has a constant value of 0 in block <Sync_Transmitter_Baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter_0> (without init value) has a constant value of 0 in block <Sync_Transmitter_Baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Data_Reg_7> (without init value) has a constant value of 0 in block <Sync_Transmitter_Baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <OUT_ser_reg> (without init value) has a constant value of 0 in block <Sync_Transmitter_Baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Data_Reg_6> (without init value) has a constant value of 0 in block <Sync_Transmitter_Baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Data_Reg_5> (without init value) has a constant value of 0 in block <Sync_Transmitter_Baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Data_Reg_4> (without init value) has a constant value of 0 in block <Sync_Transmitter_Baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Data_Reg_3> (without init value) has a constant value of 0 in block <Sync_Transmitter_Baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Data_Reg_2> (without init value) has a constant value of 0 in block <Sync_Transmitter_Baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Data_Reg_1> (without init value) has a constant value of 0 in block <Sync_Transmitter_Baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Data_Reg_0> (without init value) has a constant value of 0 in block <Sync_Transmitter_Baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <CLK_Baud_O> is unconnected in block <Sync_Transmitter_Baud>.
WARNING:Xst:2677 - Node <counter_1> of sequential type is unconnected in block <Sync_Transmitter_Baud>.
WARNING:Xst:2677 - Node <counter_2> of sequential type is unconnected in block <Sync_Transmitter_Baud>.
WARNING:Xst:2677 - Node <counter_3> of sequential type is unconnected in block <Sync_Transmitter_Baud>.

Optimizing unit <Rough> ...

Optimizing unit <Commutation> ...

Optimizing unit <FJKC_MXILINX_Digital_Filter> ...

Optimizing unit <Digital_Filter> ...

Optimizing unit <Sync_Reciver> ...
WARNING:Xst:2677 - Node <XLXI_4/Data_Ready_R> of sequential type is unconnected in block <Rough>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Rough, actual ratio is 1.

Final Macro Processing ...

Processing Unit <Rough> :
	Found 2-bit shift register for signal <XLXI_4/Data_Reg_7>.
Unit <Rough> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Rough.ngr
Top Level Output File Name         : Rough
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 126
#      AND2                        : 3
#      AND2B1                      : 1
#      AND3B1                      : 1
#      AND3B2                      : 1
#      AND4                        : 2
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 20
#      LUT2                        : 11
#      LUT3                        : 5
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 8
#      LUT4_D                      : 1
#      MUXCY                       : 25
#      MUXF5                       : 3
#      OR2                         : 3
#      OR3                         : 1
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 41
#      FD                          : 15
#      FDC                         : 1
#      FDE                         : 9
#      FDR                         : 11
#      FDRE                        : 4
#      FDRSE                       : 1
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 5
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                       35  out of   2448     1%  
 Number of Slice Flip Flops:             41  out of   4896     0%  
 Number of 4 input LUTs:                 66  out of   4896     1%  
    Number used as logic:                65
    Number used as Shift registers:       1
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     92    21%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------------+-------+
Control Signal                     | Buffer(FF name)                 | Load  |
-----------------------------------+---------------------------------+-------+
XLXN_47(XLXI_17:G)                 | NONE(XLXI_4/UUT/XLXI_11/I_36_32)| 1     |
-----------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.204ns (Maximum Frequency: 192.171MHz)
   Minimum input arrival time before clock: 3.619ns
   Maximum output required time after clock: 5.533ns
   Maximum combinational path delay: 8.654ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.204ns (frequency: 192.171MHz)
  Total number of paths / destination ports: 469 / 67
-------------------------------------------------------------------------
Delay:               5.204ns (Levels of Logic = 5)
  Source:            XLXI_4/UUT/XLXI_1 (FF)
  Destination:       XLXI_4/UUT/XLXI_11/I_36_32 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_4/UUT/XLXI_1 to XLXI_4/UUT/XLXI_11/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.451  XLXI_4/UUT/XLXI_1 (XLXI_4/UUT/XLXN_18)
     INV:I->O              1   0.612   0.357  XLXI_4/UUT/XLXI_5 (XLXI_4/UUT/XLXN_14)
     AND4:I0->O            3   0.612   0.451  XLXI_4/UUT/XLXI_10 (XLXI_4/UUT/XLXN_27)
     begin scope: 'XLXI_4/UUT/XLXI_11'
     AND3B2:I1->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      5.204ns (3.230ns logic, 1.974ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              3.619ns (Levels of Logic = 2)
  Source:            CLR_Rx (PAD)
  Destination:       XLXI_4/Data_Reg_0 (FF)
  Destination Clock: CLK rising

  Data Path: CLR_Rx to XLXI_4/Data_Reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  CLR_Rx_IBUF (CLR_Rx_IBUF)
     LUT4:I0->O            9   0.612   0.697  XLXI_4/Parity_Bit_not00011 (XLXI_4/Parity_Bit_not0001)
     FDE:CE                    0.483          XLXI_4/Data_Reg_6
    ----------------------------------------
    Total                      3.619ns (2.201ns logic, 1.418ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.533ns (Levels of Logic = 3)
  Source:            XLXI_8/OUTput (FF)
  Destination:       A (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_8/OUTput to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.603  XLXI_8/OUTput (XLXI_8/OUTput)
     LUT1:I0->O            1   0.612   0.000  XLXI_9_rt (XLXI_9_rt)
     MUXF5:I1->O           1   0.278   0.357  XLXI_9 (A_OBUF)
     OBUF:I->O                 3.169          A_OBUF (A)
    ----------------------------------------
    Total                      5.533ns (4.573ns logic, 0.960ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               8.654ns (Levels of Logic = 6)
  Source:            H1 (PAD)
  Destination:       A (PAD)

  Data Path: H1 to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.451  H1_IBUF (H1_IBUF)
     INV:I->O              2   0.612   0.380  XLXI_1/XLXI_24 (XLXI_1/XLXN_59)
     OR2:I1->O             1   0.612   0.357  XLXI_1/XLXI_27 (XLXI_1/XLXN_67)
     INV:I->O              1   0.612   0.357  XLXI_1/XLXI_36 (XLXN_25)
     MUXF5:S->O            1   0.641   0.357  XLXI_9 (A_OBUF)
     OBUF:I->O                 3.169          A_OBUF (A)
    ----------------------------------------
    Total                      8.654ns (6.752ns logic, 1.902ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.26 secs
 
--> 

Total memory usage is 302468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    2 (   0 filtered)

