{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 22:23:13 2017 " "Info: Processing started: Thu Nov 30 22:23:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FSM -c FSM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FSM -c FSM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/Block1.bdf" { { 120 80 248 136 "Clk" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register count_mod10:inst5\|\\P_COUNT:intern_value\[4\] register count_mod10:inst5\|\\P_COUNT:intern_value\[28\] 6.86 MHz 145.822 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 6.86 MHz between source register \"count_mod10:inst5\|\\P_COUNT:intern_value\[4\]\" and destination register \"count_mod10:inst5\|\\P_COUNT:intern_value\[28\]\" (period= 145.822 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "145.815 ns + Longest register register " "Info: + Longest register to register delay is 145.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_mod10:inst5\|\\P_COUNT:intern_value\[4\] 1 REG LCFF_X36_Y20_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y20_N25; Fanout = 6; REG Node = 'count_mod10:inst5\|\\P_COUNT:intern_value\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_mod10:inst5|\P_COUNT:intern_value[4] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.393 ns) 1.893 ns count_mod10:inst5\|Add6~9 2 COMB LCCOMB_X32_Y31_N8 2 " "Info: 2: + IC(1.500 ns) + CELL(0.393 ns) = 1.893 ns; Loc. = LCCOMB_X32_Y31_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { count_mod10:inst5|\P_COUNT:intern_value[4] count_mod10:inst5|Add6~9 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.964 ns count_mod10:inst5\|Add6~11 3 COMB LCCOMB_X32_Y31_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.964 ns; Loc. = LCCOMB_X32_Y31_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~9 count_mod10:inst5|Add6~11 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.035 ns count_mod10:inst5\|Add6~13 4 COMB LCCOMB_X32_Y31_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.035 ns; Loc. = LCCOMB_X32_Y31_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~11 count_mod10:inst5|Add6~13 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.194 ns count_mod10:inst5\|Add6~15 5 COMB LCCOMB_X32_Y31_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 2.194 ns; Loc. = LCCOMB_X32_Y31_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|Add6~13 count_mod10:inst5|Add6~15 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.265 ns count_mod10:inst5\|Add6~17 6 COMB LCCOMB_X32_Y31_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.265 ns; Loc. = LCCOMB_X32_Y31_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~15 count_mod10:inst5|Add6~17 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.336 ns count_mod10:inst5\|Add6~19 7 COMB LCCOMB_X32_Y31_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.336 ns; Loc. = LCCOMB_X32_Y31_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~17 count_mod10:inst5|Add6~19 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.407 ns count_mod10:inst5\|Add6~21 8 COMB LCCOMB_X32_Y31_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.407 ns; Loc. = LCCOMB_X32_Y31_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~19 count_mod10:inst5|Add6~21 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.478 ns count_mod10:inst5\|Add6~23 9 COMB LCCOMB_X32_Y31_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.478 ns; Loc. = LCCOMB_X32_Y31_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~21 count_mod10:inst5|Add6~23 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.549 ns count_mod10:inst5\|Add6~25 10 COMB LCCOMB_X32_Y31_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.549 ns; Loc. = LCCOMB_X32_Y31_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~23 count_mod10:inst5|Add6~25 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.620 ns count_mod10:inst5\|Add6~27 11 COMB LCCOMB_X32_Y31_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.620 ns; Loc. = LCCOMB_X32_Y31_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~25 count_mod10:inst5|Add6~27 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.691 ns count_mod10:inst5\|Add6~29 12 COMB LCCOMB_X32_Y31_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.691 ns; Loc. = LCCOMB_X32_Y31_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~27 count_mod10:inst5|Add6~29 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.837 ns count_mod10:inst5\|Add6~31 13 COMB LCCOMB_X32_Y31_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 2.837 ns; Loc. = LCCOMB_X32_Y31_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|Add6~29 count_mod10:inst5|Add6~31 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.908 ns count_mod10:inst5\|Add6~33 14 COMB LCCOMB_X32_Y30_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.908 ns; Loc. = LCCOMB_X32_Y30_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~31 count_mod10:inst5|Add6~33 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.979 ns count_mod10:inst5\|Add6~35 15 COMB LCCOMB_X32_Y30_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.979 ns; Loc. = LCCOMB_X32_Y30_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~33 count_mod10:inst5|Add6~35 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.050 ns count_mod10:inst5\|Add6~37 16 COMB LCCOMB_X32_Y30_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.050 ns; Loc. = LCCOMB_X32_Y30_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~35 count_mod10:inst5|Add6~37 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.121 ns count_mod10:inst5\|Add6~39 17 COMB LCCOMB_X32_Y30_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.121 ns; Loc. = LCCOMB_X32_Y30_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~37 count_mod10:inst5|Add6~39 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.192 ns count_mod10:inst5\|Add6~41 18 COMB LCCOMB_X32_Y30_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.192 ns; Loc. = LCCOMB_X32_Y30_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~39 count_mod10:inst5|Add6~41 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.263 ns count_mod10:inst5\|Add6~43 19 COMB LCCOMB_X32_Y30_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.263 ns; Loc. = LCCOMB_X32_Y30_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~41 count_mod10:inst5|Add6~43 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.334 ns count_mod10:inst5\|Add6~45 20 COMB LCCOMB_X32_Y30_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.334 ns; Loc. = LCCOMB_X32_Y30_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~43 count_mod10:inst5|Add6~45 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.493 ns count_mod10:inst5\|Add6~47 21 COMB LCCOMB_X32_Y30_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 3.493 ns; Loc. = LCCOMB_X32_Y30_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|Add6~45 count_mod10:inst5|Add6~47 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.564 ns count_mod10:inst5\|Add6~49 22 COMB LCCOMB_X32_Y30_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.564 ns; Loc. = LCCOMB_X32_Y30_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~47 count_mod10:inst5|Add6~49 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.635 ns count_mod10:inst5\|Add6~51 23 COMB LCCOMB_X32_Y30_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.635 ns; Loc. = LCCOMB_X32_Y30_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~49 count_mod10:inst5|Add6~51 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.706 ns count_mod10:inst5\|Add6~53 24 COMB LCCOMB_X32_Y30_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.706 ns; Loc. = LCCOMB_X32_Y30_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~51 count_mod10:inst5|Add6~53 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.777 ns count_mod10:inst5\|Add6~55 25 COMB LCCOMB_X32_Y30_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.777 ns; Loc. = LCCOMB_X32_Y30_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~53 count_mod10:inst5|Add6~55 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.848 ns count_mod10:inst5\|Add6~57 26 COMB LCCOMB_X32_Y30_N24 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.848 ns; Loc. = LCCOMB_X32_Y30_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~55 count_mod10:inst5|Add6~57 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.919 ns count_mod10:inst5\|Add6~59 27 COMB LCCOMB_X32_Y30_N26 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.919 ns; Loc. = LCCOMB_X32_Y30_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add6~59'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~57 count_mod10:inst5|Add6~59 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.990 ns count_mod10:inst5\|Add6~61 28 COMB LCCOMB_X32_Y30_N28 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.990 ns; Loc. = LCCOMB_X32_Y30_N28; Fanout = 1; COMB Node = 'count_mod10:inst5\|Add6~61'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add6~59 count_mod10:inst5|Add6~61 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.400 ns count_mod10:inst5\|Add6~62 29 COMB LCCOMB_X32_Y30_N30 157 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 4.400 ns; Loc. = LCCOMB_X32_Y30_N30; Fanout = 157; COMB Node = 'count_mod10:inst5\|Add6~62'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|Add6~61 count_mod10:inst5|Add6~62 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.393 ns) 5.663 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~1 30 COMB LCCOMB_X31_Y31_N0 2 " "Info: 30: + IC(0.870 ns) + CELL(0.393 ns) = 5.663 ns; Loc. = LCCOMB_X31_Y31_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { count_mod10:inst5|Add6~62 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.734 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3 31 COMB LCCOMB_X31_Y31_N2 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.734 ns; Loc. = LCCOMB_X31_Y31_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.805 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5 32 COMB LCCOMB_X31_Y31_N4 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.805 ns; Loc. = LCCOMB_X31_Y31_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.876 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7 33 COMB LCCOMB_X31_Y31_N6 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 5.876 ns; Loc. = LCCOMB_X31_Y31_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.947 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9 34 COMB LCCOMB_X31_Y31_N8 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 5.947 ns; Loc. = LCCOMB_X31_Y31_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.018 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11 35 COMB LCCOMB_X31_Y31_N10 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 6.018 ns; Loc. = LCCOMB_X31_Y31_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.089 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13 36 COMB LCCOMB_X31_Y31_N12 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 6.089 ns; Loc. = LCCOMB_X31_Y31_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.248 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15 37 COMB LCCOMB_X31_Y31_N14 2 " "Info: 37: + IC(0.000 ns) + CELL(0.159 ns) = 6.248 ns; Loc. = LCCOMB_X31_Y31_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.319 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~17 38 COMB LCCOMB_X31_Y31_N16 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 6.319 ns; Loc. = LCCOMB_X31_Y31_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.390 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~19 39 COMB LCCOMB_X31_Y31_N18 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 6.390 ns; Loc. = LCCOMB_X31_Y31_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.461 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~21 40 COMB LCCOMB_X31_Y31_N20 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 6.461 ns; Loc. = LCCOMB_X31_Y31_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.532 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~23 41 COMB LCCOMB_X31_Y31_N22 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 6.532 ns; Loc. = LCCOMB_X31_Y31_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.603 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~25 42 COMB LCCOMB_X31_Y31_N24 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 6.603 ns; Loc. = LCCOMB_X31_Y31_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.674 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~27 43 COMB LCCOMB_X31_Y31_N26 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 6.674 ns; Loc. = LCCOMB_X31_Y31_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.745 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~29 44 COMB LCCOMB_X31_Y31_N28 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 6.745 ns; Loc. = LCCOMB_X31_Y31_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.891 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~31 45 COMB LCCOMB_X31_Y31_N30 2 " "Info: 45: + IC(0.000 ns) + CELL(0.146 ns) = 6.891 ns; Loc. = LCCOMB_X31_Y31_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.962 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~33 46 COMB LCCOMB_X31_Y30_N0 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 6.962 ns; Loc. = LCCOMB_X31_Y30_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.033 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~35 47 COMB LCCOMB_X31_Y30_N2 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 7.033 ns; Loc. = LCCOMB_X31_Y30_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.104 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~37 48 COMB LCCOMB_X31_Y30_N4 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 7.104 ns; Loc. = LCCOMB_X31_Y30_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.175 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~39 49 COMB LCCOMB_X31_Y30_N6 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 7.175 ns; Loc. = LCCOMB_X31_Y30_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.246 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~41 50 COMB LCCOMB_X31_Y30_N8 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 7.246 ns; Loc. = LCCOMB_X31_Y30_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.317 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~43 51 COMB LCCOMB_X31_Y30_N10 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 7.317 ns; Loc. = LCCOMB_X31_Y30_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.388 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~45 52 COMB LCCOMB_X31_Y30_N12 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 7.388 ns; Loc. = LCCOMB_X31_Y30_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.547 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~47 53 COMB LCCOMB_X31_Y30_N14 2 " "Info: 53: + IC(0.000 ns) + CELL(0.159 ns) = 7.547 ns; Loc. = LCCOMB_X31_Y30_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.618 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~49 54 COMB LCCOMB_X31_Y30_N16 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 7.618 ns; Loc. = LCCOMB_X31_Y30_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.689 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~51 55 COMB LCCOMB_X31_Y30_N18 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 7.689 ns; Loc. = LCCOMB_X31_Y30_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.760 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~53 56 COMB LCCOMB_X31_Y30_N20 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 7.760 ns; Loc. = LCCOMB_X31_Y30_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.831 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~55 57 COMB LCCOMB_X31_Y30_N22 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 7.831 ns; Loc. = LCCOMB_X31_Y30_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.902 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~57 58 COMB LCCOMB_X31_Y30_N24 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 7.902 ns; Loc. = LCCOMB_X31_Y30_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.973 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~59 59 COMB LCCOMB_X31_Y30_N26 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 7.973 ns; Loc. = LCCOMB_X31_Y30_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~59'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~59 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.383 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~60 60 COMB LCCOMB_X31_Y30_N28 4 " "Info: 60: + IC(0.000 ns) + CELL(0.410 ns) = 8.383 ns; Loc. = LCCOMB_X31_Y30_N28; Fanout = 4; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~60'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~60 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.414 ns) 9.791 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~3 61 COMB LCCOMB_X34_Y31_N4 2 " "Info: 61: + IC(0.994 ns) + CELL(0.414 ns) = 9.791 ns; Loc. = LCCOMB_X34_Y31_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~60 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.862 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~5 62 COMB LCCOMB_X34_Y31_N6 1 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 9.862 ns; Loc. = LCCOMB_X34_Y31_N6; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.272 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~6 63 COMB LCCOMB_X34_Y31_N8 11 " "Info: 63: + IC(0.000 ns) + CELL(0.410 ns) = 10.272 ns; Loc. = LCCOMB_X34_Y31_N8; Fanout = 11; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.150 ns) 11.165 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~1111 64 COMB LCCOMB_X33_Y30_N18 2 " "Info: 64: + IC(0.743 ns) + CELL(0.150 ns) = 11.165 ns; Loc. = LCCOMB_X33_Y30_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~1111'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~6 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~1111 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.414 ns) 12.330 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~1 65 COMB LCCOMB_X34_Y31_N12 2 " "Info: 65: + IC(0.751 ns) + CELL(0.414 ns) = 12.330 ns; Loc. = LCCOMB_X34_Y31_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~1111 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 12.489 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~3 66 COMB LCCOMB_X34_Y31_N14 2 " "Info: 66: + IC(0.000 ns) + CELL(0.159 ns) = 12.489 ns; Loc. = LCCOMB_X34_Y31_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.560 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~5 67 COMB LCCOMB_X34_Y31_N16 2 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 12.560 ns; Loc. = LCCOMB_X34_Y31_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.631 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~7 68 COMB LCCOMB_X34_Y31_N18 1 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 12.631 ns; Loc. = LCCOMB_X34_Y31_N18; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.041 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~8 69 COMB LCCOMB_X34_Y31_N20 14 " "Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 13.041 ns; Loc. = LCCOMB_X34_Y31_N20; Fanout = 14; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.275 ns) 14.072 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[128\]~1117 70 COMB LCCOMB_X35_Y30_N4 2 " "Info: 70: + IC(0.756 ns) + CELL(0.275 ns) = 14.072 ns; Loc. = LCCOMB_X35_Y30_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[128\]~1117'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~8 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~1117 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.414 ns) 14.935 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[1\]~1 71 COMB LCCOMB_X34_Y30_N2 2 " "Info: 71: + IC(0.449 ns) + CELL(0.414 ns) = 14.935 ns; Loc. = LCCOMB_X34_Y30_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~1117 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.006 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~3 72 COMB LCCOMB_X34_Y30_N4 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 15.006 ns; Loc. = LCCOMB_X34_Y30_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.077 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~5 73 COMB LCCOMB_X34_Y30_N6 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 15.077 ns; Loc. = LCCOMB_X34_Y30_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.148 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~7 74 COMB LCCOMB_X34_Y30_N8 2 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 15.148 ns; Loc. = LCCOMB_X34_Y30_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.219 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~9 75 COMB LCCOMB_X34_Y30_N10 1 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 15.219 ns; Loc. = LCCOMB_X34_Y30_N10; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.629 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~10 76 COMB LCCOMB_X34_Y30_N12 17 " "Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 15.629 ns; Loc. = LCCOMB_X34_Y30_N12; Fanout = 17; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~10'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.275 ns) 16.411 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[162\]~2121 77 COMB LCCOMB_X33_Y30_N30 3 " "Info: 77: + IC(0.507 ns) + CELL(0.275 ns) = 16.411 ns; Loc. = LCCOMB_X33_Y30_N30; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[162\]~2121'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~10 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[162]~2121 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.414 ns) 17.305 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~5 78 COMB LCCOMB_X34_Y30_N22 2 " "Info: 78: + IC(0.480 ns) + CELL(0.414 ns) = 17.305 ns; Loc. = LCCOMB_X34_Y30_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[162]~2121 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.376 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~7 79 COMB LCCOMB_X34_Y30_N24 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 17.376 ns; Loc. = LCCOMB_X34_Y30_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.447 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~9 80 COMB LCCOMB_X34_Y30_N26 2 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 17.447 ns; Loc. = LCCOMB_X34_Y30_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.518 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~11 81 COMB LCCOMB_X34_Y30_N28 1 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 17.518 ns; Loc. = LCCOMB_X34_Y30_N28; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.928 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~12 82 COMB LCCOMB_X34_Y30_N30 20 " "Info: 82: + IC(0.000 ns) + CELL(0.410 ns) = 17.928 ns; Loc. = LCCOMB_X34_Y30_N30; Fanout = 20; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~12'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~12 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.150 ns) 19.049 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[192\]~1134 83 COMB LCCOMB_X41_Y30_N28 2 " "Info: 83: + IC(0.971 ns) + CELL(0.150 ns) = 19.049 ns; Loc. = LCCOMB_X41_Y30_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[192\]~1134'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~12 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~1134 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.414 ns) 20.378 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[1\]~1 84 COMB LCCOMB_X36_Y30_N12 2 " "Info: 84: + IC(0.915 ns) + CELL(0.414 ns) = 20.378 ns; Loc. = LCCOMB_X36_Y30_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~1134 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 20.537 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~3 85 COMB LCCOMB_X36_Y30_N14 2 " "Info: 85: + IC(0.000 ns) + CELL(0.159 ns) = 20.537 ns; Loc. = LCCOMB_X36_Y30_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.608 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~5 86 COMB LCCOMB_X36_Y30_N16 2 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 20.608 ns; Loc. = LCCOMB_X36_Y30_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.679 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~7 87 COMB LCCOMB_X36_Y30_N18 2 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 20.679 ns; Loc. = LCCOMB_X36_Y30_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.750 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~9 88 COMB LCCOMB_X36_Y30_N20 2 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 20.750 ns; Loc. = LCCOMB_X36_Y30_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.821 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~11 89 COMB LCCOMB_X36_Y30_N22 2 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 20.821 ns; Loc. = LCCOMB_X36_Y30_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.892 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~13 90 COMB LCCOMB_X36_Y30_N24 1 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 20.892 ns; Loc. = LCCOMB_X36_Y30_N24; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.302 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~14 91 COMB LCCOMB_X36_Y30_N26 23 " "Info: 91: + IC(0.000 ns) + CELL(0.410 ns) = 21.302 ns; Loc. = LCCOMB_X36_Y30_N26; Fanout = 23; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~14'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~14 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.150 ns) 22.423 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~1145 92 COMB LCCOMB_X41_Y30_N20 2 " "Info: 92: + IC(0.971 ns) + CELL(0.150 ns) = 22.423 ns; Loc. = LCCOMB_X41_Y30_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~1145'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~14 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~1145 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.414 ns) 23.296 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~1 93 COMB LCCOMB_X42_Y30_N0 2 " "Info: 93: + IC(0.459 ns) + CELL(0.414 ns) = 23.296 ns; Loc. = LCCOMB_X42_Y30_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~1145 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.367 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~3 94 COMB LCCOMB_X42_Y30_N2 2 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 23.367 ns; Loc. = LCCOMB_X42_Y30_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.438 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~5 95 COMB LCCOMB_X42_Y30_N4 2 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 23.438 ns; Loc. = LCCOMB_X42_Y30_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.509 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~7 96 COMB LCCOMB_X42_Y30_N6 2 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 23.509 ns; Loc. = LCCOMB_X42_Y30_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.580 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~9 97 COMB LCCOMB_X42_Y30_N8 2 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 23.580 ns; Loc. = LCCOMB_X42_Y30_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.651 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~11 98 COMB LCCOMB_X42_Y30_N10 2 " "Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 23.651 ns; Loc. = LCCOMB_X42_Y30_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.722 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~13 99 COMB LCCOMB_X42_Y30_N12 2 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 23.722 ns; Loc. = LCCOMB_X42_Y30_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 23.881 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~15 100 COMB LCCOMB_X42_Y30_N14 1 " "Info: 100: + IC(0.000 ns) + CELL(0.159 ns) = 23.881 ns; Loc. = LCCOMB_X42_Y30_N14; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 24.291 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~16 101 COMB LCCOMB_X42_Y30_N16 26 " "Info: 101: + IC(0.000 ns) + CELL(0.410 ns) = 24.291 ns; Loc. = LCCOMB_X42_Y30_N16; Fanout = 26; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~16'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~16 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.150 ns) 25.374 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[260\]~1702 102 COMB LCCOMB_X36_Y30_N6 3 " "Info: 102: + IC(0.933 ns) + CELL(0.150 ns) = 25.374 ns; Loc. = LCCOMB_X36_Y30_N6; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[260\]~1702'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~16 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[260]~1702 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.414 ns) 27.025 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~9 103 COMB LCCOMB_X42_Y27_N18 2 " "Info: 103: + IC(1.237 ns) + CELL(0.414 ns) = 27.025 ns; Loc. = LCCOMB_X42_Y27_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[260]~1702 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.096 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~11 104 COMB LCCOMB_X42_Y27_N20 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 27.096 ns; Loc. = LCCOMB_X42_Y27_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.167 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~13 105 COMB LCCOMB_X42_Y27_N22 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 27.167 ns; Loc. = LCCOMB_X42_Y27_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.238 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~15 106 COMB LCCOMB_X42_Y27_N24 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 27.238 ns; Loc. = LCCOMB_X42_Y27_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.309 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~17 107 COMB LCCOMB_X42_Y27_N26 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 27.309 ns; Loc. = LCCOMB_X42_Y27_N26; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 27.719 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~18 108 COMB LCCOMB_X42_Y27_N28 29 " "Info: 108: + IC(0.000 ns) + CELL(0.410 ns) = 27.719 ns; Loc. = LCCOMB_X42_Y27_N28; Fanout = 29; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~18 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(0.150 ns) 29.648 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[292\]~1162 109 COMB LCCOMB_X20_Y23_N0 2 " "Info: 109: + IC(1.779 ns) + CELL(0.150 ns) = 29.648 ns; Loc. = LCCOMB_X20_Y23_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[292\]~1162'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~18 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[292]~1162 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.485 ns) 31.613 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~9 110 COMB LCCOMB_X41_Y27_N14 2 " "Info: 110: + IC(1.480 ns) + CELL(0.485 ns) = 31.613 ns; Loc. = LCCOMB_X41_Y27_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[292]~1162 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.684 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~11 111 COMB LCCOMB_X41_Y27_N16 2 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 31.684 ns; Loc. = LCCOMB_X41_Y27_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.755 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~13 112 COMB LCCOMB_X41_Y27_N18 2 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 31.755 ns; Loc. = LCCOMB_X41_Y27_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.826 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~15 113 COMB LCCOMB_X41_Y27_N20 2 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 31.826 ns; Loc. = LCCOMB_X41_Y27_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.897 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~17 114 COMB LCCOMB_X41_Y27_N22 2 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 31.897 ns; Loc. = LCCOMB_X41_Y27_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.968 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~19 115 COMB LCCOMB_X41_Y27_N24 1 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 31.968 ns; Loc. = LCCOMB_X41_Y27_N24; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.378 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~20 116 COMB LCCOMB_X41_Y27_N26 32 " "Info: 116: + IC(0.000 ns) + CELL(0.410 ns) = 32.378 ns; Loc. = LCCOMB_X41_Y27_N26; Fanout = 32; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~20'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~20 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.150 ns) 34.041 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[320\]~1181 117 COMB LCCOMB_X37_Y16_N10 2 " "Info: 117: + IC(1.513 ns) + CELL(0.150 ns) = 34.041 ns; Loc. = LCCOMB_X37_Y16_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[320\]~1181'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~20 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~1181 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.414 ns) 35.774 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[1\]~1 118 COMB LCCOMB_X41_Y24_N6 2 " "Info: 118: + IC(1.319 ns) + CELL(0.414 ns) = 35.774 ns; Loc. = LCCOMB_X41_Y24_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~1181 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.845 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[2\]~3 119 COMB LCCOMB_X41_Y24_N8 2 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 35.845 ns; Loc. = LCCOMB_X41_Y24_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.916 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[3\]~5 120 COMB LCCOMB_X41_Y24_N10 2 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 35.916 ns; Loc. = LCCOMB_X41_Y24_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.987 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[4\]~7 121 COMB LCCOMB_X41_Y24_N12 2 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 35.987 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 36.146 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~9 122 COMB LCCOMB_X41_Y24_N14 2 " "Info: 122: + IC(0.000 ns) + CELL(0.159 ns) = 36.146 ns; Loc. = LCCOMB_X41_Y24_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.217 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~11 123 COMB LCCOMB_X41_Y24_N16 2 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 36.217 ns; Loc. = LCCOMB_X41_Y24_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.288 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~13 124 COMB LCCOMB_X41_Y24_N18 2 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 36.288 ns; Loc. = LCCOMB_X41_Y24_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.359 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~15 125 COMB LCCOMB_X41_Y24_N20 2 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 36.359 ns; Loc. = LCCOMB_X41_Y24_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.430 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~17 126 COMB LCCOMB_X41_Y24_N22 2 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 36.430 ns; Loc. = LCCOMB_X41_Y24_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.501 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~19 127 COMB LCCOMB_X41_Y24_N24 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 36.501 ns; Loc. = LCCOMB_X41_Y24_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.572 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~21 128 COMB LCCOMB_X41_Y24_N26 1 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 36.572 ns; Loc. = LCCOMB_X41_Y24_N26; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 36.982 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~22 129 COMB LCCOMB_X41_Y24_N28 35 " "Info: 129: + IC(0.000 ns) + CELL(0.410 ns) = 36.982 ns; Loc. = LCCOMB_X41_Y24_N28; Fanout = 35; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~22'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~22 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.150 ns) 38.964 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[352\]~1195 130 COMB LCCOMB_X23_Y16_N18 2 " "Info: 130: + IC(1.832 ns) + CELL(0.150 ns) = 38.964 ns; Loc. = LCCOMB_X23_Y16_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[352\]~1195'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~22 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[352]~1195 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.414 ns) 40.889 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[1\]~1 131 COMB LCCOMB_X38_Y20_N2 2 " "Info: 131: + IC(1.511 ns) + CELL(0.414 ns) = 40.889 ns; Loc. = LCCOMB_X38_Y20_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[352]~1195 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.960 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[2\]~3 132 COMB LCCOMB_X38_Y20_N4 2 " "Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 40.960 ns; Loc. = LCCOMB_X38_Y20_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.031 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[3\]~5 133 COMB LCCOMB_X38_Y20_N6 2 " "Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 41.031 ns; Loc. = LCCOMB_X38_Y20_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.102 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[4\]~7 134 COMB LCCOMB_X38_Y20_N8 2 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 41.102 ns; Loc. = LCCOMB_X38_Y20_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.173 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~9 135 COMB LCCOMB_X38_Y20_N10 2 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 41.173 ns; Loc. = LCCOMB_X38_Y20_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.244 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~11 136 COMB LCCOMB_X38_Y20_N12 2 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 41.244 ns; Loc. = LCCOMB_X38_Y20_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 41.403 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~13 137 COMB LCCOMB_X38_Y20_N14 2 " "Info: 137: + IC(0.000 ns) + CELL(0.159 ns) = 41.403 ns; Loc. = LCCOMB_X38_Y20_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.474 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~15 138 COMB LCCOMB_X38_Y20_N16 2 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 41.474 ns; Loc. = LCCOMB_X38_Y20_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.545 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~17 139 COMB LCCOMB_X38_Y20_N18 2 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 41.545 ns; Loc. = LCCOMB_X38_Y20_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.616 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~19 140 COMB LCCOMB_X38_Y20_N20 2 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 41.616 ns; Loc. = LCCOMB_X38_Y20_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.687 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~21 141 COMB LCCOMB_X38_Y20_N22 2 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 41.687 ns; Loc. = LCCOMB_X38_Y20_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.758 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~23 142 COMB LCCOMB_X38_Y20_N24 1 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 41.758 ns; Loc. = LCCOMB_X38_Y20_N24; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 42.168 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~24 143 COMB LCCOMB_X38_Y20_N26 38 " "Info: 143: + IC(0.000 ns) + CELL(0.410 ns) = 42.168 ns; Loc. = LCCOMB_X38_Y20_N26; Fanout = 38; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~24'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~24 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(0.150 ns) 43.930 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~1210 144 COMB LCCOMB_X25_Y14_N10 2 " "Info: 144: + IC(1.612 ns) + CELL(0.150 ns) = 43.930 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~1210'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~24 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~1210 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.414 ns) 46.042 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~1 145 COMB LCCOMB_X38_Y16_N4 2 " "Info: 145: + IC(1.698 ns) + CELL(0.414 ns) = 46.042 ns; Loc. = LCCOMB_X38_Y16_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~1210 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.113 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~3 146 COMB LCCOMB_X38_Y16_N6 2 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 46.113 ns; Loc. = LCCOMB_X38_Y16_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.184 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~5 147 COMB LCCOMB_X38_Y16_N8 2 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 46.184 ns; Loc. = LCCOMB_X38_Y16_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.255 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~7 148 COMB LCCOMB_X38_Y16_N10 2 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 46.255 ns; Loc. = LCCOMB_X38_Y16_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.326 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~9 149 COMB LCCOMB_X38_Y16_N12 2 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 46.326 ns; Loc. = LCCOMB_X38_Y16_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 46.485 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~11 150 COMB LCCOMB_X38_Y16_N14 2 " "Info: 150: + IC(0.000 ns) + CELL(0.159 ns) = 46.485 ns; Loc. = LCCOMB_X38_Y16_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.556 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~13 151 COMB LCCOMB_X38_Y16_N16 2 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 46.556 ns; Loc. = LCCOMB_X38_Y16_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.627 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~15 152 COMB LCCOMB_X38_Y16_N18 2 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 46.627 ns; Loc. = LCCOMB_X38_Y16_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.698 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~17 153 COMB LCCOMB_X38_Y16_N20 2 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 46.698 ns; Loc. = LCCOMB_X38_Y16_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.769 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~19 154 COMB LCCOMB_X38_Y16_N22 2 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 46.769 ns; Loc. = LCCOMB_X38_Y16_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.840 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~21 155 COMB LCCOMB_X38_Y16_N24 2 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 46.840 ns; Loc. = LCCOMB_X38_Y16_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.911 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~23 156 COMB LCCOMB_X38_Y16_N26 2 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 46.911 ns; Loc. = LCCOMB_X38_Y16_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.982 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~25 157 COMB LCCOMB_X38_Y16_N28 1 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 46.982 ns; Loc. = LCCOMB_X38_Y16_N28; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 47.392 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~26 158 COMB LCCOMB_X38_Y16_N30 41 " "Info: 158: + IC(0.000 ns) + CELL(0.410 ns) = 47.392 ns; Loc. = LCCOMB_X38_Y16_N30; Fanout = 41; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~26 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.275 ns) 49.252 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~1224 159 COMB LCCOMB_X25_Y14_N14 2 " "Info: 159: + IC(1.585 ns) + CELL(0.275 ns) = 49.252 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~1224'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~26 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~1224 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.414 ns) 51.149 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~3 160 COMB LCCOMB_X36_Y16_N4 2 " "Info: 160: + IC(1.483 ns) + CELL(0.414 ns) = 51.149 ns; Loc. = LCCOMB_X36_Y16_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~1224 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.220 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~5 161 COMB LCCOMB_X36_Y16_N6 2 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 51.220 ns; Loc. = LCCOMB_X36_Y16_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.291 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~7 162 COMB LCCOMB_X36_Y16_N8 2 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 51.291 ns; Loc. = LCCOMB_X36_Y16_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.362 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~9 163 COMB LCCOMB_X36_Y16_N10 2 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 51.362 ns; Loc. = LCCOMB_X36_Y16_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.433 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~11 164 COMB LCCOMB_X36_Y16_N12 2 " "Info: 164: + IC(0.000 ns) + CELL(0.071 ns) = 51.433 ns; Loc. = LCCOMB_X36_Y16_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 51.592 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~13 165 COMB LCCOMB_X36_Y16_N14 2 " "Info: 165: + IC(0.000 ns) + CELL(0.159 ns) = 51.592 ns; Loc. = LCCOMB_X36_Y16_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.663 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~15 166 COMB LCCOMB_X36_Y16_N16 2 " "Info: 166: + IC(0.000 ns) + CELL(0.071 ns) = 51.663 ns; Loc. = LCCOMB_X36_Y16_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.734 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~17 167 COMB LCCOMB_X36_Y16_N18 2 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 51.734 ns; Loc. = LCCOMB_X36_Y16_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.805 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~19 168 COMB LCCOMB_X36_Y16_N20 2 " "Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 51.805 ns; Loc. = LCCOMB_X36_Y16_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.876 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~21 169 COMB LCCOMB_X36_Y16_N22 2 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 51.876 ns; Loc. = LCCOMB_X36_Y16_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.947 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~23 170 COMB LCCOMB_X36_Y16_N24 2 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 51.947 ns; Loc. = LCCOMB_X36_Y16_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.018 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~25 171 COMB LCCOMB_X36_Y16_N26 2 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 52.018 ns; Loc. = LCCOMB_X36_Y16_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.089 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~27 172 COMB LCCOMB_X36_Y16_N28 1 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 52.089 ns; Loc. = LCCOMB_X36_Y16_N28; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 52.499 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~28 173 COMB LCCOMB_X36_Y16_N30 44 " "Info: 173: + IC(0.000 ns) + CELL(0.410 ns) = 52.499 ns; Loc. = LCCOMB_X36_Y16_N30; Fanout = 44; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~28'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~28 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.150 ns) 54.196 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[450\]~2130 174 COMB LCCOMB_X25_Y14_N22 3 " "Info: 174: + IC(1.547 ns) + CELL(0.150 ns) = 54.196 ns; Loc. = LCCOMB_X25_Y14_N22; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[450\]~2130'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~28 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[450]~2130 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.393 ns) 56.061 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~5 175 COMB LCCOMB_X38_Y15_N4 2 " "Info: 175: + IC(1.472 ns) + CELL(0.393 ns) = 56.061 ns; Loc. = LCCOMB_X38_Y15_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[450]~2130 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.132 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~7 176 COMB LCCOMB_X38_Y15_N6 2 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 56.132 ns; Loc. = LCCOMB_X38_Y15_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.203 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~9 177 COMB LCCOMB_X38_Y15_N8 2 " "Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 56.203 ns; Loc. = LCCOMB_X38_Y15_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.274 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~11 178 COMB LCCOMB_X38_Y15_N10 2 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 56.274 ns; Loc. = LCCOMB_X38_Y15_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.345 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~13 179 COMB LCCOMB_X38_Y15_N12 2 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 56.345 ns; Loc. = LCCOMB_X38_Y15_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 56.504 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~15 180 COMB LCCOMB_X38_Y15_N14 2 " "Info: 180: + IC(0.000 ns) + CELL(0.159 ns) = 56.504 ns; Loc. = LCCOMB_X38_Y15_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.575 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~17 181 COMB LCCOMB_X38_Y15_N16 2 " "Info: 181: + IC(0.000 ns) + CELL(0.071 ns) = 56.575 ns; Loc. = LCCOMB_X38_Y15_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.646 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~19 182 COMB LCCOMB_X38_Y15_N18 2 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 56.646 ns; Loc. = LCCOMB_X38_Y15_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.717 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~21 183 COMB LCCOMB_X38_Y15_N20 2 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 56.717 ns; Loc. = LCCOMB_X38_Y15_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.788 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~23 184 COMB LCCOMB_X38_Y15_N22 2 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 56.788 ns; Loc. = LCCOMB_X38_Y15_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.859 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~25 185 COMB LCCOMB_X38_Y15_N24 2 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 56.859 ns; Loc. = LCCOMB_X38_Y15_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.930 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~27 186 COMB LCCOMB_X38_Y15_N26 2 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 56.930 ns; Loc. = LCCOMB_X38_Y15_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 57.001 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~29 187 COMB LCCOMB_X38_Y15_N28 1 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 57.001 ns; Loc. = LCCOMB_X38_Y15_N28; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 57.411 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~30 188 COMB LCCOMB_X38_Y15_N30 47 " "Info: 188: + IC(0.000 ns) + CELL(0.410 ns) = 57.411 ns; Loc. = LCCOMB_X38_Y15_N30; Fanout = 47; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~30'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~30 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.275 ns) 59.241 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[484\]~1772 189 COMB LCCOMB_X23_Y16_N14 3 " "Info: 189: + IC(1.555 ns) + CELL(0.275 ns) = 59.241 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[484\]~1772'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~30 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~1772 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.393 ns) 60.564 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[5\]~9 190 COMB LCCOMB_X28_Y16_N24 2 " "Info: 190: + IC(0.930 ns) + CELL(0.393 ns) = 60.564 ns; Loc. = LCCOMB_X28_Y16_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~1772 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.635 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[6\]~11 191 COMB LCCOMB_X28_Y16_N26 2 " "Info: 191: + IC(0.000 ns) + CELL(0.071 ns) = 60.635 ns; Loc. = LCCOMB_X28_Y16_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.706 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[7\]~13 192 COMB LCCOMB_X28_Y16_N28 2 " "Info: 192: + IC(0.000 ns) + CELL(0.071 ns) = 60.706 ns; Loc. = LCCOMB_X28_Y16_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 60.852 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[8\]~15 193 COMB LCCOMB_X28_Y16_N30 2 " "Info: 193: + IC(0.000 ns) + CELL(0.146 ns) = 60.852 ns; Loc. = LCCOMB_X28_Y16_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.923 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~17 194 COMB LCCOMB_X28_Y15_N0 2 " "Info: 194: + IC(0.000 ns) + CELL(0.071 ns) = 60.923 ns; Loc. = LCCOMB_X28_Y15_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.994 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~19 195 COMB LCCOMB_X28_Y15_N2 2 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 60.994 ns; Loc. = LCCOMB_X28_Y15_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.065 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~21 196 COMB LCCOMB_X28_Y15_N4 2 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 61.065 ns; Loc. = LCCOMB_X28_Y15_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.136 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~23 197 COMB LCCOMB_X28_Y15_N6 2 " "Info: 197: + IC(0.000 ns) + CELL(0.071 ns) = 61.136 ns; Loc. = LCCOMB_X28_Y15_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.207 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~25 198 COMB LCCOMB_X28_Y15_N8 2 " "Info: 198: + IC(0.000 ns) + CELL(0.071 ns) = 61.207 ns; Loc. = LCCOMB_X28_Y15_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.278 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~27 199 COMB LCCOMB_X28_Y15_N10 2 " "Info: 199: + IC(0.000 ns) + CELL(0.071 ns) = 61.278 ns; Loc. = LCCOMB_X28_Y15_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.349 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~29 200 COMB LCCOMB_X28_Y15_N12 2 " "Info: 200: + IC(0.000 ns) + CELL(0.071 ns) = 61.349 ns; Loc. = LCCOMB_X28_Y15_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 61.508 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~31 201 COMB LCCOMB_X28_Y15_N14 1 " "Info: 201: + IC(0.000 ns) + CELL(0.159 ns) = 61.508 ns; Loc. = LCCOMB_X28_Y15_N14; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 61.918 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~32 202 COMB LCCOMB_X28_Y15_N16 50 " "Info: 202: + IC(0.000 ns) + CELL(0.410 ns) = 61.918 ns; Loc. = LCCOMB_X28_Y15_N16; Fanout = 50; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~32 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.150 ns) 63.595 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[520\]~1782 203 COMB LCCOMB_X40_Y16_N30 3 " "Info: 203: + IC(1.527 ns) + CELL(0.150 ns) = 63.595 ns; Loc. = LCCOMB_X40_Y16_N30; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[520\]~1782'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~32 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~1782 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.485 ns) 65.473 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~17 204 COMB LCCOMB_X27_Y16_N30 2 " "Info: 204: + IC(1.393 ns) + CELL(0.485 ns) = 65.473 ns; Loc. = LCCOMB_X27_Y16_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~1782 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.544 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~19 205 COMB LCCOMB_X27_Y15_N0 2 " "Info: 205: + IC(0.000 ns) + CELL(0.071 ns) = 65.544 ns; Loc. = LCCOMB_X27_Y15_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.615 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~21 206 COMB LCCOMB_X27_Y15_N2 2 " "Info: 206: + IC(0.000 ns) + CELL(0.071 ns) = 65.615 ns; Loc. = LCCOMB_X27_Y15_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.686 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~23 207 COMB LCCOMB_X27_Y15_N4 2 " "Info: 207: + IC(0.000 ns) + CELL(0.071 ns) = 65.686 ns; Loc. = LCCOMB_X27_Y15_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.757 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~25 208 COMB LCCOMB_X27_Y15_N6 2 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 65.757 ns; Loc. = LCCOMB_X27_Y15_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.828 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~27 209 COMB LCCOMB_X27_Y15_N8 2 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 65.828 ns; Loc. = LCCOMB_X27_Y15_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.899 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~29 210 COMB LCCOMB_X27_Y15_N10 2 " "Info: 210: + IC(0.000 ns) + CELL(0.071 ns) = 65.899 ns; Loc. = LCCOMB_X27_Y15_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.970 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~31 211 COMB LCCOMB_X27_Y15_N12 2 " "Info: 211: + IC(0.000 ns) + CELL(0.071 ns) = 65.970 ns; Loc. = LCCOMB_X27_Y15_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 66.129 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~33 212 COMB LCCOMB_X27_Y15_N14 1 " "Info: 212: + IC(0.000 ns) + CELL(0.159 ns) = 66.129 ns; Loc. = LCCOMB_X27_Y15_N14; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 66.539 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~34 213 COMB LCCOMB_X27_Y15_N16 53 " "Info: 213: + IC(0.000 ns) + CELL(0.410 ns) = 66.539 ns; Loc. = LCCOMB_X27_Y15_N16; Fanout = 53; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~34'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~34 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.150 ns) 68.144 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[551\]~1798 214 COMB LCCOMB_X37_Y16_N22 3 " "Info: 214: + IC(1.455 ns) + CELL(0.150 ns) = 68.144 ns; Loc. = LCCOMB_X37_Y16_N22; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[551\]~1798'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~34 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~1798 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.393 ns) 69.937 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~15 215 COMB LCCOMB_X24_Y16_N28 2 " "Info: 215: + IC(1.400 ns) + CELL(0.393 ns) = 69.937 ns; Loc. = LCCOMB_X24_Y16_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~1798 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 70.083 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~17 216 COMB LCCOMB_X24_Y16_N30 2 " "Info: 216: + IC(0.000 ns) + CELL(0.146 ns) = 70.083 ns; Loc. = LCCOMB_X24_Y16_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.154 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~19 217 COMB LCCOMB_X24_Y15_N0 2 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 70.154 ns; Loc. = LCCOMB_X24_Y15_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.225 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~21 218 COMB LCCOMB_X24_Y15_N2 2 " "Info: 218: + IC(0.000 ns) + CELL(0.071 ns) = 70.225 ns; Loc. = LCCOMB_X24_Y15_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.296 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~23 219 COMB LCCOMB_X24_Y15_N4 2 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 70.296 ns; Loc. = LCCOMB_X24_Y15_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.367 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~25 220 COMB LCCOMB_X24_Y15_N6 2 " "Info: 220: + IC(0.000 ns) + CELL(0.071 ns) = 70.367 ns; Loc. = LCCOMB_X24_Y15_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.438 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~27 221 COMB LCCOMB_X24_Y15_N8 2 " "Info: 221: + IC(0.000 ns) + CELL(0.071 ns) = 70.438 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.509 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~29 222 COMB LCCOMB_X24_Y15_N10 2 " "Info: 222: + IC(0.000 ns) + CELL(0.071 ns) = 70.509 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.580 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~31 223 COMB LCCOMB_X24_Y15_N12 2 " "Info: 223: + IC(0.000 ns) + CELL(0.071 ns) = 70.580 ns; Loc. = LCCOMB_X24_Y15_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 70.739 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~33 224 COMB LCCOMB_X24_Y15_N14 2 " "Info: 224: + IC(0.000 ns) + CELL(0.159 ns) = 70.739 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.810 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~35 225 COMB LCCOMB_X24_Y15_N16 1 " "Info: 225: + IC(0.000 ns) + CELL(0.071 ns) = 70.810 ns; Loc. = LCCOMB_X24_Y15_N16; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 71.220 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~36 226 COMB LCCOMB_X24_Y15_N18 56 " "Info: 226: + IC(0.000 ns) + CELL(0.410 ns) = 71.220 ns; Loc. = LCCOMB_X24_Y15_N18; Fanout = 56; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~36'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~36 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.150 ns) 73.103 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[584\]~1813 227 COMB LCCOMB_X37_Y16_N16 3 " "Info: 227: + IC(1.733 ns) + CELL(0.150 ns) = 73.103 ns; Loc. = LCCOMB_X37_Y16_N16; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[584\]~1813'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~36 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~1813 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.393 ns) 74.909 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~17 228 COMB LCCOMB_X23_Y15_N28 2 " "Info: 228: + IC(1.413 ns) + CELL(0.393 ns) = 74.909 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~1813 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 75.055 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~19 229 COMB LCCOMB_X23_Y15_N30 2 " "Info: 229: + IC(0.000 ns) + CELL(0.146 ns) = 75.055 ns; Loc. = LCCOMB_X23_Y15_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.126 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~21 230 COMB LCCOMB_X23_Y14_N0 2 " "Info: 230: + IC(0.000 ns) + CELL(0.071 ns) = 75.126 ns; Loc. = LCCOMB_X23_Y14_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.197 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~23 231 COMB LCCOMB_X23_Y14_N2 2 " "Info: 231: + IC(0.000 ns) + CELL(0.071 ns) = 75.197 ns; Loc. = LCCOMB_X23_Y14_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.268 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~25 232 COMB LCCOMB_X23_Y14_N4 2 " "Info: 232: + IC(0.000 ns) + CELL(0.071 ns) = 75.268 ns; Loc. = LCCOMB_X23_Y14_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.339 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~27 233 COMB LCCOMB_X23_Y14_N6 2 " "Info: 233: + IC(0.000 ns) + CELL(0.071 ns) = 75.339 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.410 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~29 234 COMB LCCOMB_X23_Y14_N8 2 " "Info: 234: + IC(0.000 ns) + CELL(0.071 ns) = 75.410 ns; Loc. = LCCOMB_X23_Y14_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.481 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~31 235 COMB LCCOMB_X23_Y14_N10 2 " "Info: 235: + IC(0.000 ns) + CELL(0.071 ns) = 75.481 ns; Loc. = LCCOMB_X23_Y14_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.552 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~33 236 COMB LCCOMB_X23_Y14_N12 2 " "Info: 236: + IC(0.000 ns) + CELL(0.071 ns) = 75.552 ns; Loc. = LCCOMB_X23_Y14_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 75.711 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~35 237 COMB LCCOMB_X23_Y14_N14 2 " "Info: 237: + IC(0.000 ns) + CELL(0.159 ns) = 75.711 ns; Loc. = LCCOMB_X23_Y14_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.782 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~37 238 COMB LCCOMB_X23_Y14_N16 1 " "Info: 238: + IC(0.000 ns) + CELL(0.071 ns) = 75.782 ns; Loc. = LCCOMB_X23_Y14_N16; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 76.192 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~38 239 COMB LCCOMB_X23_Y14_N18 59 " "Info: 239: + IC(0.000 ns) + CELL(0.410 ns) = 76.192 ns; Loc. = LCCOMB_X23_Y14_N18; Fanout = 59; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~38'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.150 ns) 77.972 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[617\]~1829 240 COMB LCCOMB_X37_Y16_N18 3 " "Info: 240: + IC(1.630 ns) + CELL(0.150 ns) = 77.972 ns; Loc. = LCCOMB_X37_Y16_N18; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[617\]~1829'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~38 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[617]~1829 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.485 ns) 80.147 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~19 241 COMB LCCOMB_X20_Y15_N30 2 " "Info: 241: + IC(1.690 ns) + CELL(0.485 ns) = 80.147 ns; Loc. = LCCOMB_X20_Y15_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[617]~1829 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.218 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~21 242 COMB LCCOMB_X20_Y14_N0 2 " "Info: 242: + IC(0.000 ns) + CELL(0.071 ns) = 80.218 ns; Loc. = LCCOMB_X20_Y14_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.289 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~23 243 COMB LCCOMB_X20_Y14_N2 2 " "Info: 243: + IC(0.000 ns) + CELL(0.071 ns) = 80.289 ns; Loc. = LCCOMB_X20_Y14_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.360 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~25 244 COMB LCCOMB_X20_Y14_N4 2 " "Info: 244: + IC(0.000 ns) + CELL(0.071 ns) = 80.360 ns; Loc. = LCCOMB_X20_Y14_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.431 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~27 245 COMB LCCOMB_X20_Y14_N6 2 " "Info: 245: + IC(0.000 ns) + CELL(0.071 ns) = 80.431 ns; Loc. = LCCOMB_X20_Y14_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.502 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~29 246 COMB LCCOMB_X20_Y14_N8 2 " "Info: 246: + IC(0.000 ns) + CELL(0.071 ns) = 80.502 ns; Loc. = LCCOMB_X20_Y14_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.573 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~31 247 COMB LCCOMB_X20_Y14_N10 2 " "Info: 247: + IC(0.000 ns) + CELL(0.071 ns) = 80.573 ns; Loc. = LCCOMB_X20_Y14_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.644 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~33 248 COMB LCCOMB_X20_Y14_N12 2 " "Info: 248: + IC(0.000 ns) + CELL(0.071 ns) = 80.644 ns; Loc. = LCCOMB_X20_Y14_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 80.803 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~35 249 COMB LCCOMB_X20_Y14_N14 2 " "Info: 249: + IC(0.000 ns) + CELL(0.159 ns) = 80.803 ns; Loc. = LCCOMB_X20_Y14_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.874 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~37 250 COMB LCCOMB_X20_Y14_N16 2 " "Info: 250: + IC(0.000 ns) + CELL(0.071 ns) = 80.874 ns; Loc. = LCCOMB_X20_Y14_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.945 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~39 251 COMB LCCOMB_X20_Y14_N18 1 " "Info: 251: + IC(0.000 ns) + CELL(0.071 ns) = 80.945 ns; Loc. = LCCOMB_X20_Y14_N18; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 81.355 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~40 252 COMB LCCOMB_X20_Y14_N20 62 " "Info: 252: + IC(0.000 ns) + CELL(0.410 ns) = 81.355 ns; Loc. = LCCOMB_X20_Y14_N20; Fanout = 62; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~40'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.271 ns) 83.102 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[650\]~1846 253 COMB LCCOMB_X37_Y16_N20 3 " "Info: 253: + IC(1.476 ns) + CELL(0.271 ns) = 83.102 ns; Loc. = LCCOMB_X37_Y16_N20; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[650\]~1846'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~40 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[650]~1846 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.485 ns) 85.112 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~21 254 COMB LCCOMB_X21_Y15_N30 2 " "Info: 254: + IC(1.525 ns) + CELL(0.485 ns) = 85.112 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[650]~1846 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.183 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~23 255 COMB LCCOMB_X21_Y14_N0 2 " "Info: 255: + IC(0.000 ns) + CELL(0.071 ns) = 85.183 ns; Loc. = LCCOMB_X21_Y14_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.254 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~25 256 COMB LCCOMB_X21_Y14_N2 2 " "Info: 256: + IC(0.000 ns) + CELL(0.071 ns) = 85.254 ns; Loc. = LCCOMB_X21_Y14_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.325 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~27 257 COMB LCCOMB_X21_Y14_N4 2 " "Info: 257: + IC(0.000 ns) + CELL(0.071 ns) = 85.325 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.396 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~29 258 COMB LCCOMB_X21_Y14_N6 2 " "Info: 258: + IC(0.000 ns) + CELL(0.071 ns) = 85.396 ns; Loc. = LCCOMB_X21_Y14_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.467 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~31 259 COMB LCCOMB_X21_Y14_N8 2 " "Info: 259: + IC(0.000 ns) + CELL(0.071 ns) = 85.467 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.538 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~33 260 COMB LCCOMB_X21_Y14_N10 2 " "Info: 260: + IC(0.000 ns) + CELL(0.071 ns) = 85.538 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.609 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~35 261 COMB LCCOMB_X21_Y14_N12 2 " "Info: 261: + IC(0.000 ns) + CELL(0.071 ns) = 85.609 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 85.768 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~37 262 COMB LCCOMB_X21_Y14_N14 2 " "Info: 262: + IC(0.000 ns) + CELL(0.159 ns) = 85.768 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.839 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~39 263 COMB LCCOMB_X21_Y14_N16 2 " "Info: 263: + IC(0.000 ns) + CELL(0.071 ns) = 85.839 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.910 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~41 264 COMB LCCOMB_X21_Y14_N18 1 " "Info: 264: + IC(0.000 ns) + CELL(0.071 ns) = 85.910 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 86.320 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~42 265 COMB LCCOMB_X21_Y14_N20 65 " "Info: 265: + IC(0.000 ns) + CELL(0.410 ns) = 86.320 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 65; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~42'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.150 ns) 87.625 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[674\]~1386 266 COMB LCCOMB_X22_Y20_N0 2 " "Info: 266: + IC(1.155 ns) + CELL(0.150 ns) = 87.625 ns; Loc. = LCCOMB_X22_Y20_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[674\]~1386'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~42 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~1386 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.504 ns) 88.909 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~5 267 COMB LCCOMB_X21_Y18_N14 2 " "Info: 267: + IC(0.780 ns) + CELL(0.504 ns) = 88.909 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~1386 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.980 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~7 268 COMB LCCOMB_X21_Y18_N16 2 " "Info: 268: + IC(0.000 ns) + CELL(0.071 ns) = 88.980 ns; Loc. = LCCOMB_X21_Y18_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.051 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~9 269 COMB LCCOMB_X21_Y18_N18 2 " "Info: 269: + IC(0.000 ns) + CELL(0.071 ns) = 89.051 ns; Loc. = LCCOMB_X21_Y18_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.122 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~11 270 COMB LCCOMB_X21_Y18_N20 2 " "Info: 270: + IC(0.000 ns) + CELL(0.071 ns) = 89.122 ns; Loc. = LCCOMB_X21_Y18_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.193 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~13 271 COMB LCCOMB_X21_Y18_N22 2 " "Info: 271: + IC(0.000 ns) + CELL(0.071 ns) = 89.193 ns; Loc. = LCCOMB_X21_Y18_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.264 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~15 272 COMB LCCOMB_X21_Y18_N24 2 " "Info: 272: + IC(0.000 ns) + CELL(0.071 ns) = 89.264 ns; Loc. = LCCOMB_X21_Y18_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.335 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~17 273 COMB LCCOMB_X21_Y18_N26 2 " "Info: 273: + IC(0.000 ns) + CELL(0.071 ns) = 89.335 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.406 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~19 274 COMB LCCOMB_X21_Y18_N28 2 " "Info: 274: + IC(0.000 ns) + CELL(0.071 ns) = 89.406 ns; Loc. = LCCOMB_X21_Y18_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 89.552 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~21 275 COMB LCCOMB_X21_Y18_N30 2 " "Info: 275: + IC(0.000 ns) + CELL(0.146 ns) = 89.552 ns; Loc. = LCCOMB_X21_Y18_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.623 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~23 276 COMB LCCOMB_X21_Y17_N0 2 " "Info: 276: + IC(0.000 ns) + CELL(0.071 ns) = 89.623 ns; Loc. = LCCOMB_X21_Y17_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.694 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~25 277 COMB LCCOMB_X21_Y17_N2 2 " "Info: 277: + IC(0.000 ns) + CELL(0.071 ns) = 89.694 ns; Loc. = LCCOMB_X21_Y17_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.765 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~27 278 COMB LCCOMB_X21_Y17_N4 2 " "Info: 278: + IC(0.000 ns) + CELL(0.071 ns) = 89.765 ns; Loc. = LCCOMB_X21_Y17_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.836 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~29 279 COMB LCCOMB_X21_Y17_N6 2 " "Info: 279: + IC(0.000 ns) + CELL(0.071 ns) = 89.836 ns; Loc. = LCCOMB_X21_Y17_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.907 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~31 280 COMB LCCOMB_X21_Y17_N8 2 " "Info: 280: + IC(0.000 ns) + CELL(0.071 ns) = 89.907 ns; Loc. = LCCOMB_X21_Y17_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.978 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~33 281 COMB LCCOMB_X21_Y17_N10 2 " "Info: 281: + IC(0.000 ns) + CELL(0.071 ns) = 89.978 ns; Loc. = LCCOMB_X21_Y17_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.049 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~35 282 COMB LCCOMB_X21_Y17_N12 2 " "Info: 282: + IC(0.000 ns) + CELL(0.071 ns) = 90.049 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 90.208 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~37 283 COMB LCCOMB_X21_Y17_N14 2 " "Info: 283: + IC(0.000 ns) + CELL(0.159 ns) = 90.208 ns; Loc. = LCCOMB_X21_Y17_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.279 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~39 284 COMB LCCOMB_X21_Y17_N16 2 " "Info: 284: + IC(0.000 ns) + CELL(0.071 ns) = 90.279 ns; Loc. = LCCOMB_X21_Y17_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.350 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~41 285 COMB LCCOMB_X21_Y17_N18 2 " "Info: 285: + IC(0.000 ns) + CELL(0.071 ns) = 90.350 ns; Loc. = LCCOMB_X21_Y17_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.421 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~43 286 COMB LCCOMB_X21_Y17_N20 1 " "Info: 286: + IC(0.000 ns) + CELL(0.071 ns) = 90.421 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 90.831 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~44 287 COMB LCCOMB_X21_Y17_N22 68 " "Info: 287: + IC(0.000 ns) + CELL(0.410 ns) = 90.831 ns; Loc. = LCCOMB_X21_Y17_N22; Fanout = 68; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~44'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.150 ns) 92.092 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[706\]~2138 288 COMB LCCOMB_X22_Y22_N22 3 " "Info: 288: + IC(1.111 ns) + CELL(0.150 ns) = 92.092 ns; Loc. = LCCOMB_X22_Y22_N22; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[706\]~2138'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~44 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[706]~2138 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.414 ns) 93.278 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[3\]~5 289 COMB LCCOMB_X22_Y19_N12 2 " "Info: 289: + IC(0.772 ns) + CELL(0.414 ns) = 93.278 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[706]~2138 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 93.437 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[4\]~7 290 COMB LCCOMB_X22_Y19_N14 2 " "Info: 290: + IC(0.000 ns) + CELL(0.159 ns) = 93.437 ns; Loc. = LCCOMB_X22_Y19_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.508 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~9 291 COMB LCCOMB_X22_Y19_N16 2 " "Info: 291: + IC(0.000 ns) + CELL(0.071 ns) = 93.508 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.579 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~11 292 COMB LCCOMB_X22_Y19_N18 2 " "Info: 292: + IC(0.000 ns) + CELL(0.071 ns) = 93.579 ns; Loc. = LCCOMB_X22_Y19_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.650 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~13 293 COMB LCCOMB_X22_Y19_N20 2 " "Info: 293: + IC(0.000 ns) + CELL(0.071 ns) = 93.650 ns; Loc. = LCCOMB_X22_Y19_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.721 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~15 294 COMB LCCOMB_X22_Y19_N22 2 " "Info: 294: + IC(0.000 ns) + CELL(0.071 ns) = 93.721 ns; Loc. = LCCOMB_X22_Y19_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.792 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~17 295 COMB LCCOMB_X22_Y19_N24 2 " "Info: 295: + IC(0.000 ns) + CELL(0.071 ns) = 93.792 ns; Loc. = LCCOMB_X22_Y19_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.863 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~19 296 COMB LCCOMB_X22_Y19_N26 2 " "Info: 296: + IC(0.000 ns) + CELL(0.071 ns) = 93.863 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.934 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~21 297 COMB LCCOMB_X22_Y19_N28 2 " "Info: 297: + IC(0.000 ns) + CELL(0.071 ns) = 93.934 ns; Loc. = LCCOMB_X22_Y19_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 94.080 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~23 298 COMB LCCOMB_X22_Y19_N30 2 " "Info: 298: + IC(0.000 ns) + CELL(0.146 ns) = 94.080 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.151 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~25 299 COMB LCCOMB_X22_Y18_N0 2 " "Info: 299: + IC(0.000 ns) + CELL(0.071 ns) = 94.151 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.222 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~27 300 COMB LCCOMB_X22_Y18_N2 2 " "Info: 300: + IC(0.000 ns) + CELL(0.071 ns) = 94.222 ns; Loc. = LCCOMB_X22_Y18_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.293 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~29 301 COMB LCCOMB_X22_Y18_N4 2 " "Info: 301: + IC(0.000 ns) + CELL(0.071 ns) = 94.293 ns; Loc. = LCCOMB_X22_Y18_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.364 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~31 302 COMB LCCOMB_X22_Y18_N6 2 " "Info: 302: + IC(0.000 ns) + CELL(0.071 ns) = 94.364 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.435 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~33 303 COMB LCCOMB_X22_Y18_N8 2 " "Info: 303: + IC(0.000 ns) + CELL(0.071 ns) = 94.435 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.506 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~35 304 COMB LCCOMB_X22_Y18_N10 2 " "Info: 304: + IC(0.000 ns) + CELL(0.071 ns) = 94.506 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.577 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~37 305 COMB LCCOMB_X22_Y18_N12 2 " "Info: 305: + IC(0.000 ns) + CELL(0.071 ns) = 94.577 ns; Loc. = LCCOMB_X22_Y18_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 94.736 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~39 306 COMB LCCOMB_X22_Y18_N14 2 " "Info: 306: + IC(0.000 ns) + CELL(0.159 ns) = 94.736 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.807 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~41 307 COMB LCCOMB_X22_Y18_N16 2 " "Info: 307: + IC(0.000 ns) + CELL(0.071 ns) = 94.807 ns; Loc. = LCCOMB_X22_Y18_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.878 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~43 308 COMB LCCOMB_X22_Y18_N18 2 " "Info: 308: + IC(0.000 ns) + CELL(0.071 ns) = 94.878 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.949 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~45 309 COMB LCCOMB_X22_Y18_N20 1 " "Info: 309: + IC(0.000 ns) + CELL(0.071 ns) = 94.949 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 95.359 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~46 310 COMB LCCOMB_X22_Y18_N22 71 " "Info: 310: + IC(0.000 ns) + CELL(0.410 ns) = 95.359 ns; Loc. = LCCOMB_X22_Y18_N22; Fanout = 71; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~46'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.150 ns) 96.522 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[741\]~1434 311 COMB LCCOMB_X21_Y19_N14 2 " "Info: 311: + IC(1.013 ns) + CELL(0.150 ns) = 96.522 ns; Loc. = LCCOMB_X21_Y19_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[741\]~1434'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~46 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[741]~1434 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.393 ns) 97.901 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~11 312 COMB LCCOMB_X23_Y18_N18 2 " "Info: 312: + IC(0.986 ns) + CELL(0.393 ns) = 97.901 ns; Loc. = LCCOMB_X23_Y18_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[741]~1434 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.972 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~13 313 COMB LCCOMB_X23_Y18_N20 2 " "Info: 313: + IC(0.000 ns) + CELL(0.071 ns) = 97.972 ns; Loc. = LCCOMB_X23_Y18_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.043 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~15 314 COMB LCCOMB_X23_Y18_N22 2 " "Info: 314: + IC(0.000 ns) + CELL(0.071 ns) = 98.043 ns; Loc. = LCCOMB_X23_Y18_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.114 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~17 315 COMB LCCOMB_X23_Y18_N24 2 " "Info: 315: + IC(0.000 ns) + CELL(0.071 ns) = 98.114 ns; Loc. = LCCOMB_X23_Y18_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.185 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~19 316 COMB LCCOMB_X23_Y18_N26 2 " "Info: 316: + IC(0.000 ns) + CELL(0.071 ns) = 98.185 ns; Loc. = LCCOMB_X23_Y18_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.256 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~21 317 COMB LCCOMB_X23_Y18_N28 2 " "Info: 317: + IC(0.000 ns) + CELL(0.071 ns) = 98.256 ns; Loc. = LCCOMB_X23_Y18_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 98.402 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~23 318 COMB LCCOMB_X23_Y18_N30 2 " "Info: 318: + IC(0.000 ns) + CELL(0.146 ns) = 98.402 ns; Loc. = LCCOMB_X23_Y18_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.473 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~25 319 COMB LCCOMB_X23_Y17_N0 2 " "Info: 319: + IC(0.000 ns) + CELL(0.071 ns) = 98.473 ns; Loc. = LCCOMB_X23_Y17_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.544 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~27 320 COMB LCCOMB_X23_Y17_N2 2 " "Info: 320: + IC(0.000 ns) + CELL(0.071 ns) = 98.544 ns; Loc. = LCCOMB_X23_Y17_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.615 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~29 321 COMB LCCOMB_X23_Y17_N4 2 " "Info: 321: + IC(0.000 ns) + CELL(0.071 ns) = 98.615 ns; Loc. = LCCOMB_X23_Y17_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.686 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~31 322 COMB LCCOMB_X23_Y17_N6 2 " "Info: 322: + IC(0.000 ns) + CELL(0.071 ns) = 98.686 ns; Loc. = LCCOMB_X23_Y17_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.757 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~33 323 COMB LCCOMB_X23_Y17_N8 2 " "Info: 323: + IC(0.000 ns) + CELL(0.071 ns) = 98.757 ns; Loc. = LCCOMB_X23_Y17_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.828 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~35 324 COMB LCCOMB_X23_Y17_N10 2 " "Info: 324: + IC(0.000 ns) + CELL(0.071 ns) = 98.828 ns; Loc. = LCCOMB_X23_Y17_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.899 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~37 325 COMB LCCOMB_X23_Y17_N12 2 " "Info: 325: + IC(0.000 ns) + CELL(0.071 ns) = 98.899 ns; Loc. = LCCOMB_X23_Y17_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 99.058 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~39 326 COMB LCCOMB_X23_Y17_N14 2 " "Info: 326: + IC(0.000 ns) + CELL(0.159 ns) = 99.058 ns; Loc. = LCCOMB_X23_Y17_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.129 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~41 327 COMB LCCOMB_X23_Y17_N16 2 " "Info: 327: + IC(0.000 ns) + CELL(0.071 ns) = 99.129 ns; Loc. = LCCOMB_X23_Y17_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.200 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~43 328 COMB LCCOMB_X23_Y17_N18 2 " "Info: 328: + IC(0.000 ns) + CELL(0.071 ns) = 99.200 ns; Loc. = LCCOMB_X23_Y17_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.271 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~45 329 COMB LCCOMB_X23_Y17_N20 2 " "Info: 329: + IC(0.000 ns) + CELL(0.071 ns) = 99.271 ns; Loc. = LCCOMB_X23_Y17_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.342 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~47 330 COMB LCCOMB_X23_Y17_N22 1 " "Info: 330: + IC(0.000 ns) + CELL(0.071 ns) = 99.342 ns; Loc. = LCCOMB_X23_Y17_N22; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 99.752 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~48 331 COMB LCCOMB_X23_Y17_N24 74 " "Info: 331: + IC(0.000 ns) + CELL(0.410 ns) = 99.752 ns; Loc. = LCCOMB_X23_Y17_N24; Fanout = 74; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~48'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.150 ns) 101.083 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[770\]~2140 332 COMB LCCOMB_X24_Y22_N22 3 " "Info: 332: + IC(1.181 ns) + CELL(0.150 ns) = 101.083 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[770\]~2140'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~48 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2140 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.414 ns) 102.262 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~5 333 COMB LCCOMB_X23_Y20_N10 2 " "Info: 333: + IC(0.765 ns) + CELL(0.414 ns) = 102.262 ns; Loc. = LCCOMB_X23_Y20_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2140 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.333 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~7 334 COMB LCCOMB_X23_Y20_N12 2 " "Info: 334: + IC(0.000 ns) + CELL(0.071 ns) = 102.333 ns; Loc. = LCCOMB_X23_Y20_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 102.492 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~9 335 COMB LCCOMB_X23_Y20_N14 2 " "Info: 335: + IC(0.000 ns) + CELL(0.159 ns) = 102.492 ns; Loc. = LCCOMB_X23_Y20_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.563 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~11 336 COMB LCCOMB_X23_Y20_N16 2 " "Info: 336: + IC(0.000 ns) + CELL(0.071 ns) = 102.563 ns; Loc. = LCCOMB_X23_Y20_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.634 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~13 337 COMB LCCOMB_X23_Y20_N18 2 " "Info: 337: + IC(0.000 ns) + CELL(0.071 ns) = 102.634 ns; Loc. = LCCOMB_X23_Y20_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.705 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~15 338 COMB LCCOMB_X23_Y20_N20 2 " "Info: 338: + IC(0.000 ns) + CELL(0.071 ns) = 102.705 ns; Loc. = LCCOMB_X23_Y20_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.776 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~17 339 COMB LCCOMB_X23_Y20_N22 2 " "Info: 339: + IC(0.000 ns) + CELL(0.071 ns) = 102.776 ns; Loc. = LCCOMB_X23_Y20_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.847 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~19 340 COMB LCCOMB_X23_Y20_N24 2 " "Info: 340: + IC(0.000 ns) + CELL(0.071 ns) = 102.847 ns; Loc. = LCCOMB_X23_Y20_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.918 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~21 341 COMB LCCOMB_X23_Y20_N26 2 " "Info: 341: + IC(0.000 ns) + CELL(0.071 ns) = 102.918 ns; Loc. = LCCOMB_X23_Y20_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.989 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~23 342 COMB LCCOMB_X23_Y20_N28 2 " "Info: 342: + IC(0.000 ns) + CELL(0.071 ns) = 102.989 ns; Loc. = LCCOMB_X23_Y20_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 103.135 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~25 343 COMB LCCOMB_X23_Y20_N30 2 " "Info: 343: + IC(0.000 ns) + CELL(0.146 ns) = 103.135 ns; Loc. = LCCOMB_X23_Y20_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.206 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~27 344 COMB LCCOMB_X23_Y19_N0 2 " "Info: 344: + IC(0.000 ns) + CELL(0.071 ns) = 103.206 ns; Loc. = LCCOMB_X23_Y19_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.277 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~29 345 COMB LCCOMB_X23_Y19_N2 2 " "Info: 345: + IC(0.000 ns) + CELL(0.071 ns) = 103.277 ns; Loc. = LCCOMB_X23_Y19_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.348 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~31 346 COMB LCCOMB_X23_Y19_N4 2 " "Info: 346: + IC(0.000 ns) + CELL(0.071 ns) = 103.348 ns; Loc. = LCCOMB_X23_Y19_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.419 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~33 347 COMB LCCOMB_X23_Y19_N6 2 " "Info: 347: + IC(0.000 ns) + CELL(0.071 ns) = 103.419 ns; Loc. = LCCOMB_X23_Y19_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.490 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~35 348 COMB LCCOMB_X23_Y19_N8 2 " "Info: 348: + IC(0.000 ns) + CELL(0.071 ns) = 103.490 ns; Loc. = LCCOMB_X23_Y19_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.561 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~37 349 COMB LCCOMB_X23_Y19_N10 2 " "Info: 349: + IC(0.000 ns) + CELL(0.071 ns) = 103.561 ns; Loc. = LCCOMB_X23_Y19_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.632 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~39 350 COMB LCCOMB_X23_Y19_N12 2 " "Info: 350: + IC(0.000 ns) + CELL(0.071 ns) = 103.632 ns; Loc. = LCCOMB_X23_Y19_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 103.791 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~41 351 COMB LCCOMB_X23_Y19_N14 2 " "Info: 351: + IC(0.000 ns) + CELL(0.159 ns) = 103.791 ns; Loc. = LCCOMB_X23_Y19_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.862 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~43 352 COMB LCCOMB_X23_Y19_N16 2 " "Info: 352: + IC(0.000 ns) + CELL(0.071 ns) = 103.862 ns; Loc. = LCCOMB_X23_Y19_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.933 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~45 353 COMB LCCOMB_X23_Y19_N18 2 " "Info: 353: + IC(0.000 ns) + CELL(0.071 ns) = 103.933 ns; Loc. = LCCOMB_X23_Y19_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.004 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~47 354 COMB LCCOMB_X23_Y19_N20 2 " "Info: 354: + IC(0.000 ns) + CELL(0.071 ns) = 104.004 ns; Loc. = LCCOMB_X23_Y19_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.075 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~49 355 COMB LCCOMB_X23_Y19_N22 1 " "Info: 355: + IC(0.000 ns) + CELL(0.071 ns) = 104.075 ns; Loc. = LCCOMB_X23_Y19_N22; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 104.485 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~50 356 COMB LCCOMB_X23_Y19_N24 77 " "Info: 356: + IC(0.000 ns) + CELL(0.410 ns) = 104.485 ns; Loc. = LCCOMB_X23_Y19_N24; Fanout = 77; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~50'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.150 ns) 105.463 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[801\]~1493 357 COMB LCCOMB_X24_Y17_N2 2 " "Info: 357: + IC(0.828 ns) + CELL(0.150 ns) = 105.463 ns; Loc. = LCCOMB_X24_Y17_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[801\]~1493'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~50 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[801]~1493 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.414 ns) 106.929 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~3 358 COMB LCCOMB_X23_Y22_N8 2 " "Info: 358: + IC(1.052 ns) + CELL(0.414 ns) = 106.929 ns; Loc. = LCCOMB_X23_Y22_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[801]~1493 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.000 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~5 359 COMB LCCOMB_X23_Y22_N10 2 " "Info: 359: + IC(0.000 ns) + CELL(0.071 ns) = 107.000 ns; Loc. = LCCOMB_X23_Y22_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.071 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~7 360 COMB LCCOMB_X23_Y22_N12 2 " "Info: 360: + IC(0.000 ns) + CELL(0.071 ns) = 107.071 ns; Loc. = LCCOMB_X23_Y22_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 107.230 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~9 361 COMB LCCOMB_X23_Y22_N14 2 " "Info: 361: + IC(0.000 ns) + CELL(0.159 ns) = 107.230 ns; Loc. = LCCOMB_X23_Y22_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.301 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~11 362 COMB LCCOMB_X23_Y22_N16 2 " "Info: 362: + IC(0.000 ns) + CELL(0.071 ns) = 107.301 ns; Loc. = LCCOMB_X23_Y22_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.372 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~13 363 COMB LCCOMB_X23_Y22_N18 2 " "Info: 363: + IC(0.000 ns) + CELL(0.071 ns) = 107.372 ns; Loc. = LCCOMB_X23_Y22_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.443 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~15 364 COMB LCCOMB_X23_Y22_N20 2 " "Info: 364: + IC(0.000 ns) + CELL(0.071 ns) = 107.443 ns; Loc. = LCCOMB_X23_Y22_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.514 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~17 365 COMB LCCOMB_X23_Y22_N22 2 " "Info: 365: + IC(0.000 ns) + CELL(0.071 ns) = 107.514 ns; Loc. = LCCOMB_X23_Y22_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.585 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~19 366 COMB LCCOMB_X23_Y22_N24 2 " "Info: 366: + IC(0.000 ns) + CELL(0.071 ns) = 107.585 ns; Loc. = LCCOMB_X23_Y22_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.656 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~21 367 COMB LCCOMB_X23_Y22_N26 2 " "Info: 367: + IC(0.000 ns) + CELL(0.071 ns) = 107.656 ns; Loc. = LCCOMB_X23_Y22_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.727 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~23 368 COMB LCCOMB_X23_Y22_N28 2 " "Info: 368: + IC(0.000 ns) + CELL(0.071 ns) = 107.727 ns; Loc. = LCCOMB_X23_Y22_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 107.873 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~25 369 COMB LCCOMB_X23_Y22_N30 2 " "Info: 369: + IC(0.000 ns) + CELL(0.146 ns) = 107.873 ns; Loc. = LCCOMB_X23_Y22_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.944 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~27 370 COMB LCCOMB_X23_Y21_N0 2 " "Info: 370: + IC(0.000 ns) + CELL(0.071 ns) = 107.944 ns; Loc. = LCCOMB_X23_Y21_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.015 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~29 371 COMB LCCOMB_X23_Y21_N2 2 " "Info: 371: + IC(0.000 ns) + CELL(0.071 ns) = 108.015 ns; Loc. = LCCOMB_X23_Y21_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.086 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~31 372 COMB LCCOMB_X23_Y21_N4 2 " "Info: 372: + IC(0.000 ns) + CELL(0.071 ns) = 108.086 ns; Loc. = LCCOMB_X23_Y21_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.157 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~33 373 COMB LCCOMB_X23_Y21_N6 2 " "Info: 373: + IC(0.000 ns) + CELL(0.071 ns) = 108.157 ns; Loc. = LCCOMB_X23_Y21_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.228 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~35 374 COMB LCCOMB_X23_Y21_N8 2 " "Info: 374: + IC(0.000 ns) + CELL(0.071 ns) = 108.228 ns; Loc. = LCCOMB_X23_Y21_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.299 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~37 375 COMB LCCOMB_X23_Y21_N10 2 " "Info: 375: + IC(0.000 ns) + CELL(0.071 ns) = 108.299 ns; Loc. = LCCOMB_X23_Y21_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.370 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~39 376 COMB LCCOMB_X23_Y21_N12 2 " "Info: 376: + IC(0.000 ns) + CELL(0.071 ns) = 108.370 ns; Loc. = LCCOMB_X23_Y21_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 108.529 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~41 377 COMB LCCOMB_X23_Y21_N14 2 " "Info: 377: + IC(0.000 ns) + CELL(0.159 ns) = 108.529 ns; Loc. = LCCOMB_X23_Y21_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.600 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~43 378 COMB LCCOMB_X23_Y21_N16 2 " "Info: 378: + IC(0.000 ns) + CELL(0.071 ns) = 108.600 ns; Loc. = LCCOMB_X23_Y21_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.671 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~45 379 COMB LCCOMB_X23_Y21_N18 2 " "Info: 379: + IC(0.000 ns) + CELL(0.071 ns) = 108.671 ns; Loc. = LCCOMB_X23_Y21_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.742 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~47 380 COMB LCCOMB_X23_Y21_N20 2 " "Info: 380: + IC(0.000 ns) + CELL(0.071 ns) = 108.742 ns; Loc. = LCCOMB_X23_Y21_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.813 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~49 381 COMB LCCOMB_X23_Y21_N22 2 " "Info: 381: + IC(0.000 ns) + CELL(0.071 ns) = 108.813 ns; Loc. = LCCOMB_X23_Y21_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.884 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~51 382 COMB LCCOMB_X23_Y21_N24 1 " "Info: 382: + IC(0.000 ns) + CELL(0.071 ns) = 108.884 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 109.294 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~52 383 COMB LCCOMB_X23_Y21_N26 80 " "Info: 383: + IC(0.000 ns) + CELL(0.410 ns) = 109.294 ns; Loc. = LCCOMB_X23_Y21_N26; Fanout = 80; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~52'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.275 ns) 110.385 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[835\]~1982 384 COMB LCCOMB_X24_Y20_N22 3 " "Info: 384: + IC(0.816 ns) + CELL(0.275 ns) = 110.385 ns; Loc. = LCCOMB_X24_Y20_N22; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[835\]~1982'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~52 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[835]~1982 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.393 ns) 111.762 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~7 385 COMB LCCOMB_X25_Y22_N10 2 " "Info: 385: + IC(0.984 ns) + CELL(0.393 ns) = 111.762 ns; Loc. = LCCOMB_X25_Y22_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[835]~1982 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.833 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~9 386 COMB LCCOMB_X25_Y22_N12 2 " "Info: 386: + IC(0.000 ns) + CELL(0.071 ns) = 111.833 ns; Loc. = LCCOMB_X25_Y22_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 111.992 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~11 387 COMB LCCOMB_X25_Y22_N14 2 " "Info: 387: + IC(0.000 ns) + CELL(0.159 ns) = 111.992 ns; Loc. = LCCOMB_X25_Y22_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.063 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~13 388 COMB LCCOMB_X25_Y22_N16 2 " "Info: 388: + IC(0.000 ns) + CELL(0.071 ns) = 112.063 ns; Loc. = LCCOMB_X25_Y22_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.134 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~15 389 COMB LCCOMB_X25_Y22_N18 2 " "Info: 389: + IC(0.000 ns) + CELL(0.071 ns) = 112.134 ns; Loc. = LCCOMB_X25_Y22_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.205 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~17 390 COMB LCCOMB_X25_Y22_N20 2 " "Info: 390: + IC(0.000 ns) + CELL(0.071 ns) = 112.205 ns; Loc. = LCCOMB_X25_Y22_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.276 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~19 391 COMB LCCOMB_X25_Y22_N22 2 " "Info: 391: + IC(0.000 ns) + CELL(0.071 ns) = 112.276 ns; Loc. = LCCOMB_X25_Y22_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.347 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~21 392 COMB LCCOMB_X25_Y22_N24 2 " "Info: 392: + IC(0.000 ns) + CELL(0.071 ns) = 112.347 ns; Loc. = LCCOMB_X25_Y22_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.418 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~23 393 COMB LCCOMB_X25_Y22_N26 2 " "Info: 393: + IC(0.000 ns) + CELL(0.071 ns) = 112.418 ns; Loc. = LCCOMB_X25_Y22_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.489 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~25 394 COMB LCCOMB_X25_Y22_N28 2 " "Info: 394: + IC(0.000 ns) + CELL(0.071 ns) = 112.489 ns; Loc. = LCCOMB_X25_Y22_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 112.635 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~27 395 COMB LCCOMB_X25_Y22_N30 2 " "Info: 395: + IC(0.000 ns) + CELL(0.146 ns) = 112.635 ns; Loc. = LCCOMB_X25_Y22_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.706 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~29 396 COMB LCCOMB_X25_Y21_N0 2 " "Info: 396: + IC(0.000 ns) + CELL(0.071 ns) = 112.706 ns; Loc. = LCCOMB_X25_Y21_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.777 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~31 397 COMB LCCOMB_X25_Y21_N2 2 " "Info: 397: + IC(0.000 ns) + CELL(0.071 ns) = 112.777 ns; Loc. = LCCOMB_X25_Y21_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.848 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~33 398 COMB LCCOMB_X25_Y21_N4 2 " "Info: 398: + IC(0.000 ns) + CELL(0.071 ns) = 112.848 ns; Loc. = LCCOMB_X25_Y21_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.919 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~35 399 COMB LCCOMB_X25_Y21_N6 2 " "Info: 399: + IC(0.000 ns) + CELL(0.071 ns) = 112.919 ns; Loc. = LCCOMB_X25_Y21_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.990 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~37 400 COMB LCCOMB_X25_Y21_N8 2 " "Info: 400: + IC(0.000 ns) + CELL(0.071 ns) = 112.990 ns; Loc. = LCCOMB_X25_Y21_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.061 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~39 401 COMB LCCOMB_X25_Y21_N10 2 " "Info: 401: + IC(0.000 ns) + CELL(0.071 ns) = 113.061 ns; Loc. = LCCOMB_X25_Y21_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.132 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~41 402 COMB LCCOMB_X25_Y21_N12 2 " "Info: 402: + IC(0.000 ns) + CELL(0.071 ns) = 113.132 ns; Loc. = LCCOMB_X25_Y21_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 113.291 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~43 403 COMB LCCOMB_X25_Y21_N14 2 " "Info: 403: + IC(0.000 ns) + CELL(0.159 ns) = 113.291 ns; Loc. = LCCOMB_X25_Y21_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.362 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~45 404 COMB LCCOMB_X25_Y21_N16 2 " "Info: 404: + IC(0.000 ns) + CELL(0.071 ns) = 113.362 ns; Loc. = LCCOMB_X25_Y21_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.433 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~47 405 COMB LCCOMB_X25_Y21_N18 2 " "Info: 405: + IC(0.000 ns) + CELL(0.071 ns) = 113.433 ns; Loc. = LCCOMB_X25_Y21_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.504 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~49 406 COMB LCCOMB_X25_Y21_N20 2 " "Info: 406: + IC(0.000 ns) + CELL(0.071 ns) = 113.504 ns; Loc. = LCCOMB_X25_Y21_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.575 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~51 407 COMB LCCOMB_X25_Y21_N22 2 " "Info: 407: + IC(0.000 ns) + CELL(0.071 ns) = 113.575 ns; Loc. = LCCOMB_X25_Y21_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.646 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~53 408 COMB LCCOMB_X25_Y21_N24 1 " "Info: 408: + IC(0.000 ns) + CELL(0.071 ns) = 113.646 ns; Loc. = LCCOMB_X25_Y21_N24; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 114.056 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~54 409 COMB LCCOMB_X25_Y21_N26 83 " "Info: 409: + IC(0.000 ns) + CELL(0.410 ns) = 114.056 ns; Loc. = LCCOMB_X25_Y21_N26; Fanout = 83; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.150 ns) 115.205 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[866\]~2143 410 COMB LCCOMB_X23_Y22_N4 3 " "Info: 410: + IC(0.999 ns) + CELL(0.150 ns) = 115.205 ns; Loc. = LCCOMB_X23_Y22_N4; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[866\]~2143'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~54 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2143 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.414 ns) 116.631 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[3\]~5 411 COMB LCCOMB_X25_Y20_N8 2 " "Info: 411: + IC(1.012 ns) + CELL(0.414 ns) = 116.631 ns; Loc. = LCCOMB_X25_Y20_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[3\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2143 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.702 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[4\]~7 412 COMB LCCOMB_X25_Y20_N10 2 " "Info: 412: + IC(0.000 ns) + CELL(0.071 ns) = 116.702 ns; Loc. = LCCOMB_X25_Y20_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[4\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.773 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[5\]~9 413 COMB LCCOMB_X25_Y20_N12 2 " "Info: 413: + IC(0.000 ns) + CELL(0.071 ns) = 116.773 ns; Loc. = LCCOMB_X25_Y20_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 116.932 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~11 414 COMB LCCOMB_X25_Y20_N14 2 " "Info: 414: + IC(0.000 ns) + CELL(0.159 ns) = 116.932 ns; Loc. = LCCOMB_X25_Y20_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.003 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~13 415 COMB LCCOMB_X25_Y20_N16 2 " "Info: 415: + IC(0.000 ns) + CELL(0.071 ns) = 117.003 ns; Loc. = LCCOMB_X25_Y20_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.074 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~15 416 COMB LCCOMB_X25_Y20_N18 2 " "Info: 416: + IC(0.000 ns) + CELL(0.071 ns) = 117.074 ns; Loc. = LCCOMB_X25_Y20_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.145 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~17 417 COMB LCCOMB_X25_Y20_N20 2 " "Info: 417: + IC(0.000 ns) + CELL(0.071 ns) = 117.145 ns; Loc. = LCCOMB_X25_Y20_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.216 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~19 418 COMB LCCOMB_X25_Y20_N22 2 " "Info: 418: + IC(0.000 ns) + CELL(0.071 ns) = 117.216 ns; Loc. = LCCOMB_X25_Y20_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.287 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~21 419 COMB LCCOMB_X25_Y20_N24 2 " "Info: 419: + IC(0.000 ns) + CELL(0.071 ns) = 117.287 ns; Loc. = LCCOMB_X25_Y20_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.358 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~23 420 COMB LCCOMB_X25_Y20_N26 2 " "Info: 420: + IC(0.000 ns) + CELL(0.071 ns) = 117.358 ns; Loc. = LCCOMB_X25_Y20_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.429 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~25 421 COMB LCCOMB_X25_Y20_N28 2 " "Info: 421: + IC(0.000 ns) + CELL(0.071 ns) = 117.429 ns; Loc. = LCCOMB_X25_Y20_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 117.575 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~27 422 COMB LCCOMB_X25_Y20_N30 2 " "Info: 422: + IC(0.000 ns) + CELL(0.146 ns) = 117.575 ns; Loc. = LCCOMB_X25_Y20_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.646 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~29 423 COMB LCCOMB_X25_Y19_N0 2 " "Info: 423: + IC(0.000 ns) + CELL(0.071 ns) = 117.646 ns; Loc. = LCCOMB_X25_Y19_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.717 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~31 424 COMB LCCOMB_X25_Y19_N2 2 " "Info: 424: + IC(0.000 ns) + CELL(0.071 ns) = 117.717 ns; Loc. = LCCOMB_X25_Y19_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.788 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~33 425 COMB LCCOMB_X25_Y19_N4 2 " "Info: 425: + IC(0.000 ns) + CELL(0.071 ns) = 117.788 ns; Loc. = LCCOMB_X25_Y19_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.859 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~35 426 COMB LCCOMB_X25_Y19_N6 2 " "Info: 426: + IC(0.000 ns) + CELL(0.071 ns) = 117.859 ns; Loc. = LCCOMB_X25_Y19_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.930 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~37 427 COMB LCCOMB_X25_Y19_N8 2 " "Info: 427: + IC(0.000 ns) + CELL(0.071 ns) = 117.930 ns; Loc. = LCCOMB_X25_Y19_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 118.001 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~39 428 COMB LCCOMB_X25_Y19_N10 2 " "Info: 428: + IC(0.000 ns) + CELL(0.071 ns) = 118.001 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 118.072 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~41 429 COMB LCCOMB_X25_Y19_N12 2 " "Info: 429: + IC(0.000 ns) + CELL(0.071 ns) = 118.072 ns; Loc. = LCCOMB_X25_Y19_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 118.231 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~43 430 COMB LCCOMB_X25_Y19_N14 2 " "Info: 430: + IC(0.000 ns) + CELL(0.159 ns) = 118.231 ns; Loc. = LCCOMB_X25_Y19_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 118.302 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~45 431 COMB LCCOMB_X25_Y19_N16 2 " "Info: 431: + IC(0.000 ns) + CELL(0.071 ns) = 118.302 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 118.373 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~47 432 COMB LCCOMB_X25_Y19_N18 2 " "Info: 432: + IC(0.000 ns) + CELL(0.071 ns) = 118.373 ns; Loc. = LCCOMB_X25_Y19_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 118.444 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~49 433 COMB LCCOMB_X25_Y19_N20 2 " "Info: 433: + IC(0.000 ns) + CELL(0.071 ns) = 118.444 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 118.515 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~51 434 COMB LCCOMB_X25_Y19_N22 2 " "Info: 434: + IC(0.000 ns) + CELL(0.071 ns) = 118.515 ns; Loc. = LCCOMB_X25_Y19_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 118.586 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~53 435 COMB LCCOMB_X25_Y19_N24 2 " "Info: 435: + IC(0.000 ns) + CELL(0.071 ns) = 118.586 ns; Loc. = LCCOMB_X25_Y19_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 118.657 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~55 436 COMB LCCOMB_X25_Y19_N26 1 " "Info: 436: + IC(0.000 ns) + CELL(0.071 ns) = 118.657 ns; Loc. = LCCOMB_X25_Y19_N26; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 119.067 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~56 437 COMB LCCOMB_X25_Y19_N28 86 " "Info: 437: + IC(0.000 ns) + CELL(0.410 ns) = 119.067 ns; Loc. = LCCOMB_X25_Y19_N28; Fanout = 86; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~56'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.150 ns) 120.063 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[900\]~2032 438 COMB LCCOMB_X24_Y23_N18 3 " "Info: 438: + IC(0.846 ns) + CELL(0.150 ns) = 120.063 ns; Loc. = LCCOMB_X24_Y23_N18; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[900\]~2032'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~56 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[900]~2032 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.414 ns) 121.734 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~9 439 COMB LCCOMB_X28_Y20_N10 2 " "Info: 439: + IC(1.257 ns) + CELL(0.414 ns) = 121.734 ns; Loc. = LCCOMB_X28_Y20_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[900]~2032 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.805 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~11 440 COMB LCCOMB_X28_Y20_N12 2 " "Info: 440: + IC(0.000 ns) + CELL(0.071 ns) = 121.805 ns; Loc. = LCCOMB_X28_Y20_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 121.964 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~13 441 COMB LCCOMB_X28_Y20_N14 2 " "Info: 441: + IC(0.000 ns) + CELL(0.159 ns) = 121.964 ns; Loc. = LCCOMB_X28_Y20_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.035 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~15 442 COMB LCCOMB_X28_Y20_N16 2 " "Info: 442: + IC(0.000 ns) + CELL(0.071 ns) = 122.035 ns; Loc. = LCCOMB_X28_Y20_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.106 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~17 443 COMB LCCOMB_X28_Y20_N18 2 " "Info: 443: + IC(0.000 ns) + CELL(0.071 ns) = 122.106 ns; Loc. = LCCOMB_X28_Y20_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.177 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~19 444 COMB LCCOMB_X28_Y20_N20 2 " "Info: 444: + IC(0.000 ns) + CELL(0.071 ns) = 122.177 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.248 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~21 445 COMB LCCOMB_X28_Y20_N22 2 " "Info: 445: + IC(0.000 ns) + CELL(0.071 ns) = 122.248 ns; Loc. = LCCOMB_X28_Y20_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.319 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~23 446 COMB LCCOMB_X28_Y20_N24 2 " "Info: 446: + IC(0.000 ns) + CELL(0.071 ns) = 122.319 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.390 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~25 447 COMB LCCOMB_X28_Y20_N26 2 " "Info: 447: + IC(0.000 ns) + CELL(0.071 ns) = 122.390 ns; Loc. = LCCOMB_X28_Y20_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.461 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~27 448 COMB LCCOMB_X28_Y20_N28 2 " "Info: 448: + IC(0.000 ns) + CELL(0.071 ns) = 122.461 ns; Loc. = LCCOMB_X28_Y20_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 122.607 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~29 449 COMB LCCOMB_X28_Y20_N30 2 " "Info: 449: + IC(0.000 ns) + CELL(0.146 ns) = 122.607 ns; Loc. = LCCOMB_X28_Y20_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.678 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~31 450 COMB LCCOMB_X28_Y19_N0 2 " "Info: 450: + IC(0.000 ns) + CELL(0.071 ns) = 122.678 ns; Loc. = LCCOMB_X28_Y19_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.749 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~33 451 COMB LCCOMB_X28_Y19_N2 2 " "Info: 451: + IC(0.000 ns) + CELL(0.071 ns) = 122.749 ns; Loc. = LCCOMB_X28_Y19_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.820 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~35 452 COMB LCCOMB_X28_Y19_N4 2 " "Info: 452: + IC(0.000 ns) + CELL(0.071 ns) = 122.820 ns; Loc. = LCCOMB_X28_Y19_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.891 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~37 453 COMB LCCOMB_X28_Y19_N6 2 " "Info: 453: + IC(0.000 ns) + CELL(0.071 ns) = 122.891 ns; Loc. = LCCOMB_X28_Y19_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.962 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~39 454 COMB LCCOMB_X28_Y19_N8 2 " "Info: 454: + IC(0.000 ns) + CELL(0.071 ns) = 122.962 ns; Loc. = LCCOMB_X28_Y19_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.033 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~41 455 COMB LCCOMB_X28_Y19_N10 2 " "Info: 455: + IC(0.000 ns) + CELL(0.071 ns) = 123.033 ns; Loc. = LCCOMB_X28_Y19_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.104 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~43 456 COMB LCCOMB_X28_Y19_N12 2 " "Info: 456: + IC(0.000 ns) + CELL(0.071 ns) = 123.104 ns; Loc. = LCCOMB_X28_Y19_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 123.263 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~45 457 COMB LCCOMB_X28_Y19_N14 2 " "Info: 457: + IC(0.000 ns) + CELL(0.159 ns) = 123.263 ns; Loc. = LCCOMB_X28_Y19_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.334 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~47 458 COMB LCCOMB_X28_Y19_N16 2 " "Info: 458: + IC(0.000 ns) + CELL(0.071 ns) = 123.334 ns; Loc. = LCCOMB_X28_Y19_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.405 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~49 459 COMB LCCOMB_X28_Y19_N18 2 " "Info: 459: + IC(0.000 ns) + CELL(0.071 ns) = 123.405 ns; Loc. = LCCOMB_X28_Y19_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.476 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~51 460 COMB LCCOMB_X28_Y19_N20 2 " "Info: 460: + IC(0.000 ns) + CELL(0.071 ns) = 123.476 ns; Loc. = LCCOMB_X28_Y19_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.547 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~53 461 COMB LCCOMB_X28_Y19_N22 2 " "Info: 461: + IC(0.000 ns) + CELL(0.071 ns) = 123.547 ns; Loc. = LCCOMB_X28_Y19_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.618 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~55 462 COMB LCCOMB_X28_Y19_N24 2 " "Info: 462: + IC(0.000 ns) + CELL(0.071 ns) = 123.618 ns; Loc. = LCCOMB_X28_Y19_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.689 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~57 463 COMB LCCOMB_X28_Y19_N26 1 " "Info: 463: + IC(0.000 ns) + CELL(0.071 ns) = 123.689 ns; Loc. = LCCOMB_X28_Y19_N26; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 124.099 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~58 464 COMB LCCOMB_X28_Y19_N28 89 " "Info: 464: + IC(0.000 ns) + CELL(0.410 ns) = 124.099 ns; Loc. = LCCOMB_X28_Y19_N28; Fanout = 89; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~58'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.150 ns) 125.574 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[937\]~2054 465 COMB LCCOMB_X22_Y22_N4 3 " "Info: 465: + IC(1.325 ns) + CELL(0.150 ns) = 125.574 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 3; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[937\]~2054'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~58 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[937]~2054 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.414 ns) 127.474 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~19 466 COMB LCCOMB_X31_Y21_N20 2 " "Info: 466: + IC(1.486 ns) + CELL(0.414 ns) = 127.474 ns; Loc. = LCCOMB_X31_Y21_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[937]~2054 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.545 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~21 467 COMB LCCOMB_X31_Y21_N22 2 " "Info: 467: + IC(0.000 ns) + CELL(0.071 ns) = 127.545 ns; Loc. = LCCOMB_X31_Y21_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.616 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~23 468 COMB LCCOMB_X31_Y21_N24 2 " "Info: 468: + IC(0.000 ns) + CELL(0.071 ns) = 127.616 ns; Loc. = LCCOMB_X31_Y21_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.687 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~25 469 COMB LCCOMB_X31_Y21_N26 2 " "Info: 469: + IC(0.000 ns) + CELL(0.071 ns) = 127.687 ns; Loc. = LCCOMB_X31_Y21_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.758 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~27 470 COMB LCCOMB_X31_Y21_N28 2 " "Info: 470: + IC(0.000 ns) + CELL(0.071 ns) = 127.758 ns; Loc. = LCCOMB_X31_Y21_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 127.904 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~29 471 COMB LCCOMB_X31_Y21_N30 2 " "Info: 471: + IC(0.000 ns) + CELL(0.146 ns) = 127.904 ns; Loc. = LCCOMB_X31_Y21_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.975 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~31 472 COMB LCCOMB_X31_Y20_N0 2 " "Info: 472: + IC(0.000 ns) + CELL(0.071 ns) = 127.975 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.046 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~33 473 COMB LCCOMB_X31_Y20_N2 2 " "Info: 473: + IC(0.000 ns) + CELL(0.071 ns) = 128.046 ns; Loc. = LCCOMB_X31_Y20_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.117 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~35 474 COMB LCCOMB_X31_Y20_N4 2 " "Info: 474: + IC(0.000 ns) + CELL(0.071 ns) = 128.117 ns; Loc. = LCCOMB_X31_Y20_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.188 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~37 475 COMB LCCOMB_X31_Y20_N6 2 " "Info: 475: + IC(0.000 ns) + CELL(0.071 ns) = 128.188 ns; Loc. = LCCOMB_X31_Y20_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.259 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~39 476 COMB LCCOMB_X31_Y20_N8 2 " "Info: 476: + IC(0.000 ns) + CELL(0.071 ns) = 128.259 ns; Loc. = LCCOMB_X31_Y20_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.330 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~41 477 COMB LCCOMB_X31_Y20_N10 2 " "Info: 477: + IC(0.000 ns) + CELL(0.071 ns) = 128.330 ns; Loc. = LCCOMB_X31_Y20_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.401 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~43 478 COMB LCCOMB_X31_Y20_N12 2 " "Info: 478: + IC(0.000 ns) + CELL(0.071 ns) = 128.401 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 128.560 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~45 479 COMB LCCOMB_X31_Y20_N14 2 " "Info: 479: + IC(0.000 ns) + CELL(0.159 ns) = 128.560 ns; Loc. = LCCOMB_X31_Y20_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.631 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~47 480 COMB LCCOMB_X31_Y20_N16 2 " "Info: 480: + IC(0.000 ns) + CELL(0.071 ns) = 128.631 ns; Loc. = LCCOMB_X31_Y20_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.702 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~49 481 COMB LCCOMB_X31_Y20_N18 2 " "Info: 481: + IC(0.000 ns) + CELL(0.071 ns) = 128.702 ns; Loc. = LCCOMB_X31_Y20_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.773 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~51 482 COMB LCCOMB_X31_Y20_N20 2 " "Info: 482: + IC(0.000 ns) + CELL(0.071 ns) = 128.773 ns; Loc. = LCCOMB_X31_Y20_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.844 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~53 483 COMB LCCOMB_X31_Y20_N22 2 " "Info: 483: + IC(0.000 ns) + CELL(0.071 ns) = 128.844 ns; Loc. = LCCOMB_X31_Y20_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.915 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~55 484 COMB LCCOMB_X31_Y20_N24 2 " "Info: 484: + IC(0.000 ns) + CELL(0.071 ns) = 128.915 ns; Loc. = LCCOMB_X31_Y20_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.986 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~57 485 COMB LCCOMB_X31_Y20_N26 2 " "Info: 485: + IC(0.000 ns) + CELL(0.071 ns) = 128.986 ns; Loc. = LCCOMB_X31_Y20_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 129.057 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~59 486 COMB LCCOMB_X31_Y20_N28 1 " "Info: 486: + IC(0.000 ns) + CELL(0.071 ns) = 129.057 ns; Loc. = LCCOMB_X31_Y20_N28; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~59'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 129.467 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~60 487 COMB LCCOMB_X31_Y20_N30 92 " "Info: 487: + IC(0.000 ns) + CELL(0.410 ns) = 129.467 ns; Loc. = LCCOMB_X31_Y20_N30; Fanout = 92; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~60'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.150 ns) 131.025 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[964\]~1645 488 COMB LCCOMB_X34_Y25_N20 2 " "Info: 488: + IC(1.408 ns) + CELL(0.150 ns) = 131.025 ns; Loc. = LCCOMB_X34_Y25_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[964\]~1645'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~60 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[964]~1645 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.414 ns) 132.201 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[5\]~9 489 COMB LCCOMB_X34_Y21_N8 2 " "Info: 489: + IC(0.762 ns) + CELL(0.414 ns) = 132.201 ns; Loc. = LCCOMB_X34_Y21_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[5\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[964]~1645 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.272 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[6\]~11 490 COMB LCCOMB_X34_Y21_N10 2 " "Info: 490: + IC(0.000 ns) + CELL(0.071 ns) = 132.272 ns; Loc. = LCCOMB_X34_Y21_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[6\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.343 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[7\]~13 491 COMB LCCOMB_X34_Y21_N12 2 " "Info: 491: + IC(0.000 ns) + CELL(0.071 ns) = 132.343 ns; Loc. = LCCOMB_X34_Y21_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[7\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 132.502 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~15 492 COMB LCCOMB_X34_Y21_N14 2 " "Info: 492: + IC(0.000 ns) + CELL(0.159 ns) = 132.502 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.573 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~17 493 COMB LCCOMB_X34_Y21_N16 2 " "Info: 493: + IC(0.000 ns) + CELL(0.071 ns) = 132.573 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.644 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~19 494 COMB LCCOMB_X34_Y21_N18 2 " "Info: 494: + IC(0.000 ns) + CELL(0.071 ns) = 132.644 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.715 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~21 495 COMB LCCOMB_X34_Y21_N20 2 " "Info: 495: + IC(0.000 ns) + CELL(0.071 ns) = 132.715 ns; Loc. = LCCOMB_X34_Y21_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.786 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~23 496 COMB LCCOMB_X34_Y21_N22 2 " "Info: 496: + IC(0.000 ns) + CELL(0.071 ns) = 132.786 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.857 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~25 497 COMB LCCOMB_X34_Y21_N24 2 " "Info: 497: + IC(0.000 ns) + CELL(0.071 ns) = 132.857 ns; Loc. = LCCOMB_X34_Y21_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.928 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~27 498 COMB LCCOMB_X34_Y21_N26 2 " "Info: 498: + IC(0.000 ns) + CELL(0.071 ns) = 132.928 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.999 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~29 499 COMB LCCOMB_X34_Y21_N28 2 " "Info: 499: + IC(0.000 ns) + CELL(0.071 ns) = 132.999 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 133.145 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~31 500 COMB LCCOMB_X34_Y21_N30 2 " "Info: 500: + IC(0.000 ns) + CELL(0.146 ns) = 133.145 ns; Loc. = LCCOMB_X34_Y21_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.216 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~33 501 COMB LCCOMB_X34_Y20_N0 2 " "Info: 501: + IC(0.000 ns) + CELL(0.071 ns) = 133.216 ns; Loc. = LCCOMB_X34_Y20_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.287 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~35 502 COMB LCCOMB_X34_Y20_N2 2 " "Info: 502: + IC(0.000 ns) + CELL(0.071 ns) = 133.287 ns; Loc. = LCCOMB_X34_Y20_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.358 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~37 503 COMB LCCOMB_X34_Y20_N4 2 " "Info: 503: + IC(0.000 ns) + CELL(0.071 ns) = 133.358 ns; Loc. = LCCOMB_X34_Y20_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.429 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~39 504 COMB LCCOMB_X34_Y20_N6 2 " "Info: 504: + IC(0.000 ns) + CELL(0.071 ns) = 133.429 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.500 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~41 505 COMB LCCOMB_X34_Y20_N8 2 " "Info: 505: + IC(0.000 ns) + CELL(0.071 ns) = 133.500 ns; Loc. = LCCOMB_X34_Y20_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.571 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~43 506 COMB LCCOMB_X34_Y20_N10 2 " "Info: 506: + IC(0.000 ns) + CELL(0.071 ns) = 133.571 ns; Loc. = LCCOMB_X34_Y20_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.642 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~45 507 COMB LCCOMB_X34_Y20_N12 2 " "Info: 507: + IC(0.000 ns) + CELL(0.071 ns) = 133.642 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 133.801 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~47 508 COMB LCCOMB_X34_Y20_N14 2 " "Info: 508: + IC(0.000 ns) + CELL(0.159 ns) = 133.801 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.872 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~49 509 COMB LCCOMB_X34_Y20_N16 2 " "Info: 509: + IC(0.000 ns) + CELL(0.071 ns) = 133.872 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.943 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~51 510 COMB LCCOMB_X34_Y20_N18 2 " "Info: 510: + IC(0.000 ns) + CELL(0.071 ns) = 133.943 ns; Loc. = LCCOMB_X34_Y20_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.014 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~53 511 COMB LCCOMB_X34_Y20_N20 2 " "Info: 511: + IC(0.000 ns) + CELL(0.071 ns) = 134.014 ns; Loc. = LCCOMB_X34_Y20_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.085 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~55 512 COMB LCCOMB_X34_Y20_N22 2 " "Info: 512: + IC(0.000 ns) + CELL(0.071 ns) = 134.085 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.156 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~57 513 COMB LCCOMB_X34_Y20_N24 2 " "Info: 513: + IC(0.000 ns) + CELL(0.071 ns) = 134.156 ns; Loc. = LCCOMB_X34_Y20_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.227 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~59 514 COMB LCCOMB_X34_Y20_N26 2 " "Info: 514: + IC(0.000 ns) + CELL(0.071 ns) = 134.227 ns; Loc. = LCCOMB_X34_Y20_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~59'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.298 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~61 515 COMB LCCOMB_X34_Y20_N28 1 " "Info: 515: + IC(0.000 ns) + CELL(0.071 ns) = 134.298 ns; Loc. = LCCOMB_X34_Y20_N28; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~61'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 134.708 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~62 516 COMB LCCOMB_X34_Y20_N30 64 " "Info: 516: + IC(0.000 ns) + CELL(0.410 ns) = 134.708 ns; Loc. = LCCOMB_X34_Y20_N30; Fanout = 64; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~62'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~61 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.150 ns) 136.168 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[992\]~1653 517 COMB LCCOMB_X42_Y23_N6 2 " "Info: 517: + IC(1.310 ns) + CELL(0.150 ns) = 136.168 ns; Loc. = LCCOMB_X42_Y23_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[992\]~1653'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~62 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~1653 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.414 ns) 137.792 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~1 518 COMB LCCOMB_X35_Y21_N0 2 " "Info: 518: + IC(1.210 ns) + CELL(0.414 ns) = 137.792 ns; Loc. = LCCOMB_X35_Y21_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~1653 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.863 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~3 519 COMB LCCOMB_X35_Y21_N2 2 " "Info: 519: + IC(0.000 ns) + CELL(0.071 ns) = 137.863 ns; Loc. = LCCOMB_X35_Y21_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 138.273 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~4 520 COMB LCCOMB_X35_Y21_N4 1 " "Info: 520: + IC(0.000 ns) + CELL(0.410 ns) = 138.273 ns; Loc. = LCCOMB_X35_Y21_N4; Fanout = 1; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~4'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.150 ns) 139.706 ns count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[2\]~2 521 COMB LCCOMB_X32_Y26_N12 2 " "Info: 521: + IC(1.283 ns) + CELL(0.150 ns) = 139.706 ns; Loc. = LCCOMB_X32_Y26_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[2\]~2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~4 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[2]~2 } "NODE_NAME" } } { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/db/abs_divider_4dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 140.120 ns count_mod10:inst5\|Add2~9 522 COMB LCCOMB_X32_Y26_N20 2 " "Info: 522: + IC(0.264 ns) + CELL(0.150 ns) = 140.120 ns; Loc. = LCCOMB_X32_Y26_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[2]~2 count_mod10:inst5|Add2~9 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.414 ns) 141.562 ns count_mod10:inst5\|Add2~11 523 COMB LCCOMB_X35_Y23_N4 2 " "Info: 523: + IC(1.028 ns) + CELL(0.414 ns) = 141.562 ns; Loc. = LCCOMB_X35_Y23_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { count_mod10:inst5|Add2~9 count_mod10:inst5|Add2~11 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.633 ns count_mod10:inst5\|Add2~16 524 COMB LCCOMB_X35_Y23_N6 2 " "Info: 524: + IC(0.000 ns) + CELL(0.071 ns) = 141.633 ns; Loc. = LCCOMB_X35_Y23_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~16'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~11 count_mod10:inst5|Add2~16 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.704 ns count_mod10:inst5\|Add2~102 525 COMB LCCOMB_X35_Y23_N8 2 " "Info: 525: + IC(0.000 ns) + CELL(0.071 ns) = 141.704 ns; Loc. = LCCOMB_X35_Y23_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~102'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~16 count_mod10:inst5|Add2~102 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.775 ns count_mod10:inst5\|Add2~104 526 COMB LCCOMB_X35_Y23_N10 2 " "Info: 526: + IC(0.000 ns) + CELL(0.071 ns) = 141.775 ns; Loc. = LCCOMB_X35_Y23_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~104'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~102 count_mod10:inst5|Add2~104 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.846 ns count_mod10:inst5\|Add2~106 527 COMB LCCOMB_X35_Y23_N12 2 " "Info: 527: + IC(0.000 ns) + CELL(0.071 ns) = 141.846 ns; Loc. = LCCOMB_X35_Y23_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~106'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~104 count_mod10:inst5|Add2~106 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 142.005 ns count_mod10:inst5\|Add2~108 528 COMB LCCOMB_X35_Y23_N14 2 " "Info: 528: + IC(0.000 ns) + CELL(0.159 ns) = 142.005 ns; Loc. = LCCOMB_X35_Y23_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~108'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|Add2~106 count_mod10:inst5|Add2~108 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.076 ns count_mod10:inst5\|Add2~110 529 COMB LCCOMB_X35_Y23_N16 2 " "Info: 529: + IC(0.000 ns) + CELL(0.071 ns) = 142.076 ns; Loc. = LCCOMB_X35_Y23_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~110'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~108 count_mod10:inst5|Add2~110 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.147 ns count_mod10:inst5\|Add2~112 530 COMB LCCOMB_X35_Y23_N18 2 " "Info: 530: + IC(0.000 ns) + CELL(0.071 ns) = 142.147 ns; Loc. = LCCOMB_X35_Y23_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~112'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~110 count_mod10:inst5|Add2~112 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.218 ns count_mod10:inst5\|Add2~114 531 COMB LCCOMB_X35_Y23_N20 2 " "Info: 531: + IC(0.000 ns) + CELL(0.071 ns) = 142.218 ns; Loc. = LCCOMB_X35_Y23_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~114'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~112 count_mod10:inst5|Add2~114 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.289 ns count_mod10:inst5\|Add2~116 532 COMB LCCOMB_X35_Y23_N22 2 " "Info: 532: + IC(0.000 ns) + CELL(0.071 ns) = 142.289 ns; Loc. = LCCOMB_X35_Y23_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~116'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~114 count_mod10:inst5|Add2~116 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.360 ns count_mod10:inst5\|Add2~118 533 COMB LCCOMB_X35_Y23_N24 2 " "Info: 533: + IC(0.000 ns) + CELL(0.071 ns) = 142.360 ns; Loc. = LCCOMB_X35_Y23_N24; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~118'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~116 count_mod10:inst5|Add2~118 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.431 ns count_mod10:inst5\|Add2~120 534 COMB LCCOMB_X35_Y23_N26 2 " "Info: 534: + IC(0.000 ns) + CELL(0.071 ns) = 142.431 ns; Loc. = LCCOMB_X35_Y23_N26; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~120'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~118 count_mod10:inst5|Add2~120 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.502 ns count_mod10:inst5\|Add2~122 535 COMB LCCOMB_X35_Y23_N28 2 " "Info: 535: + IC(0.000 ns) + CELL(0.071 ns) = 142.502 ns; Loc. = LCCOMB_X35_Y23_N28; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~122'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~120 count_mod10:inst5|Add2~122 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 142.648 ns count_mod10:inst5\|Add2~124 536 COMB LCCOMB_X35_Y23_N30 2 " "Info: 536: + IC(0.000 ns) + CELL(0.146 ns) = 142.648 ns; Loc. = LCCOMB_X35_Y23_N30; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~124'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count_mod10:inst5|Add2~122 count_mod10:inst5|Add2~124 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.719 ns count_mod10:inst5\|Add2~126 537 COMB LCCOMB_X35_Y22_N0 2 " "Info: 537: + IC(0.000 ns) + CELL(0.071 ns) = 142.719 ns; Loc. = LCCOMB_X35_Y22_N0; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~126'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~124 count_mod10:inst5|Add2~126 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.790 ns count_mod10:inst5\|Add2~128 538 COMB LCCOMB_X35_Y22_N2 2 " "Info: 538: + IC(0.000 ns) + CELL(0.071 ns) = 142.790 ns; Loc. = LCCOMB_X35_Y22_N2; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~128'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~126 count_mod10:inst5|Add2~128 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.861 ns count_mod10:inst5\|Add2~130 539 COMB LCCOMB_X35_Y22_N4 2 " "Info: 539: + IC(0.000 ns) + CELL(0.071 ns) = 142.861 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~130'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~128 count_mod10:inst5|Add2~130 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.932 ns count_mod10:inst5\|Add2~132 540 COMB LCCOMB_X35_Y22_N6 2 " "Info: 540: + IC(0.000 ns) + CELL(0.071 ns) = 142.932 ns; Loc. = LCCOMB_X35_Y22_N6; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~132'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~130 count_mod10:inst5|Add2~132 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 143.003 ns count_mod10:inst5\|Add2~134 541 COMB LCCOMB_X35_Y22_N8 2 " "Info: 541: + IC(0.000 ns) + CELL(0.071 ns) = 143.003 ns; Loc. = LCCOMB_X35_Y22_N8; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~134'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~132 count_mod10:inst5|Add2~134 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 143.074 ns count_mod10:inst5\|Add2~136 542 COMB LCCOMB_X35_Y22_N10 2 " "Info: 542: + IC(0.000 ns) + CELL(0.071 ns) = 143.074 ns; Loc. = LCCOMB_X35_Y22_N10; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~136'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~134 count_mod10:inst5|Add2~136 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 143.145 ns count_mod10:inst5\|Add2~138 543 COMB LCCOMB_X35_Y22_N12 2 " "Info: 543: + IC(0.000 ns) + CELL(0.071 ns) = 143.145 ns; Loc. = LCCOMB_X35_Y22_N12; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~138'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~136 count_mod10:inst5|Add2~138 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 143.304 ns count_mod10:inst5\|Add2~140 544 COMB LCCOMB_X35_Y22_N14 2 " "Info: 544: + IC(0.000 ns) + CELL(0.159 ns) = 143.304 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~140'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count_mod10:inst5|Add2~138 count_mod10:inst5|Add2~140 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 143.375 ns count_mod10:inst5\|Add2~142 545 COMB LCCOMB_X35_Y22_N16 2 " "Info: 545: + IC(0.000 ns) + CELL(0.071 ns) = 143.375 ns; Loc. = LCCOMB_X35_Y22_N16; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~142'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~140 count_mod10:inst5|Add2~142 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 143.446 ns count_mod10:inst5\|Add2~144 546 COMB LCCOMB_X35_Y22_N18 2 " "Info: 546: + IC(0.000 ns) + CELL(0.071 ns) = 143.446 ns; Loc. = LCCOMB_X35_Y22_N18; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~144'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~142 count_mod10:inst5|Add2~144 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 143.517 ns count_mod10:inst5\|Add2~146 547 COMB LCCOMB_X35_Y22_N20 2 " "Info: 547: + IC(0.000 ns) + CELL(0.071 ns) = 143.517 ns; Loc. = LCCOMB_X35_Y22_N20; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~146'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~144 count_mod10:inst5|Add2~146 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 143.588 ns count_mod10:inst5\|Add2~148 548 COMB LCCOMB_X35_Y22_N22 2 " "Info: 548: + IC(0.000 ns) + CELL(0.071 ns) = 143.588 ns; Loc. = LCCOMB_X35_Y22_N22; Fanout = 2; COMB Node = 'count_mod10:inst5\|Add2~148'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count_mod10:inst5|Add2~146 count_mod10:inst5|Add2~148 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 143.998 ns count_mod10:inst5\|Add2~149 549 COMB LCCOMB_X35_Y22_N24 1 " "Info: 549: + IC(0.000 ns) + CELL(0.410 ns) = 143.998 ns; Loc. = LCCOMB_X35_Y22_N24; Fanout = 1; COMB Node = 'count_mod10:inst5\|Add2~149'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count_mod10:inst5|Add2~148 count_mod10:inst5|Add2~149 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.150 ns) 145.331 ns count_mod10:inst5\|intern_value~10 550 COMB LCCOMB_X43_Y20_N26 1 " "Info: 550: + IC(1.183 ns) + CELL(0.150 ns) = 145.331 ns; Loc. = LCCOMB_X43_Y20_N26; Fanout = 1; COMB Node = 'count_mod10:inst5\|intern_value~10'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { count_mod10:inst5|Add2~149 count_mod10:inst5|intern_value~10 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 145.731 ns count_mod10:inst5\|intern_value~11 551 COMB LCCOMB_X43_Y20_N0 1 " "Info: 551: + IC(0.250 ns) + CELL(0.150 ns) = 145.731 ns; Loc. = LCCOMB_X43_Y20_N0; Fanout = 1; COMB Node = 'count_mod10:inst5\|intern_value~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { count_mod10:inst5|intern_value~10 count_mod10:inst5|intern_value~11 } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 145.815 ns count_mod10:inst5\|\\P_COUNT:intern_value\[28\] 552 REG LCFF_X43_Y20_N1 6 " "Info: 552: + IC(0.000 ns) + CELL(0.084 ns) = 145.815 ns; Loc. = LCFF_X43_Y20_N1; Fanout = 6; REG Node = 'count_mod10:inst5\|\\P_COUNT:intern_value\[28\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count_mod10:inst5|intern_value~11 count_mod10:inst5|\P_COUNT:intern_value[28] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "69.655 ns ( 47.77 % ) " "Info: Total cell delay = 69.655 ns ( 47.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "76.160 ns ( 52.23 % ) " "Info: Total interconnect delay = 76.160 ns ( 52.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "145.815 ns" { count_mod10:inst5|\P_COUNT:intern_value[4] count_mod10:inst5|Add6~9 count_mod10:inst5|Add6~11 count_mod10:inst5|Add6~13 count_mod10:inst5|Add6~15 count_mod10:inst5|Add6~17 count_mod10:inst5|Add6~19 count_mod10:inst5|Add6~21 count_mod10:inst5|Add6~23 count_mod10:inst5|Add6~25 count_mod10:inst5|Add6~27 count_mod10:inst5|Add6~29 count_mod10:inst5|Add6~31 count_mod10:inst5|Add6~33 count_mod10:inst5|Add6~35 count_mod10:inst5|Add6~37 count_mod10:inst5|Add6~39 count_mod10:inst5|Add6~41 count_mod10:inst5|Add6~43 count_mod10:inst5|Add6~45 count_mod10:inst5|Add6~47 count_mod10:inst5|Add6~49 count_mod10:inst5|Add6~51 count_mod10:inst5|Add6~53 count_mod10:inst5|Add6~55 count_mod10:inst5|Add6~57 count_mod10:inst5|Add6~59 count_mod10:inst5|Add6~61 count_mod10:inst5|Add6~62 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~60 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~6 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~1111 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~8 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~1117 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~10 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[162]~2121 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~12 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~1134 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~14 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~1145 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~16 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[260]~1702 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~18 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[292]~1162 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~20 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~1181 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~22 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[352]~1195 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~24 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~1210 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~26 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~1224 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~28 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[450]~2130 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~30 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~1772 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~32 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~1782 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~34 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~1798 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~36 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~1813 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~38 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[617]~1829 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~40 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[650]~1846 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~42 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~1386 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~44 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[706]~2138 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~46 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[741]~1434 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~48 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2140 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~50 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[801]~1493 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~52 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[835]~1982 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~54 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2143 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~56 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[900]~2032 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~58 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[937]~2054 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~60 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[964]~1645 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~61 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~62 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~1653 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~4 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[2]~2 count_mod10:inst5|Add2~9 count_mod10:inst5|Add2~11 count_mod10:inst5|Add2~16 count_mod10:inst5|Add2~102 count_mod10:inst5|Add2~104 count_mod10:inst5|Add2~106 count_mod10:inst5|Add2~108 count_mod10:inst5|Add2~110 count_mod10:inst5|Add2~112 count_mod10:inst5|Add2~114 count_mod10:inst5|Add2~116 count_mod10:inst5|Add2~118 count_mod10:inst5|Add2~120 count_mod10:inst5|Add2~122 count_mod10:inst5|Add2~124 count_mod10:inst5|Add2~126 count_mod10:inst5|Add2~128 count_mod10:inst5|Add2~130 count_mod10:inst5|Add2~132 count_mod10:inst5|Add2~134 count_mod10:inst5|Add2~136 count_mod10:inst5|Add2~138 count_mod10:inst5|Add2~140 count_mod10:inst5|Add2~142 count_mod10:inst5|Add2~144 count_mod10:inst5|Add2~146 count_mod10:inst5|Add2~148 count_mod10:inst5|Add2~149 count_mod10:inst5|intern_value~10 count_mod10:inst5|intern_value~11 count_mod10:inst5|\P_COUNT:intern_value[28] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "145.815 ns" { count_mod10:inst5|\P_COUNT:intern_value[4] {} count_mod10:inst5|Add6~9 {} count_mod10:inst5|Add6~11 {} count_mod10:inst5|Add6~13 {} count_mod10:inst5|Add6~15 {} count_mod10:inst5|Add6~17 {} count_mod10:inst5|Add6~19 {} count_mod10:inst5|Add6~21 {} count_mod10:inst5|Add6~23 {} count_mod10:inst5|Add6~25 {} count_mod10:inst5|Add6~27 {} count_mod10:inst5|Add6~29 {} count_mod10:inst5|Add6~31 {} count_mod10:inst5|Add6~33 {} count_mod10:inst5|Add6~35 {} count_mod10:inst5|Add6~37 {} count_mod10:inst5|Add6~39 {} count_mod10:inst5|Add6~41 {} count_mod10:inst5|Add6~43 {} count_mod10:inst5|Add6~45 {} count_mod10:inst5|Add6~47 {} count_mod10:inst5|Add6~49 {} count_mod10:inst5|Add6~51 {} count_mod10:inst5|Add6~53 {} count_mod10:inst5|Add6~55 {} count_mod10:inst5|Add6~57 {} count_mod10:inst5|Add6~59 {} count_mod10:inst5|Add6~61 {} count_mod10:inst5|Add6~62 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~59 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~60 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~6 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~1111 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~8 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~1117 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~10 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[162]~2121 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~12 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~1134 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~14 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~1145 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~16 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[260]~1702 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~18 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[292]~1162 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~20 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~1181 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~22 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[352]~1195 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~24 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~1210 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~26 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~1224 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~28 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[450]~2130 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~30 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~1772 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~32 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~1782 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~34 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~1798 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~36 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~1813 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~38 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[617]~1829 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~40 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[650]~1846 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~42 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~1386 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~44 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[706]~2138 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~46 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[741]~1434 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~48 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2140 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~50 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[801]~1493 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~52 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[835]~1982 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~53 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~54 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2143 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~53 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~55 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~56 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[900]~2032 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~53 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~55 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~57 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~58 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[937]~2054 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~53 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~55 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~57 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~59 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~60 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[964]~1645 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~53 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~55 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~57 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~59 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~61 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~62 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~1653 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~4 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[2]~2 {} count_mod10:inst5|Add2~9 {} count_mod10:inst5|Add2~11 {} count_mod10:inst5|Add2~16 {} count_mod10:inst5|Add2~102 {} count_mod10:inst5|Add2~104 {} count_mod10:inst5|Add2~106 {} count_mod10:inst5|Add2~108 {} count_mod10:inst5|Add2~110 {} count_mod10:inst5|Add2~112 {} count_mod10:inst5|Add2~114 {} count_mod10:inst5|Add2~116 {} count_mod10:inst5|Add2~118 {} count_mod10:inst5|Add2~120 {} count_mod10:inst5|Add2~122 {} count_mod10:inst5|Add2~124 {} count_mod10:inst5|Add2~126 {} count_mod10:inst5|Add2~128 {} count_mod10:inst5|Add2~130 {} count_mod10:inst5|Add2~132 {} count_mod10:inst5|Add2~134 {} count_mod10:inst5|Add2~136 {} count_mod10:inst5|Add2~138 {} count_mod10:inst5|Add2~140 {} count_mod10:inst5|Add2~142 {} count_mod10:inst5|Add2~144 {} count_mod10:inst5|Add2~146 {} count_mod10:inst5|Add2~148 {} count_mod10:inst5|Add2~149 {} count_mod10:inst5|intern_value~10 {} count_mod10:inst5|intern_value~11 {} count_mod10:inst5|\P_COUNT:intern_value[28] {} } { 0.000ns 1.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.870ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.994ns 0.000ns 0.000ns 0.743ns 0.751ns 0.000ns 0.000ns 0.000ns 0.000ns 0.756ns 0.449ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.507ns 0.480ns 0.000ns 0.000ns 0.000ns 0.000ns 0.971ns 0.915ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.971ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.933ns 1.237ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.779ns 1.480ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.513ns 1.319ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.832ns 1.511ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.612ns 1.698ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.585ns 1.483ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.547ns 1.472ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.555ns 0.930ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.527ns 1.393ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.455ns 1.400ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.733ns 1.413ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.630ns 1.690ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.476ns 1.525ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.155ns 0.780ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.111ns 0.772ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.013ns 0.986ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.181ns 0.765ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.828ns 1.052ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.816ns 0.984ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.999ns 1.012ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.846ns 1.257ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.325ns 1.486ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.408ns 0.762ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.310ns 1.210ns 0.000ns 0.000ns 1.283ns 0.264ns 1.028ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.183ns 0.250ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.271ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.410ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.207 ns - Smallest " "Info: - Smallest clock skew is 0.207 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.761 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 3.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 45 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 45; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/Block1.bdf" { { 120 80 248 136 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.537 ns) 3.761 ns count_mod10:inst5\|\\P_COUNT:intern_value\[28\] 2 REG LCFF_X43_Y20_N1 6 " "Info: 2: + IC(2.362 ns) + CELL(0.537 ns) = 3.761 ns; Loc. = LCFF_X43_Y20_N1; Fanout = 6; REG Node = 'count_mod10:inst5\|\\P_COUNT:intern_value\[28\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { Clk count_mod10:inst5|\P_COUNT:intern_value[28] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 37.20 % ) " "Info: Total cell delay = 1.399 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.362 ns ( 62.80 % ) " "Info: Total interconnect delay = 2.362 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { Clk count_mod10:inst5|\P_COUNT:intern_value[28] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.761 ns" { Clk {} Clk~combout {} count_mod10:inst5|\P_COUNT:intern_value[28] {} } { 0.000ns 0.000ns 2.362ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.554 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 3.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 45 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 45; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/Block1.bdf" { { 120 80 248 136 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.537 ns) 3.554 ns count_mod10:inst5\|\\P_COUNT:intern_value\[4\] 2 REG LCFF_X36_Y20_N25 6 " "Info: 2: + IC(2.155 ns) + CELL(0.537 ns) = 3.554 ns; Loc. = LCFF_X36_Y20_N25; Fanout = 6; REG Node = 'count_mod10:inst5\|\\P_COUNT:intern_value\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { Clk count_mod10:inst5|\P_COUNT:intern_value[4] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 39.36 % ) " "Info: Total cell delay = 1.399 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.155 ns ( 60.64 % ) " "Info: Total interconnect delay = 2.155 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { Clk count_mod10:inst5|\P_COUNT:intern_value[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { Clk {} Clk~combout {} count_mod10:inst5|\P_COUNT:intern_value[4] {} } { 0.000ns 0.000ns 2.155ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { Clk count_mod10:inst5|\P_COUNT:intern_value[28] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.761 ns" { Clk {} Clk~combout {} count_mod10:inst5|\P_COUNT:intern_value[28] {} } { 0.000ns 0.000ns 2.362ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { Clk count_mod10:inst5|\P_COUNT:intern_value[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { Clk {} Clk~combout {} count_mod10:inst5|\P_COUNT:intern_value[4] {} } { 0.000ns 0.000ns 2.155ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "145.815 ns" { count_mod10:inst5|\P_COUNT:intern_value[4] count_mod10:inst5|Add6~9 count_mod10:inst5|Add6~11 count_mod10:inst5|Add6~13 count_mod10:inst5|Add6~15 count_mod10:inst5|Add6~17 count_mod10:inst5|Add6~19 count_mod10:inst5|Add6~21 count_mod10:inst5|Add6~23 count_mod10:inst5|Add6~25 count_mod10:inst5|Add6~27 count_mod10:inst5|Add6~29 count_mod10:inst5|Add6~31 count_mod10:inst5|Add6~33 count_mod10:inst5|Add6~35 count_mod10:inst5|Add6~37 count_mod10:inst5|Add6~39 count_mod10:inst5|Add6~41 count_mod10:inst5|Add6~43 count_mod10:inst5|Add6~45 count_mod10:inst5|Add6~47 count_mod10:inst5|Add6~49 count_mod10:inst5|Add6~51 count_mod10:inst5|Add6~53 count_mod10:inst5|Add6~55 count_mod10:inst5|Add6~57 count_mod10:inst5|Add6~59 count_mod10:inst5|Add6~61 count_mod10:inst5|Add6~62 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~60 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~6 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~1111 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~8 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~1117 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~10 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[162]~2121 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~12 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~1134 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~14 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~1145 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~16 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[260]~1702 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~18 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[292]~1162 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~20 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~1181 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~22 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[352]~1195 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~24 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~1210 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~26 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~1224 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~28 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[450]~2130 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~30 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~1772 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~32 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~1782 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~34 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~1798 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~36 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~1813 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~38 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[617]~1829 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~40 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[650]~1846 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~42 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~1386 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~44 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[706]~2138 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~46 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[741]~1434 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~48 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2140 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~50 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[801]~1493 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~52 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[835]~1982 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~54 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2143 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~5 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~7 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~56 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[900]~2032 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~58 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[937]~2054 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~60 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[964]~1645 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~9 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~11 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~13 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~15 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~17 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~19 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~21 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~23 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~25 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~27 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~29 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~31 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~33 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~35 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~37 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~39 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~41 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~43 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~45 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~47 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~49 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~51 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~53 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~55 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~57 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~59 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~61 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~62 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~1653 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~4 count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[2]~2 count_mod10:inst5|Add2~9 count_mod10:inst5|Add2~11 count_mod10:inst5|Add2~16 count_mod10:inst5|Add2~102 count_mod10:inst5|Add2~104 count_mod10:inst5|Add2~106 count_mod10:inst5|Add2~108 count_mod10:inst5|Add2~110 count_mod10:inst5|Add2~112 count_mod10:inst5|Add2~114 count_mod10:inst5|Add2~116 count_mod10:inst5|Add2~118 count_mod10:inst5|Add2~120 count_mod10:inst5|Add2~122 count_mod10:inst5|Add2~124 count_mod10:inst5|Add2~126 count_mod10:inst5|Add2~128 count_mod10:inst5|Add2~130 count_mod10:inst5|Add2~132 count_mod10:inst5|Add2~134 count_mod10:inst5|Add2~136 count_mod10:inst5|Add2~138 count_mod10:inst5|Add2~140 count_mod10:inst5|Add2~142 count_mod10:inst5|Add2~144 count_mod10:inst5|Add2~146 count_mod10:inst5|Add2~148 count_mod10:inst5|Add2~149 count_mod10:inst5|intern_value~10 count_mod10:inst5|intern_value~11 count_mod10:inst5|\P_COUNT:intern_value[28] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "145.815 ns" { count_mod10:inst5|\P_COUNT:intern_value[4] {} count_mod10:inst5|Add6~9 {} count_mod10:inst5|Add6~11 {} count_mod10:inst5|Add6~13 {} count_mod10:inst5|Add6~15 {} count_mod10:inst5|Add6~17 {} count_mod10:inst5|Add6~19 {} count_mod10:inst5|Add6~21 {} count_mod10:inst5|Add6~23 {} count_mod10:inst5|Add6~25 {} count_mod10:inst5|Add6~27 {} count_mod10:inst5|Add6~29 {} count_mod10:inst5|Add6~31 {} count_mod10:inst5|Add6~33 {} count_mod10:inst5|Add6~35 {} count_mod10:inst5|Add6~37 {} count_mod10:inst5|Add6~39 {} count_mod10:inst5|Add6~41 {} count_mod10:inst5|Add6~43 {} count_mod10:inst5|Add6~45 {} count_mod10:inst5|Add6~47 {} count_mod10:inst5|Add6~49 {} count_mod10:inst5|Add6~51 {} count_mod10:inst5|Add6~53 {} count_mod10:inst5|Add6~55 {} count_mod10:inst5|Add6~57 {} count_mod10:inst5|Add6~59 {} count_mod10:inst5|Add6~61 {} count_mod10:inst5|Add6~62 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~59 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~60 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~6 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~1111 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~8 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~1117 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~10 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[162]~2121 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~12 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~1134 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~14 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~1145 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~16 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[260]~1702 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~18 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[292]~1162 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~20 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~1181 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~22 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[352]~1195 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~24 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~1210 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~26 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~1224 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~28 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[450]~2130 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~30 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~1772 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~32 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~1782 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~34 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~1798 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~36 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~1813 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~38 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[617]~1829 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~40 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[650]~1846 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~42 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~1386 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~44 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[706]~2138 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~46 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[741]~1434 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~48 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2140 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~50 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[801]~1493 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~52 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[835]~1982 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~53 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~54 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2143 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~5 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~7 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~53 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~55 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~56 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[900]~2032 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~53 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~55 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~57 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~58 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[937]~2054 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~53 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~55 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~57 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~59 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~60 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[964]~1645 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~9 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~11 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~13 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~15 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~17 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~19 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~21 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~23 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~25 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~27 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~29 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~31 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~33 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~35 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~37 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~39 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~41 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~43 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~45 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~47 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~49 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~51 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~53 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~55 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~57 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~59 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~61 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~62 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~1653 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~4 {} count_mod10:inst5|lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[2]~2 {} count_mod10:inst5|Add2~9 {} count_mod10:inst5|Add2~11 {} count_mod10:inst5|Add2~16 {} count_mod10:inst5|Add2~102 {} count_mod10:inst5|Add2~104 {} count_mod10:inst5|Add2~106 {} count_mod10:inst5|Add2~108 {} count_mod10:inst5|Add2~110 {} count_mod10:inst5|Add2~112 {} count_mod10:inst5|Add2~114 {} count_mod10:inst5|Add2~116 {} count_mod10:inst5|Add2~118 {} count_mod10:inst5|Add2~120 {} count_mod10:inst5|Add2~122 {} count_mod10:inst5|Add2~124 {} count_mod10:inst5|Add2~126 {} count_mod10:inst5|Add2~128 {} count_mod10:inst5|Add2~130 {} count_mod10:inst5|Add2~132 {} count_mod10:inst5|Add2~134 {} count_mod10:inst5|Add2~136 {} count_mod10:inst5|Add2~138 {} count_mod10:inst5|Add2~140 {} count_mod10:inst5|Add2~142 {} count_mod10:inst5|Add2~144 {} count_mod10:inst5|Add2~146 {} count_mod10:inst5|Add2~148 {} count_mod10:inst5|Add2~149 {} count_mod10:inst5|intern_value~10 {} count_mod10:inst5|intern_value~11 {} count_mod10:inst5|\P_COUNT:intern_value[28] {} } { 0.000ns 1.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.870ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.994ns 0.000ns 0.000ns 0.743ns 0.751ns 0.000ns 0.000ns 0.000ns 0.000ns 0.756ns 0.449ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.507ns 0.480ns 0.000ns 0.000ns 0.000ns 0.000ns 0.971ns 0.915ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.971ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.933ns 1.237ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.779ns 1.480ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.513ns 1.319ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.832ns 1.511ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.612ns 1.698ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.585ns 1.483ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.547ns 1.472ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.555ns 0.930ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.527ns 1.393ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.455ns 1.400ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.733ns 1.413ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.630ns 1.690ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.476ns 1.525ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.155ns 0.780ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.111ns 0.772ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.013ns 0.986ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.181ns 0.765ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.828ns 1.052ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.816ns 0.984ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.999ns 1.012ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.846ns 1.257ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.325ns 1.486ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.408ns 0.762ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.310ns 1.210ns 0.000ns 0.000ns 1.283ns 0.264ns 1.028ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.183ns 0.250ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.271ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.410ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { Clk count_mod10:inst5|\P_COUNT:intern_value[28] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.761 ns" { Clk {} Clk~combout {} count_mod10:inst5|\P_COUNT:intern_value[28] {} } { 0.000ns 0.000ns 2.362ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { Clk count_mod10:inst5|\P_COUNT:intern_value[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { Clk {} Clk~combout {} count_mod10:inst5|\P_COUNT:intern_value[4] {} } { 0.000ns 0.000ns 2.155ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count_mod10:inst5\|\\P_COUNT:intern_value\[5\] Rst Clk 9.892 ns register " "Info: tsu for register \"count_mod10:inst5\|\\P_COUNT:intern_value\[5\]\" (data pin = \"Rst\", clock pin = \"Clk\") is 9.892 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.167 ns + Longest pin register " "Info: + Longest pin to register delay is 13.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Rst 1 PIN PIN_V2 46 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 46; PIN Node = 'Rst'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/Block1.bdf" { { 136 80 248 152 "Rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.531 ns) + CELL(0.420 ns) 7.803 ns count_mod10:inst5\|\\P_COUNT:intern_value\[9\]~3 2 COMB LCCOMB_X40_Y23_N30 28 " "Info: 2: + IC(6.531 ns) + CELL(0.420 ns) = 7.803 ns; Loc. = LCCOMB_X40_Y23_N30; Fanout = 28; COMB Node = 'count_mod10:inst5\|\\P_COUNT:intern_value\[9\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.951 ns" { Rst count_mod10:inst5|\P_COUNT:intern_value[9]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.704 ns) + CELL(0.660 ns) 13.167 ns count_mod10:inst5\|\\P_COUNT:intern_value\[5\] 3 REG LCFF_X34_Y25_N9 6 " "Info: 3: + IC(4.704 ns) + CELL(0.660 ns) = 13.167 ns; Loc. = LCFF_X34_Y25_N9; Fanout = 6; REG Node = 'count_mod10:inst5\|\\P_COUNT:intern_value\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.364 ns" { count_mod10:inst5|\P_COUNT:intern_value[9]~3 count_mod10:inst5|\P_COUNT:intern_value[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 14.67 % ) " "Info: Total cell delay = 1.932 ns ( 14.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.235 ns ( 85.33 % ) " "Info: Total interconnect delay = 11.235 ns ( 85.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.167 ns" { Rst count_mod10:inst5|\P_COUNT:intern_value[9]~3 count_mod10:inst5|\P_COUNT:intern_value[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.167 ns" { Rst {} Rst~combout {} count_mod10:inst5|\P_COUNT:intern_value[9]~3 {} count_mod10:inst5|\P_COUNT:intern_value[5] {} } { 0.000ns 0.000ns 6.531ns 4.704ns } { 0.000ns 0.852ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.239 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 3.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 45 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 45; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/Block1.bdf" { { 120 80 248 136 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.537 ns) 3.239 ns count_mod10:inst5\|\\P_COUNT:intern_value\[5\] 2 REG LCFF_X34_Y25_N9 6 " "Info: 2: + IC(1.840 ns) + CELL(0.537 ns) = 3.239 ns; Loc. = LCFF_X34_Y25_N9; Fanout = 6; REG Node = 'count_mod10:inst5\|\\P_COUNT:intern_value\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.377 ns" { Clk count_mod10:inst5|\P_COUNT:intern_value[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.19 % ) " "Info: Total cell delay = 1.399 ns ( 43.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.840 ns ( 56.81 % ) " "Info: Total interconnect delay = 1.840 ns ( 56.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.239 ns" { Clk count_mod10:inst5|\P_COUNT:intern_value[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.239 ns" { Clk {} Clk~combout {} count_mod10:inst5|\P_COUNT:intern_value[5] {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.167 ns" { Rst count_mod10:inst5|\P_COUNT:intern_value[9]~3 count_mod10:inst5|\P_COUNT:intern_value[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "13.167 ns" { Rst {} Rst~combout {} count_mod10:inst5|\P_COUNT:intern_value[9]~3 {} count_mod10:inst5|\P_COUNT:intern_value[5] {} } { 0.000ns 0.000ns 6.531ns 4.704ns } { 0.000ns 0.852ns 0.420ns 0.660ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.239 ns" { Clk count_mod10:inst5|\P_COUNT:intern_value[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.239 ns" { Clk {} Clk~combout {} count_mod10:inst5|\P_COUNT:intern_value[5] {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk output\[6\] count_mod10:inst5\|COUNT\[3\] 11.025 ns register " "Info: tco from clock \"Clk\" to destination pin \"output\[6\]\" through register \"count_mod10:inst5\|COUNT\[3\]\" is 11.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.229 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 3.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 45 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 45; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/Block1.bdf" { { 120 80 248 136 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.537 ns) 3.229 ns count_mod10:inst5\|COUNT\[3\] 2 REG LCFF_X33_Y26_N13 7 " "Info: 2: + IC(1.830 ns) + CELL(0.537 ns) = 3.229 ns; Loc. = LCFF_X33_Y26_N13; Fanout = 7; REG Node = 'count_mod10:inst5\|COUNT\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { Clk count_mod10:inst5|COUNT[3] } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.33 % ) " "Info: Total cell delay = 1.399 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.830 ns ( 56.67 % ) " "Info: Total interconnect delay = 1.830 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { Clk count_mod10:inst5|COUNT[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { Clk {} Clk~combout {} count_mod10:inst5|COUNT[3] {} } { 0.000ns 0.000ns 1.830ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.546 ns + Longest register pin " "Info: + Longest register to pin delay is 7.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_mod10:inst5\|COUNT\[3\] 1 REG LCFF_X33_Y26_N13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y26_N13; Fanout = 7; REG Node = 'count_mod10:inst5\|COUNT\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_mod10:inst5|COUNT[3] } "NODE_NAME" } } { "count_mod10.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/count_mod10.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.164 ns) + CELL(0.371 ns) 3.535 ns Seg_Display:inst3\|Mux0~0 2 COMB LCCOMB_X27_Y7_N8 1 " "Info: 2: + IC(3.164 ns) + CELL(0.371 ns) = 3.535 ns; Loc. = LCCOMB_X27_Y7_N8; Fanout = 1; COMB Node = 'Seg_Display:inst3\|Mux0~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.535 ns" { count_mod10:inst5|COUNT[3] Seg_Display:inst3|Mux0~0 } "NODE_NAME" } } { "Seg_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/Seg_Display.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(2.798 ns) 7.546 ns output\[6\] 3 PIN PIN_AF10 0 " "Info: 3: + IC(1.213 ns) + CELL(2.798 ns) = 7.546 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'output\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.011 ns" { Seg_Display:inst3|Mux0~0 output[6] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/Block1.bdf" { { 256 648 824 272 "output\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.169 ns ( 42.00 % ) " "Info: Total cell delay = 3.169 ns ( 42.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.377 ns ( 58.00 % ) " "Info: Total interconnect delay = 4.377 ns ( 58.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.546 ns" { count_mod10:inst5|COUNT[3] Seg_Display:inst3|Mux0~0 output[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.546 ns" { count_mod10:inst5|COUNT[3] {} Seg_Display:inst3|Mux0~0 {} output[6] {} } { 0.000ns 3.164ns 1.213ns } { 0.000ns 0.371ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { Clk count_mod10:inst5|COUNT[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { Clk {} Clk~combout {} count_mod10:inst5|COUNT[3] {} } { 0.000ns 0.000ns 1.830ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.546 ns" { count_mod10:inst5|COUNT[3] Seg_Display:inst3|Mux0~0 output[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.546 ns" { count_mod10:inst5|COUNT[3] {} Seg_Display:inst3|Mux0~0 {} output[6] {} } { 0.000ns 3.164ns 1.213ns } { 0.000ns 0.371ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "w z 7.891 ns Longest " "Info: Longest tpd from source pin \"w\" to destination pin \"z\" is 7.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns w 1 PIN PIN_N26 20 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 20; PIN Node = 'w'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/Block1.bdf" { { 152 80 248 168 "w" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.150 ns) 2.703 ns FSM:inst\|z~0 2 COMB LCCOMB_X40_Y23_N16 1 " "Info: 2: + IC(1.554 ns) + CELL(0.150 ns) = 2.703 ns; Loc. = LCCOMB_X40_Y23_N16; Fanout = 1; COMB Node = 'FSM:inst\|z~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { w FSM:inst|z~0 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(2.808 ns) 7.891 ns z 3 PIN PIN_AE22 0 " "Info: 3: + IC(2.380 ns) + CELL(2.808 ns) = 7.891 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'z'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { FSM:inst|z~0 z } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/Block1.bdf" { { 120 464 640 136 "z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.957 ns ( 50.15 % ) " "Info: Total cell delay = 3.957 ns ( 50.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.934 ns ( 49.85 % ) " "Info: Total interconnect delay = 3.934 ns ( 49.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.891 ns" { w FSM:inst|z~0 z } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.891 ns" { w {} w~combout {} FSM:inst|z~0 {} z {} } { 0.000ns 0.000ns 1.554ns 2.380ns } { 0.000ns 0.999ns 0.150ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FSM:inst\|Y_D.E w Clk 0.634 ns register " "Info: th for register \"FSM:inst\|Y_D.E\" (data pin = \"w\", clock pin = \"Clk\") is 0.634 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.153 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 3.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 45 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 45; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/Block1.bdf" { { 120 80 248 136 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.537 ns) 3.153 ns FSM:inst\|Y_D.E 2 REG LCFF_X40_Y23_N23 3 " "Info: 2: + IC(1.754 ns) + CELL(0.537 ns) = 3.153 ns; Loc. = LCFF_X40_Y23_N23; Fanout = 3; REG Node = 'FSM:inst\|Y_D.E'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { Clk FSM:inst|Y_D.E } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 44.37 % ) " "Info: Total cell delay = 1.399 ns ( 44.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.754 ns ( 55.63 % ) " "Info: Total interconnect delay = 1.754 ns ( 55.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { Clk FSM:inst|Y_D.E } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.153 ns" { Clk {} Clk~combout {} FSM:inst|Y_D.E {} } { 0.000ns 0.000ns 1.754ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.785 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns w 1 PIN PIN_N26 20 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 20; PIN Node = 'w'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/Block1.bdf" { { 152 80 248 168 "w" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.150 ns) 2.701 ns FSM:inst\|Y_D~12 2 COMB LCCOMB_X40_Y23_N22 1 " "Info: 2: + IC(1.552 ns) + CELL(0.150 ns) = 2.701 ns; Loc. = LCCOMB_X40_Y23_N22; Fanout = 1; COMB Node = 'FSM:inst\|Y_D~12'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { w FSM:inst|Y_D~12 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.785 ns FSM:inst\|Y_D.E 3 REG LCFF_X40_Y23_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.785 ns; Loc. = LCFF_X40_Y23_N23; Fanout = 3; REG Node = 'FSM:inst\|Y_D.E'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FSM:inst|Y_D~12 FSM:inst|Y_D.E } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 44.27 % ) " "Info: Total cell delay = 1.233 ns ( 44.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.552 ns ( 55.73 % ) " "Info: Total interconnect delay = 1.552 ns ( 55.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { w FSM:inst|Y_D~12 FSM:inst|Y_D.E } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { w {} w~combout {} FSM:inst|Y_D~12 {} FSM:inst|Y_D.E {} } { 0.000ns 0.000ns 1.552ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { Clk FSM:inst|Y_D.E } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.153 ns" { Clk {} Clk~combout {} FSM:inst|Y_D.E {} } { 0.000ns 0.000ns 1.754ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { w FSM:inst|Y_D~12 FSM:inst|Y_D.E } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { w {} w~combout {} FSM:inst|Y_D~12 {} FSM:inst|Y_D.E {} } { 0.000ns 0.000ns 1.552ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 22:23:25 2017 " "Info: Processing ended: Thu Nov 30 22:23:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
