# FPGA-Verilog-9
#### Practice 9
#### Note : Please use “always” and “if-else” to compile the circuit. 
![image](https://github.com/JoanMCHuang/FPGA-Verilog-9/blob/main/9.png)


