$date
	Sun Oct 23 05:46:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#244167
b1 !
1"
#244170
b1 &
b1 %
1$
#244171
0"
#244174
1#
#244178
b0 &
b0 %
0#
0$
#1269840
b10110 !
1"
#1269842
b10110 &
b10110 %
1$
#1269843
0"
#1269846
b1011 &
b1011 %
#1269850
b100010 &
b100010 %
#1269854
b10001 &
b10001 %
#1269858
b110100 &
b110100 %
#1269862
b11010 &
b11010 %
#1269866
b1101 &
b1101 %
#1269870
b101000 &
b101000 %
#1269874
b10100 &
b10100 %
#1269878
b1010 &
b1010 %
#1269882
b101 &
b101 %
#1269886
b10000 &
b10000 %
#1269890
b1000 &
b1000 %
#1269894
b100 &
b100 %
#1269898
b10 &
b10 %
#1269902
b1 &
1#
b1 %
#1269906
b0 &
b0 %
0#
0$
#2278325
b1 !
1"
#2278326
b1 &
b1 %
1$
#2278327
0"
#2278330
1#
#2278334
b0 &
0#
b0 %
0$
#4500012
