// Seed: 2780471010
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  always @(posedge 1, posedge id_2) begin
    id_2 = 1'b0;
  end
endmodule
