Analysis & Synthesis report for EE309_Pipeline
Thu Jun 01 09:04:39 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated
 13. Source assignments for datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4
 14. Parameter Settings for Inferred Entity Instance: datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0
 15. Parameter Settings for Inferred Entity Instance: datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0
 16. altsyncram Parameter Settings by Entity Instance
 17. altshift_taps Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "datapath:add_instance|converter:converter1"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 01 09:04:39 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; EE309_Pipeline                              ;
; Top-level Entity Name              ; DUT                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; DUT                ; EE309_Pipeline     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; converter.vhdl                   ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl         ;         ;
; adder1.vhdl                      ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/adder1.vhdl            ;         ;
; DUT.vhdl                         ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl               ;         ;
; SE10.vhd                         ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/SE10.vhd               ;         ;
; SE7.vhd                          ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/SE7.vhd                ;         ;
; imem.vhdl                        ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/imem.vhdl              ;         ;
; dmem.vhdl                        ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/dmem.vhdl              ;         ;
; registerfiles.vhdl               ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl     ;         ;
; pc.vhdl                          ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/pc.vhdl                ;         ;
; ifid.vhdl                        ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/ifid.vhdl              ;         ;
; idrr.vhdl                        ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/idrr.vhdl              ;         ;
; rrex.vhdl                        ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl              ;         ;
; exmem.vhdl                       ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl             ;         ;
; memwb.vhdl                       ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/memwb.vhdl             ;         ;
; datapath.vhdl                    ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl          ;         ;
; alu2.vhd                         ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd               ;         ;
; contorller.vhdl                  ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl        ;         ;
; cz.vhdl                          ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/cz.vhdl                ;         ;
; complimentor.vhdl                ; yes             ; User VHDL File               ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/complimentor.vhdl      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_6p61.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                                       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                        ;         ;
; db/shift_taps_cgl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_cgl.tdf  ;         ;
; db/altsyncram_nj51.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf ;         ;
; db/add_sub_oed.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/add_sub_oed.tdf     ;         ;
; db/cntr_s3f.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/cntr_s3f.tdf        ;         ;
; db/cmpr_erb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/cmpr_erb.tdf        ;         ;
; db/cntr_fjg.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/cntr_fjg.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
;                                             ;                         ;
; Total combinational functions               ; 0                       ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 0                       ;
;     -- 3 input functions                    ; 0                       ;
;     -- <=2 input functions                  ; 0                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 0                       ;
;     -- arithmetic mode                      ; 0                       ;
;                                             ;                         ;
; Total registers                             ; 0                       ;
;     -- Dedicated logic registers            ; 0                       ;
;     -- I/O registers                        ; 0                       ;
;                                             ;                         ;
; I/O pins                                    ; 51                      ;
;                                             ;                         ;
; Embedded Multiplier 9-bit elements          ; 0                       ;
;                                             ;                         ;
; Maximum fan-out node                        ; output_vector[0]~output ;
; Maximum fan-out                             ; 1                       ;
; Total fan-out                               ; 51                      ;
; Average fan-out                             ; 0.50                    ;
+---------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |DUT                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 51   ; 0            ; 0          ; |DUT                ; DUT         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                                                                              ; Reason for Removal                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; datapath:add_instance|idrr:idrr1|reg[8..14]                                                                                ; Merged with datapath:add_instance|idrr:idrr1|reg[15]                 ;
; datapath:add_instance|converter:converter1|instdelay[13]                                                                   ; Merged with datapath:add_instance|converter:converter1|instdelay[15] ;
; datapath:add_instance|converter:converter1|instdelay[8]                                                                    ; Merged with datapath:add_instance|converter:converter1|instdelay[11] ;
; datapath:add_instance|converter:converter1|instdelay[7]                                                                    ; Merged with datapath:add_instance|converter:converter1|instdelay[10] ;
; datapath:add_instance|converter:converter1|instdelay[6]                                                                    ; Merged with datapath:add_instance|converter:converter1|instdelay[9]  ;
; datapath:add_instance|rrex:rrex1|reg[8..14]                                                                                ; Merged with datapath:add_instance|rrex:rrex1|reg[15]                 ;
; datapath:add_instance|converter:converter1|instdelay[15]                                                                   ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|converter:converter1|imm[0..2]                                                                       ; Lost fanout                                                          ;
; datapath:add_instance|converter:converter1|delay                                                                           ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|converter:converter1|check11                                                                         ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|converter:converter1|counter[0..3]                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|converter:converter1|addr[0..5]                                                                      ; Lost fanout                                                          ;
; datapath:add_instance|converter:converter1|instdelay[0..5,9..12,14]                                                        ; Lost fanout                                                          ;
; datapath:add_instance|converter:converter1|inst11[0..15]                                                                   ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|ifid:ifid1|reg[6..11]                                                                                ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|idrr:idrr1|reg[22..27]                                                                               ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|ifid:ifid1|reg[3..5,12..15]                                                                          ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|ifid:ifid1|reg[16]                                                                                   ; Stuck at VCC due to stuck port data_in                               ;
; datapath:add_instance|ifid:ifid1|reg[0..2]                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|idrr:idrr1|reg[19..21,28..31]                                                                        ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|idrr:idrr1|reg[48]                                                                                   ; Stuck at VCC due to stuck port data_in                               ;
; datapath:add_instance|idrr:idrr1|reg[16..18]                                                                               ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[16..18]                                                                               ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[75]                                                                                   ; Stuck at VCC due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[51..57]                                                                               ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|idrr:idrr1|reg[0..7,15]                                                                              ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|exmem:exmem1|reg[16..18,40]                                                                          ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|memwb:memwb1|reg[0..2]                                                                               ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|exmem:exmem1|reg[19,35..38]                                                                          ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[0]                                                                                    ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|cz:cz1|carry1                                                                                        ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|exmem:exmem1|reg[20]                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[1]                                                                                    ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|exmem:exmem1|reg[21]                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[2]                                                                                    ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|exmem:exmem1|reg[22]                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[3]                                                                                    ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|exmem:exmem1|reg[23]                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[4]                                                                                    ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|exmem:exmem1|reg[24]                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[5]                                                                                    ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|exmem:exmem1|reg[25]                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[6]                                                                                    ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|exmem:exmem1|reg[26]                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[7]                                                                                    ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|exmem:exmem1|reg[27]                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[15]                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|exmem:exmem1|reg[28..34,39]                                                                          ; Stuck at GND due to stuck port data_in                               ;
; datapath:add_instance|rrex:rrex1|reg[19..34]                                                                               ; Lost fanout                                                          ;
; datapath:add_instance|cz:cz1|zero1                                                                                         ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[74]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|memwb:memwb1|reg[19]                                                                                 ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[41]                                                                                 ; Lost fanout                                                          ;
; datapath:add_instance|memwb:memwb1|reg[3..18]                                                                              ; Lost fanout                                                          ;
; datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|dffe6                               ; Lost fanout                                                          ;
; datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|dffe3a[0,1]                         ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[0]                                                                                  ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[35]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[1]                                                                                  ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[36]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[2]                                                                                  ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[37]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[3]                                                                                  ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[38]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[4]                                                                                  ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[39]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[5]                                                                                  ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[40]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[6]                                                                                  ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[41]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[7]                                                                                  ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[42]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[8]                                                                                  ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[43]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[9]                                                                                  ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[44]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[10]                                                                                 ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[45]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[11]                                                                                 ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[46]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[12]                                                                                 ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[47]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[13]                                                                                 ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[48]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[14]                                                                                 ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[49]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|exmem:exmem1|reg[15]                                                                                 ; Lost fanout                                                          ;
; datapath:add_instance|rrex:rrex1|reg[50]                                                                                   ; Lost fanout                                                          ;
; datapath:add_instance|pc:pc1|pc1[0..15]                                                                                    ; Lost fanout                                                          ;
; datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|cntr_fjg:cntr5|counter_reg_bit[0]   ; Lost fanout                                                          ;
; datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|cntr_s3f:cntr1|counter_reg_bit[0,1] ; Lost fanout                                                          ;
; Total Number of Removed Registers = 243                                                                                    ;                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                   ;
+--------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------+
; datapath:add_instance|converter:converter1|delay                                                 ; Stuck at GND              ; datapath:add_instance|converter:converter1|instdelay[11],                                                                ;
;                                                                                                  ; due to stuck port data_in ; datapath:add_instance|converter:converter1|instdelay[10],                                                                ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|instdelay[9],                                                                 ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|instdelay[14],                                                                ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|instdelay[12],                                                                ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|instdelay[5],                                                                 ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|instdelay[4],                                                                 ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|instdelay[3],                                                                 ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|instdelay[2],                                                                 ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|instdelay[1],                                                                 ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|instdelay[0],                                                                 ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[11],                                                                   ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[10],                                                                   ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[9],                                                                    ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[8],                                                                    ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[7],                                                                    ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[6],                                                                    ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[14],                                                                   ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[12],                                                                   ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[5],                                                                    ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[4],                                                                    ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[3],                                                                    ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[2],                                                                    ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[1],                                                                    ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[0],                                                                    ;
;                                                                                                  ;                           ; datapath:add_instance|ifid:ifid1|reg[11], datapath:add_instance|ifid:ifid1|reg[10],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|ifid:ifid1|reg[9], datapath:add_instance|ifid:ifid1|reg[8],                                        ;
;                                                                                                  ;                           ; datapath:add_instance|ifid:ifid1|reg[7], datapath:add_instance|ifid:ifid1|reg[6],                                        ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[27], datapath:add_instance|idrr:idrr1|reg[24],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[26], datapath:add_instance|idrr:idrr1|reg[23],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[25], datapath:add_instance|idrr:idrr1|reg[22],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|ifid:ifid1|reg[14], datapath:add_instance|ifid:ifid1|reg[12],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|ifid:ifid1|reg[5], datapath:add_instance|ifid:ifid1|reg[4],                                        ;
;                                                                                                  ;                           ; datapath:add_instance|ifid:ifid1|reg[3], datapath:add_instance|ifid:ifid1|reg[16],                                       ;
;                                                                                                  ;                           ; datapath:add_instance|ifid:ifid1|reg[2], datapath:add_instance|ifid:ifid1|reg[1],                                        ;
;                                                                                                  ;                           ; datapath:add_instance|ifid:ifid1|reg[0], datapath:add_instance|idrr:idrr1|reg[30],                                       ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[28], datapath:add_instance|idrr:idrr1|reg[21],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[20], datapath:add_instance|idrr:idrr1|reg[19],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[48], datapath:add_instance|idrr:idrr1|reg[18],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[17], datapath:add_instance|idrr:idrr1|reg[16],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[18], datapath:add_instance|rrex:rrex1|reg[17],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[16], datapath:add_instance|rrex:rrex1|reg[53],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[52], datapath:add_instance|rrex:rrex1|reg[51],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[6], datapath:add_instance|idrr:idrr1|reg[7],                                        ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[15],                                                                                ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[40],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[17],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[16],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[0],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[19], datapath:add_instance|cz:cz1|carry1,                                         ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[20],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[21],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[22],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[23],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[6], datapath:add_instance|rrex:rrex1|reg[7],                                        ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[15], datapath:add_instance|rrex:rrex1|reg[33],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[25], datapath:add_instance|cz:cz1|zero1,                                            ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[74],                                                                                ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[3],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[4],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[5],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[6],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[7],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[8],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[9],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[10],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[11],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[12],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[13],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[14],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[15],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[16],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[17],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|memwb:memwb1|reg[18],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[0],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[1],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[2],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[3],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[4],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[5],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[41], datapath:add_instance|pc:pc1|pc1[0],                                           ;
;                                                                                                  ;                           ; datapath:add_instance|pc:pc1|pc1[1], datapath:add_instance|pc:pc1|pc1[2],                                                ;
;                                                                                                  ;                           ; datapath:add_instance|pc:pc1|pc1[3], datapath:add_instance|pc:pc1|pc1[4],                                                ;
;                                                                                                  ;                           ; datapath:add_instance|pc:pc1|pc1[5], datapath:add_instance|pc:pc1|pc1[6],                                                ;
;                                                                                                  ;                           ; datapath:add_instance|pc:pc1|pc1[7], datapath:add_instance|pc:pc1|pc1[8],                                                ;
;                                                                                                  ;                           ; datapath:add_instance|pc:pc1|pc1[9], datapath:add_instance|pc:pc1|pc1[10],                                               ;
;                                                                                                  ;                           ; datapath:add_instance|pc:pc1|pc1[11], datapath:add_instance|pc:pc1|pc1[12],                                              ;
;                                                                                                  ;                           ; datapath:add_instance|pc:pc1|pc1[13], datapath:add_instance|pc:pc1|pc1[14],                                              ;
;                                                                                                  ;                           ; datapath:add_instance|pc:pc1|pc1[15]                                                                                     ;
; datapath:add_instance|converter:converter1|instdelay[15]                                         ; Stuck at GND              ; datapath:add_instance|converter:converter1|imm[0],                                                                       ;
;                                                                                                  ; due to stuck port data_in ; datapath:add_instance|converter:converter1|imm[1],                                                                       ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|counter[1],                                                                   ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|counter[0],                                                                   ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|counter[3],                                                                   ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[15],                                                                   ;
;                                                                                                  ;                           ; datapath:add_instance|converter:converter1|inst11[13],                                                                   ;
;                                                                                                  ;                           ; datapath:add_instance|ifid:ifid1|reg[15], datapath:add_instance|ifid:ifid1|reg[13],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[31], datapath:add_instance|idrr:idrr1|reg[29],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[0], datapath:add_instance|idrr:idrr1|reg[1],                                        ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[2], datapath:add_instance|idrr:idrr1|reg[3],                                        ;
;                                                                                                  ;                           ; datapath:add_instance|idrr:idrr1|reg[4], datapath:add_instance|idrr:idrr1|reg[5],                                        ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[0], datapath:add_instance|rrex:rrex1|reg[1],                                        ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[2], datapath:add_instance|rrex:rrex1|reg[3],                                        ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[4], datapath:add_instance|rrex:rrex1|reg[5],                                        ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[32], datapath:add_instance|rrex:rrex1|reg[31],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[30], datapath:add_instance|rrex:rrex1|reg[29],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[28], datapath:add_instance|rrex:rrex1|reg[27],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[26], datapath:add_instance|rrex:rrex1|reg[20],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[19]                                                                                 ;
; datapath:add_instance|rrex:rrex1|reg[75]                                                         ; Stuck at VCC              ; datapath:add_instance|exmem:exmem1|reg[24],                                                                              ;
;                                                                                                  ; due to stuck port data_in ; datapath:add_instance|exmem:exmem1|reg[25],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[26],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[27],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[28],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[29],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[30],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[31],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[32],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[33],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|exmem:exmem1|reg[34],                                                                              ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[35], datapath:add_instance|rrex:rrex1|reg[36],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[37]                                                                                 ;
; datapath:add_instance|rrex:rrex1|reg[55]                                                         ; Stuck at GND              ; datapath:add_instance|exmem:exmem1|reg[36],                                                                              ;
;                                                                                                  ; due to stuck port data_in ; datapath:add_instance|rrex:rrex1|reg[24], datapath:add_instance|rrex:rrex1|reg[23],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[22], datapath:add_instance|rrex:rrex1|reg[21],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[38], datapath:add_instance|rrex:rrex1|reg[39],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[40]                                                                                 ;
; datapath:add_instance|rrex:rrex1|reg[57]                                                         ; Stuck at GND              ; datapath:add_instance|exmem:exmem1|reg[38],                                                                              ;
;                                                                                                  ; due to stuck port data_in ; datapath:add_instance|rrex:rrex1|reg[34], datapath:add_instance|rrex:rrex1|reg[45],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[47], datapath:add_instance|rrex:rrex1|reg[49],                                      ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[50]                                                                                 ;
; datapath:add_instance|exmem:exmem1|reg[39]                                                       ; Stuck at GND              ; datapath:add_instance|exmem:exmem1|reg[6],                                                                               ;
;                                                                                                  ; due to stuck port data_in ; datapath:add_instance|exmem:exmem1|reg[7],                                                                               ;
;                                                                                                  ;                           ; datapath:add_instance|rrex:rrex1|reg[42]                                                                                 ;
; datapath:add_instance|memwb:memwb1|reg[2]                                                        ; Stuck at GND              ; datapath:add_instance|memwb:memwb1|reg[19],                                                                              ;
;                                                                                                  ; due to stuck port data_in ; datapath:add_instance|exmem:exmem1|reg[41]                                                                               ;
; datapath:add_instance|converter:converter1|imm[2]                                                ; Lost Fanouts              ; datapath:add_instance|converter:converter1|counter[2]                                                                    ;
; datapath:add_instance|rrex:rrex1|reg[56]                                                         ; Stuck at GND              ; datapath:add_instance|exmem:exmem1|reg[37]                                                                               ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                          ;
; datapath:add_instance|rrex:rrex1|reg[54]                                                         ; Stuck at GND              ; datapath:add_instance|exmem:exmem1|reg[35]                                                                               ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                          ;
; datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|dffe6     ; Lost Fanouts              ; datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|cntr_fjg:cntr5|counter_reg_bit[0] ;
; datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|dffe3a[0] ; Lost Fanouts              ; datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|cntr_s3f:cntr1|counter_reg_bit[0] ;
; datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|dffe3a[1] ; Lost Fanouts              ; datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|cntr_s3f:cntr1|counter_reg_bit[1] ;
; datapath:add_instance|exmem:exmem1|reg[8]                                                        ; Lost Fanouts              ; datapath:add_instance|rrex:rrex1|reg[43]                                                                                 ;
; datapath:add_instance|exmem:exmem1|reg[9]                                                        ; Lost Fanouts              ; datapath:add_instance|rrex:rrex1|reg[44]                                                                                 ;
; datapath:add_instance|exmem:exmem1|reg[11]                                                       ; Lost Fanouts              ; datapath:add_instance|rrex:rrex1|reg[46]                                                                                 ;
; datapath:add_instance|exmem:exmem1|reg[13]                                                       ; Lost Fanouts              ; datapath:add_instance|rrex:rrex1|reg[48]                                                                                 ;
+--------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                            ;
+----------------------------------------------+---------------------------------------------+------------+
; Register Name                                ; Megafunction                                ; Type       ;
+----------------------------------------------+---------------------------------------------+------------+
; datapath:add_instance|dmem:dmem1|Dout[0..15] ; datapath:add_instance|dmem:dmem1|data_rtl_0 ; RAM        ;
; datapath:add_instance|rrex:rrex1|reg[58..73] ; datapath:add_instance|ifid:ifid1|reg_rtl_0  ; SHIFT_TAPS ;
; datapath:add_instance|idrr:idrr1|reg[32..47] ; datapath:add_instance|ifid:ifid1|reg_rtl_0  ; SHIFT_TAPS ;
; datapath:add_instance|ifid:ifid1|reg[17..32] ; datapath:add_instance|ifid:ifid1|reg_rtl_0  ; SHIFT_TAPS ;
+----------------------------------------------+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 16                   ; Untyped                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_6p61      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                 ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                 ;
; WIDTH          ; 16             ; Untyped                                                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                 ;
; CBXI_PARAMETER ; shift_taps_cgl ; Untyped                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 1                                                      ;
; Entity Instance                           ; datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 16                                                     ;
;     -- NUMWORDS_A                         ; 256                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                   ;
+----------------------------+----------------------------------------------------------+
; Name                       ; Value                                                    ;
+----------------------------+----------------------------------------------------------+
; Number of entity instances ; 1                                                        ;
; Entity Instance            ; datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                        ;
;     -- TAP_DISTANCE        ; 3                                                        ;
;     -- WIDTH               ; 16                                                       ;
+----------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|converter:converter1"                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; converterout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 51                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 01 09:04:27 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EE309_Pipeline -c EE309_Pipeline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file converter.vhdl
    Info (12022): Found design unit 1: converter-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl Line: 20
    Info (12023): Found entity 1: converter File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file adder1.vhdl
    Info (12022): Found design unit 1: adder1-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/adder1.vhdl Line: 17
    Info (12023): Found entity 1: adder1 File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/adder1.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 14
    Info (12023): Found entity 1: DUT File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file se10.vhd
    Info (12022): Found design unit 1: SE10-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/SE10.vhd Line: 11
    Info (12023): Found entity 1: SE10 File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/SE10.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se7.vhd
    Info (12022): Found design unit 1: SE7-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/SE7.vhd Line: 11
    Info (12023): Found entity 1: SE7 File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/SE7.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file imem.vhdl
    Info (12022): Found design unit 1: imem-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/imem.vhdl Line: 17
    Info (12023): Found entity 1: imem File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/imem.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file dmem.vhdl
    Info (12022): Found design unit 1: dmem-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/dmem.vhdl Line: 22
    Info (12023): Found entity 1: dmem File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/dmem.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file registerfiles.vhdl
    Info (12022): Found design unit 1: registerfiles-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 21
    Info (12023): Found entity 1: registerfiles File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhdl
    Info (12022): Found design unit 1: pc-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/pc.vhdl Line: 23
    Info (12023): Found entity 1: pc File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/pc.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ifid.vhdl
    Info (12022): Found design unit 1: ifid-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/ifid.vhdl Line: 25
    Info (12023): Found entity 1: ifid File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/ifid.vhdl Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file idrr.vhdl
    Info (12022): Found design unit 1: idrr-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/idrr.vhdl Line: 23
    Info (12023): Found entity 1: idrr File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/idrr.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file rrex.vhdl
    Info (12022): Found design unit 1: rrex-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl Line: 26
    Info (12023): Found entity 1: rrex File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file exmem.vhdl
    Info (12022): Found design unit 1: exmem-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl Line: 23
    Info (12023): Found entity 1: exmem File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file memwb.vhdl
    Info (12022): Found design unit 1: memwb-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/memwb.vhdl Line: 20
    Info (12023): Found entity 1: memwb File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/memwb.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhdl
    Info (12022): Found design unit 1: datapath-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 20
    Info (12023): Found entity 1: datapath File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file alu2.vhd
    Info (12022): Found design unit 1: alu2-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 25
    Info (12023): Found entity 1: alu2 File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file contorller.vhdl
    Info (12022): Found design unit 1: controller-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 35
    Info (12023): Found entity 1: controller File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file cz.vhdl
    Info (12022): Found design unit 1: cz-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/cz.vhdl Line: 21
    Info (12023): Found entity 1: cz File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/cz.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file complimentor.vhdl
    Info (12022): Found design unit 1: complimentor-beh File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/complimentor.vhdl Line: 20
    Info (12023): Found entity 1: complimentor File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/complimentor.vhdl Line: 10
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:add_instance" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 30
Warning (10036): Verilog HDL or VHDL warning at datapath.vhdl(248): object "converterout" assigned a value but never read File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 248
Info (12128): Elaborating entity "pc" for hierarchy "datapath:add_instance|pc:pc1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 257
Warning (10492): VHDL Process Statement warning at pc.vhdl(55): signal "pc1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/pc.vhdl Line: 55
Info (12128): Elaborating entity "imem" for hierarchy "datapath:add_instance|imem:imem1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 258
Info (12128): Elaborating entity "adder1" for hierarchy "datapath:add_instance|adder1:adder11" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 259
Warning (10540): VHDL Signal Declaration warning at adder1.vhdl(19): used explicit default value for signal "disp" because signal was never assigned a value File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/adder1.vhdl Line: 19
Warning (10492): VHDL Process Statement warning at adder1.vhdl(48): signal "disp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/adder1.vhdl Line: 48
Info (12128): Elaborating entity "converter" for hierarchy "datapath:add_instance|converter:converter1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 260
Warning (10492): VHDL Process Statement warning at converter.vhdl(151): signal "inst11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl Line: 151
Warning (10492): VHDL Process Statement warning at converter.vhdl(152): signal "check11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl Line: 152
Warning (10492): VHDL Process Statement warning at converter.vhdl(153): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl Line: 153
Warning (10492): VHDL Process Statement warning at converter.vhdl(154): signal "imm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl Line: 154
Warning (10492): VHDL Process Statement warning at converter.vhdl(155): signal "addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/converter.vhdl Line: 155
Info (12128): Elaborating entity "ifid" for hierarchy "datapath:add_instance|ifid:ifid1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 261
Warning (10492): VHDL Process Statement warning at ifid.vhdl(62): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/ifid.vhdl Line: 62
Info (12128): Elaborating entity "SE7" for hierarchy "datapath:add_instance|SE7:se71" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 262
Warning (10540): VHDL Signal Declaration warning at SE7.vhd(14): used explicit default value for signal "ones" because signal was never assigned a value File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/SE7.vhd Line: 14
Warning (10492): VHDL Process Statement warning at SE7.vhd(27): signal "ones" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/SE7.vhd Line: 27
Info (12128): Elaborating entity "SE10" for hierarchy "datapath:add_instance|SE10:se101" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 263
Warning (10540): VHDL Signal Declaration warning at SE10.vhd(14): used explicit default value for signal "ones" because signal was never assigned a value File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/SE10.vhd Line: 14
Warning (10492): VHDL Process Statement warning at SE10.vhd(27): signal "ones" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/SE10.vhd Line: 27
Info (12128): Elaborating entity "idrr" for hierarchy "datapath:add_instance|idrr:idrr1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 264
Warning (10492): VHDL Process Statement warning at idrr.vhdl(57): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/idrr.vhdl Line: 57
Info (12128): Elaborating entity "registerfiles" for hierarchy "datapath:add_instance|registerfiles:registerfiles1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 265
Warning (10631): VHDL Process Statement warning at registerfiles.vhdl(59): inferring latch(es) for signal or variable "RegisterF", which holds its previous value in one or more paths through the process File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][0]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][1]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][2]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][3]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][4]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][5]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][6]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][7]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][8]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][9]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][10]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][11]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][12]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][13]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][14]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[1][15]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][0]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][1]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][2]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][3]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][4]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][5]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][6]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][7]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][8]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][9]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][10]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][11]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][12]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][13]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][14]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[2][15]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][0]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][1]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][2]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][3]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][4]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][5]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][6]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][7]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][8]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][9]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][10]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][11]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][12]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][13]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][14]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[3][15]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][0]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][1]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][2]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][3]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][4]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][5]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][6]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][7]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][8]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][9]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][10]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][11]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][12]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][13]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][14]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[4][15]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][0]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][1]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][2]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][3]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][4]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][5]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][6]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][7]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][8]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][9]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][10]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][11]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][12]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][13]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][14]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[5][15]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][0]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][1]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][2]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][3]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][4]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][5]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][6]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][7]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][8]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][9]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][10]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][11]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][12]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][13]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][14]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[6][15]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][0]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][1]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][2]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][3]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][4]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][5]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][6]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][7]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][8]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][9]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][10]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][11]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][12]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][13]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][14]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (10041): Inferred latch for "RegisterF[7][15]" at registerfiles.vhdl(59) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (12128): Elaborating entity "rrex" for hierarchy "datapath:add_instance|rrex:rrex1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 266
Warning (10492): VHDL Process Statement warning at rrex.vhdl(76): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/rrex.vhdl Line: 76
Info (12128): Elaborating entity "alu2" for hierarchy "datapath:add_instance|alu2:alu21" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 267
Warning (10492): VHDL Process Statement warning at alu2.vhd(135): signal "dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 135
Warning (10492): VHDL Process Statement warning at alu2.vhd(135): signal "dis0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 135
Warning (10492): VHDL Process Statement warning at alu2.vhd(145): signal "carry1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 145
Warning (10492): VHDL Process Statement warning at alu2.vhd(146): signal "carry1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 146
Warning (10492): VHDL Process Statement warning at alu2.vhd(147): signal "carry1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 147
Warning (10631): VHDL Process Statement warning at alu2.vhd(131): inferring latch(es) for signal or variable "alu2c1", which holds its previous value in one or more paths through the process File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (10631): VHDL Process Statement warning at alu2.vhd(131): inferring latch(es) for signal or variable "carry1", which holds its previous value in one or more paths through the process File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (10631): VHDL Process Statement warning at alu2.vhd(131): inferring latch(es) for signal or variable "zero1", which holds its previous value in one or more paths through the process File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "zero1" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "carry1" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[0]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[1]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[2]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[3]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[4]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[5]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[6]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[7]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[8]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[9]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[10]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[11]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[12]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[13]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[14]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (10041): Inferred latch for "alu2c1[15]" at alu2.vhd(131) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Info (12128): Elaborating entity "controller" for hierarchy "datapath:add_instance|controller:controller1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 268
Warning (10492): VHDL Process Statement warning at contorller.vhdl(116): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 116
Warning (10492): VHDL Process Statement warning at contorller.vhdl(117): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 117
Warning (10492): VHDL Process Statement warning at contorller.vhdl(129): signal "wr11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 129
Warning (10492): VHDL Process Statement warning at contorller.vhdl(130): signal "wr21" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 130
Warning (10492): VHDL Process Statement warning at contorller.vhdl(135): signal "wr11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 135
Warning (10492): VHDL Process Statement warning at contorller.vhdl(136): signal "wr21" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 136
Warning (10492): VHDL Process Statement warning at contorller.vhdl(154): signal "wr11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 154
Warning (10492): VHDL Process Statement warning at contorller.vhdl(155): signal "wr21" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 155
Warning (10492): VHDL Process Statement warning at contorller.vhdl(160): signal "wr11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 160
Warning (10492): VHDL Process Statement warning at contorller.vhdl(161): signal "wr21" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 161
Warning (10492): VHDL Process Statement warning at contorller.vhdl(169): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 169
Warning (10492): VHDL Process Statement warning at contorller.vhdl(170): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 170
Warning (10492): VHDL Process Statement warning at contorller.vhdl(171): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 171
Warning (10492): VHDL Process Statement warning at contorller.vhdl(172): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 172
Warning (10492): VHDL Process Statement warning at contorller.vhdl(177): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 177
Warning (10492): VHDL Process Statement warning at contorller.vhdl(178): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 178
Warning (10492): VHDL Process Statement warning at contorller.vhdl(179): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 179
Warning (10492): VHDL Process Statement warning at contorller.vhdl(180): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 180
Warning (10492): VHDL Process Statement warning at contorller.vhdl(206): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 206
Warning (10492): VHDL Process Statement warning at contorller.vhdl(207): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 207
Warning (10492): VHDL Process Statement warning at contorller.vhdl(213): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 213
Warning (10492): VHDL Process Statement warning at contorller.vhdl(214): signal "datadep1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/contorller.vhdl Line: 214
Info (12128): Elaborating entity "exmem" for hierarchy "datapath:add_instance|exmem:exmem1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 269
Warning (10492): VHDL Process Statement warning at exmem.vhdl(57): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl Line: 57
Warning (10631): VHDL Process Statement warning at exmem.vhdl(29): inferring latch(es) for signal or variable "reg", which holds its previous value in one or more paths through the process File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl Line: 29
Info (10041): Inferred latch for "reg[42]" at exmem.vhdl(29) File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/exmem.vhdl Line: 29
Info (12128): Elaborating entity "dmem" for hierarchy "datapath:add_instance|dmem:dmem1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 270
Info (12128): Elaborating entity "memwb" for hierarchy "datapath:add_instance|memwb:memwb1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 271
Warning (10492): VHDL Process Statement warning at memwb.vhdl(48): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/memwb.vhdl Line: 48
Info (12128): Elaborating entity "cz" for hierarchy "datapath:add_instance|cz:cz1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 272
Warning (10492): VHDL Process Statement warning at cz.vhdl(32): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/cz.vhdl Line: 32
Warning (10492): VHDL Process Statement warning at cz.vhdl(46): signal "carry1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/cz.vhdl Line: 46
Warning (10492): VHDL Process Statement warning at cz.vhdl(47): signal "zero1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/cz.vhdl Line: 47
Info (12128): Elaborating entity "complimentor" for hierarchy "datapath:add_instance|complimentor:complimentor1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/datapath.vhdl Line: 273
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "datapath:add_instance|imem:imem1|instr" is uninferred due to asynchronous read logic File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/imem.vhdl Line: 20
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[0]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[1]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[2]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[3]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[4]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[5]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[6]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[7]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[8]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[9]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[10]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[11]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[12]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[13]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[14]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|alu2c1[15]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|carry1" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|alu2:alu21|zero1" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/alu2.vhd Line: 131
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][0]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][1]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][2]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][3]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][4]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][5]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][6]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][7]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][8]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][9]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][10]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][11]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][12]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][13]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][14]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Warning (14025): LATCH primitive "datapath:add_instance|registerfiles:registerfiles1|RegisterF[1][15]" is permanently disabled File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/registerfiles.vhdl Line: 59
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:add_instance|dmem:dmem1|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "datapath:add_instance|ifid:ifid1|reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 16
Info (12130): Elaborated megafunction instantiation "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6p61.tdf
    Info (12023): Found entity 1: altsyncram_6p61 File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0"
Info (12133): Instantiated megafunction "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_cgl.tdf
    Info (12023): Found entity 1: shift_taps_cgl File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/shift_taps_cgl.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nj51.tdf
    Info (12023): Found entity 1: altsyncram_nj51 File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oed.tdf
    Info (12023): Found entity 1: add_sub_oed File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/add_sub_oed.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf
    Info (12023): Found entity 1: cntr_s3f File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/cntr_s3f.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf
    Info (12023): Found entity 1: cmpr_erb File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/cmpr_erb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjg.tdf
    Info (12023): Found entity 1: cntr_fjg File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/cntr_fjg.tdf Line: 26
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a0" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 42
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 72
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a2" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 102
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a3" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 132
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a4" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 162
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a5" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 192
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a6" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 222
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a7" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 252
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a8" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 282
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a9" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 312
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a10" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 342
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a11" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 372
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a12" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 402
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a13" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 432
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a14" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 462
        Warning (14320): Synthesized away node "datapath:add_instance|ifid:ifid1|altshift_taps:reg_rtl_0|shift_taps_cgl:auto_generated|altsyncram_nj51:altsyncram4|ram_block7a15" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_nj51.tdf Line: 492
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a0" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 36
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a1" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 57
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a2" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 78
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a3" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 99
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a4" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 120
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a5" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 141
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a6" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 162
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a7" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 183
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a8" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 204
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a9" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 225
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a10" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 246
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a11" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 267
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a12" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 288
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a13" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 309
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a14" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 330
        Warning (14320): Synthesized away node "datapath:add_instance|dmem:dmem1|altsyncram:data_rtl_0|altsyncram_6p61:auto_generated|ram_block1a15" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/db/altsyncram_6p61.tdf Line: 351
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "output_vector[0]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[1]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[2]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[3]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[4]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[5]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[6]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[7]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[8]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[9]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[10]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[11]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[12]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[13]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[14]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[15]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[16]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[17]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[18]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[19]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[20]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[21]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[22]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[23]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[24]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[25]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[26]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[27]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[28]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[29]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[30]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[31]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[32]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[33]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[34]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[35]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[36]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[37]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[38]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[39]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[40]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[41]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[42]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[43]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[44]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[45]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[46]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[47]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
    Warning (13410): Pin "output_vector[48]" is stuck at GND File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 10
Info (17049): 114 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "input_vector[1]" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 9
    Warning (15610): No output dependent on input pin "input_vector[0]" File: C:/EE337_lab_stuff/EE309 endsem stuff/EE309_project/Quartus_code_and_simulation/Project/DUT.vhdl Line: 9
Info (21057): Implemented 51 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 49 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 175 warnings
    Info: Peak virtual memory: 4807 megabytes
    Info: Processing ended: Thu Jun 01 09:04:39 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:13


