
*** Running vivado
    with args -log EES_335_ab_coder_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EES_335_ab_coder_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source EES_335_ab_coder_0_0.tcl -notrace
Command: synth_design -top EES_335_ab_coder_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 395.703 ; gain = 101.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'EES_335_ab_coder_0_0' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ab_coder_0_0/synth/EES_335_ab_coder_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ab_coder_v1_0' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/hdl/ab_coder_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ab_coder_v1_0_S00_AXI' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/hdl/ab_coder_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/hdl/ab_coder_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/hdl/ab_coder_v1_0_S00_AXI.v:373]
INFO: [Synth 8-638] synthesizing module 'speed_getting' [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/src/speed_getting.v:23]
	Parameter IDLE bound to: 4'b0000 
	Parameter Counting bound to: 4'b0001 
	Parameter Save bound to: 4'b0010 
	Parameter Clear bound to: 4'b0011 
	Parameter TimeOut bound to: 4'b0100 
WARNING: [Synth 8-6014] Unused sequential element phBDelayed_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/src/speed_getting.v:53]
INFO: [Synth 8-256] done synthesizing module 'speed_getting' (1#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/src/speed_getting.v:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/hdl/ab_coder_v1_0_S00_AXI.v:224]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/hdl/ab_coder_v1_0_S00_AXI.v:225]
INFO: [Synth 8-256] done synthesizing module 'ab_coder_v1_0_S00_AXI' (2#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/hdl/ab_coder_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'ab_coder_v1_0' (3#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/hdl/ab_coder_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'EES_335_ab_coder_0_0' (4#1) [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_ab_coder_0_0/synth/EES_335_ab_coder_0_0.v:57]
WARNING: [Synth 8-3331] design ab_coder_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ab_coder_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ab_coder_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ab_coder_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ab_coder_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ab_coder_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 447.914 ; gain = 153.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 447.914 ; gain = 153.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 770.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 770.125 ; gain = 476.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 770.125 ; gain = 476.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 770.125 ; gain = 476.195
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'FSM_reg' in module 'speed_getting'
INFO: [Synth 8-5544] ROM "lock" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Time_Counter_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/src/speed_getting.v:80]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                Counting |                              001 |                             0001
                 TimeOut |                              010 |                             0100
                    Save |                              011 |                             0010
                   Clear |                              100 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_reg' using encoding 'sequential' in module 'speed_getting'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 770.125 ; gain = 476.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module speed_getting 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
+---Registers : 
	               31 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module ab_coder_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/Time_Counter_reg was removed.  [c:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.srcs/sources_1/bd/EES_335/ipshared/7b95/src/speed_getting.v:80]
WARNING: [Synth 8-3331] design EES_335_ab_coder_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design EES_335_ab_coder_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design EES_335_ab_coder_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design EES_335_ab_coder_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design EES_335_ab_coder_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design EES_335_ab_coder_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/TimeR1_reg[29]' (FDCE) to 'inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/TimeR1_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/TimeR1_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/ab_coder_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/ab_coder_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ab_coder_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ab_coder_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/ab_coder_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ab_coder_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/TimeR1_reg[30]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/TimeR2_reg[30]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/TimeR2_reg[29]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/TimeR3_reg[30]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/TimeR3_reg[29]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/TimeR4_reg[30]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/TimeR4_reg[29]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/Sum1_reg[30]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/speed_getting_inst/Sum0_reg[30]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module EES_335_ab_coder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ab_coder_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module EES_335_ab_coder_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 770.125 ; gain = 476.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 776.102 ; gain = 482.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 776.625 ; gain = 482.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 798.320 ; gain = 504.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 798.320 ; gain = 504.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 798.320 ; gain = 504.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 798.320 ; gain = 504.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 798.320 ; gain = 504.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 798.320 ; gain = 504.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 798.320 ; gain = 504.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |     1|
|3     |LUT2   |   206|
|4     |LUT3   |    35|
|5     |LUT4   |    22|
|6     |LUT5   |    32|
|7     |LUT6   |     9|
|8     |FDCE   |   241|
|9     |FDRE   |   108|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   687|
|2     |  inst                         |ab_coder_v1_0         |   687|
|3     |    ab_coder_v1_0_S00_AXI_inst |ab_coder_v1_0_S00_AXI |   687|
|4     |      speed_getting_inst       |speed_getting         |   529|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 798.320 ; gain = 504.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 798.320 ; gain = 182.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 798.320 ; gain = 504.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 798.918 ; gain = 516.461
INFO: [Common 17-1381] The checkpoint 'C:/Users/yang/Desktop/EES335_SD0/EES335/EES_335/EES_335.runs/EES_335_ab_coder_0_0_synth_1/EES_335_ab_coder_0_0.dcp' has been generated.
