# # File gsaved with Nlview version 6.3.8  2013-12-19 bk=1.2992 VDI=34 GEI=35
# 
preplace inst DE10_Standard_QSYS.pll_0 -pg 1 -lvl 3 -y 150
preplace inst DE10_Standard_QSYS.lutForward_0 -pg 1 -lvl 3 -y 390
preplace inst DE10_Standard_QSYS.jtag_uart -pg 1 -lvl 2 -y 330
preplace inst DE10_Standard_QSYS.copyBlock_0 -pg 1 -lvl 3 -y 310
preplace inst DE10_Standard_QSYS.nios2_gen2_0.clock_bridge -pg 1
preplace inst DE10_Standard_QSYS.nios2_gen2_0.reset_bridge -pg 1
preplace inst DE10_Standard_QSYS.buildAddress_0 -pg 1 -lvl 3 -y 230
preplace inst DE10_Standard_QSYS -pg 1 -lvl 1 -y 40 -regy -20
preplace inst DE10_Standard_QSYS.sdram -pg 1 -lvl 2 -y 150
preplace inst DE10_Standard_QSYS.ELE8307_VGA_0 -pg 1 -lvl 4 -y 230
preplace inst DE10_Standard_QSYS.onchip_memory2 -pg 1 -lvl 2 -y 730
preplace inst DE10_Standard_QSYS.sysid_qsys -pg 1 -lvl 2 -y 250
preplace inst DE10_Standard_QSYS.pll -pg 1 -lvl 2 -y 30
preplace inst DE10_Standard_QSYS.clk_50 -pg 1 -lvl 1 -y 50
preplace inst DE10_Standard_QSYS.nios2_gen2_0 -pg 1 -lvl 1 -y 600
preplace inst DE10_Standard_QSYS.key -pg 1 -lvl 2 -y 610
preplace inst DE10_Standard_QSYS.timestamp_timer -pg 1 -lvl 5 -y 170
preplace inst DE10_Standard_QSYS.timer -pg 1 -lvl 2 -y 510
preplace inst DE10_Standard_QSYS.nios2_gen2_0.cpu -pg 1
preplace netloc EXPORT<net_container>DE10_Standard_QSYS</net_container>(SLAVE)clk_50.clk_in_reset,(SLAVE)DE10_Standard_QSYS.reset) 1 0 1 NJ
preplace netloc EXPORT<net_container>DE10_Standard_QSYS</net_container>(SLAVE)key.external_connection,(SLAVE)DE10_Standard_QSYS.key_external_connection) 1 0 2 NJ 560 NJ
preplace netloc INTERCONNECT<net_container>DE10_Standard_QSYS</net_container>(SLAVE)nios2_gen2_0.debug_mem_slave,(SLAVE)timestamp_timer.s1,(MASTER)lutForward_0.avalon_master,(SLAVE)jtag_uart.avalon_jtag_slave,(SLAVE)sdram.s1,(MASTER)nios2_gen2_0.data_master,(SLAVE)timer.s1,(MASTER)nios2_gen2_0.instruction_master,(SLAVE)ELE8307_VGA_0.avalon_slave,(MASTER)ELE8307_VGA_0.avalon_master,(SLAVE)onchip_memory2.s1,(MASTER)copyBlock_0.avalon_master,(SLAVE)key.s1,(MASTER)buildAddress_0.avalon_master,(SLAVE)sysid_qsys.control_slave) 1 0 5 200 760 580 480 NJ 500 1320 220 1590
preplace netloc EXPORT<net_container>DE10_Standard_QSYS</net_container>(SLAVE)DE10_Standard_QSYS.clk,(SLAVE)clk_50.clk_in) 1 0 1 NJ
preplace netloc INTERCONNECT<net_container>DE10_Standard_QSYS</net_container>(SLAVE)timer.reset,(SLAVE)pll_0.reset,(SLAVE)ELE8307_VGA_0.av_reset,(SLAVE)buildAddress_0.reset,(MASTER)nios2_gen2_0.debug_reset_request,(MASTER)clk_50.clk_reset,(SLAVE)timestamp_timer.reset,(SLAVE)nios2_gen2_0.reset,(SLAVE)copyBlock_0.reset,(SLAVE)sdram.reset,(SLAVE)sysid_qsys.reset,(SLAVE)onchip_memory2.reset1,(SLAVE)key.reset,(SLAVE)pll.reset,(SLAVE)jtag_uart.reset,(SLAVE)lutForward_0.reset) 1 0 5 220 780 620 140 930 140 1340 200 NJ
preplace netloc FAN_OUT<net_container>DE10_Standard_QSYS</net_container>(MASTER)nios2_gen2_0.irq,(SLAVE)key.irq,(SLAVE)timer.irq,(SLAVE)timestamp_timer.irq,(SLAVE)jtag_uart.irq) 1 1 4 680 460 NJ 480 NJ 480 1630
preplace netloc POINT_TO_POINT<net_container>DE10_Standard_QSYS</net_container>(MASTER)pll_0.outclk0,(SLAVE)ELE8307_VGA_0.clock_25) 1 3 1 1280
preplace netloc FAN_OUT<net_container>DE10_Standard_QSYS</net_container>(SLAVE)lutForward_0.nios_custom_instruction_slave,(SLAVE)buildAddress_0.nios_custom_instruction_slave,(SLAVE)copyBlock_0.nios_custom_instruction_slave,(MASTER)nios2_gen2_0.custom_instruction_master) 1 1 2 NJ 500 890
preplace netloc EXPORT<net_container>DE10_Standard_QSYS</net_container>(SLAVE)DE10_Standard_QSYS.vga_output,(SLAVE)ELE8307_VGA_0.conduit_end) 1 0 4 NJ 120 NJ 120 NJ 120 NJ
preplace netloc EXPORT<net_container>DE10_Standard_QSYS</net_container>(SLAVE)pll.locked,(SLAVE)DE10_Standard_QSYS.pll_locked) 1 0 2 NJ 40 NJ
preplace netloc POINT_TO_POINT<net_container>DE10_Standard_QSYS</net_container>(MASTER)clk_50.clk,(SLAVE)pll.refclk) 1 1 1 N
preplace netloc EXPORT<net_container>DE10_Standard_QSYS</net_container>(MASTER)pll.outclk1,(MASTER)DE10_Standard_QSYS.clk_sdram) 1 2 4 NJ 60 NJ 60 NJ 60 NJ
preplace netloc FAN_OUT<net_container>DE10_Standard_QSYS</net_container>(MASTER)pll.outclk0,(SLAVE)sysid_qsys.clk,(SLAVE)key.clk,(SLAVE)onchip_memory2.clk1,(SLAVE)sdram.clk,(SLAVE)jtag_uart.clk,(SLAVE)copyBlock_0.clock,(SLAVE)nios2_gen2_0.clk,(SLAVE)lutForward_0.clock,(SLAVE)pll_0.refclk,(SLAVE)buildAddress_0.clock,(SLAVE)timer.clk,(SLAVE)ELE8307_VGA_0.av_clock,(SLAVE)timestamp_timer.clk) 1 0 5 180 740 660 440 870 40 1360 180 NJ
preplace netloc EXPORT<net_container>DE10_Standard_QSYS</net_container>(SLAVE)DE10_Standard_QSYS.sdram_wire,(SLAVE)sdram.wire) 1 0 2 NJ 220 NJ
levelinfo -pg 1 0 150 1880
levelinfo -hier DE10_Standard_QSYS 160 340 720 980 1390 1680 1790
