
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.640910                       # Number of seconds simulated
sim_ticks                                2640909915500                       # Number of ticks simulated
final_tick                               2640909915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 231227                       # Simulator instruction rate (inst/s)
host_op_rate                                   231227                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6264460272                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732004                       # Number of bytes of host memory used
host_seconds                                   421.57                       # Real time elapsed on the host
sim_insts                                    97478251                       # Number of instructions simulated
sim_ops                                      97478251                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       106863104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       309528320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          416395520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    106863104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     106863104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54915456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54915456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           834868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2418190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3253090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        429027                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             429027                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           40464502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          117205179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157671232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      40464502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40464502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20794142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20794142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20794142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          40464502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         117205179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            178465374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3253090                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     429027                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6506180                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   858054                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              413576512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2819008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54659456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               416395520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54915456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  44047                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3980                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            478854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            310852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            317124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            348966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            314104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            367420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            370140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            261239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            419519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            652413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           426349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           483204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           352902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           415918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           470164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           472965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             38641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            50278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            50439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            60914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           132283                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        10                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5567                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2640909902500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6506180                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               858054                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3231618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3230447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      6                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  43351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  48279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  49079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  49344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  49490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  49553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11474                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1199600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    390.324135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   273.243092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.733851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22696      1.89%      1.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       510307     42.54%     44.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       223367     18.62%     63.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        93514      7.80%     70.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        50221      4.19%     75.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        39467      3.29%     78.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28728      2.39%     80.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21773      1.82%     82.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       209527     17.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1199600                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     126.453065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4571.848930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        51102    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51103                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.712404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.651580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.888575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         50036     97.91%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           656      1.28%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           269      0.53%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            91      0.18%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            28      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            13      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51103                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 124545152046                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            245710145796                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32310665000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19273.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38023.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       156.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    157.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5461922                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  654652                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     717225.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3228151080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1715780220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             19768510860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1757375640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32870947200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          42669730890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1183093440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    121528088610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     15616970400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     537856019160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           778198145370                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            294.670462                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2544248715000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1038646750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   13915942000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2237069041000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  40669331000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   81706611750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 266510343000                       # Time in different power states
system.mem_ctrls_1.actEnergy               5337085740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2836701780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             26371118760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2700786240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         32706223680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          48973576350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1138276800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    120406199790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11709105120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     537358875360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           789540618000                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            298.965373                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2530540966750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    858886750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   13843850000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2236000342500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  30492575500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   95666212000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 264048048750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17013985                       # DTB read hits
system.cpu.dtb.read_misses                      12434                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   817021                       # DTB read accesses
system.cpu.dtb.write_hits                     8896759                       # DTB write hits
system.cpu.dtb.write_misses                      1307                       # DTB write misses
system.cpu.dtb.write_acv                          169                       # DTB write access violations
system.cpu.dtb.write_accesses                  324494                       # DTB write accesses
system.cpu.dtb.data_hits                     25910744                       # DTB hits
system.cpu.dtb.data_misses                      13741                       # DTB misses
system.cpu.dtb.data_acv                           267                       # DTB access violations
system.cpu.dtb.data_accesses                  1141515                       # DTB accesses
system.cpu.itb.fetch_hits                     5687424                       # ITB hits
system.cpu.itb.fetch_misses                      6040                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5693464                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14140                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7070                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     310512917.256011                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    451906081.811266                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7070    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        99000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7070                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    445583590500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2195326325000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5281819831                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7070                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4479      2.07%      2.07% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.10% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                198969     91.81%     93.91% # number of callpals executed
system.cpu.kern.callpal::rdps                    6150      2.84%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rti                     6234      2.88%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 216723                       # number of callpals executed
system.cpu.kern.inst.hwrei                     239524                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6920                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1968                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2299                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2026                      
system.cpu.kern.mode_good::user                  1968                      
system.cpu.kern.mode_good::idle                    58                      
system.cpu.kern.mode_switch_good::kernel     0.292775                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.025228                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.362206                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       354925681000     13.44%     13.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          10396122000      0.39%     13.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2275585847500     86.17%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4480                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    83061     39.94%     39.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     40.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2633      1.27%     41.26% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  122143     58.74%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               207954                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81524     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2633      1.59%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81524     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165798                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2488118170000     94.21%     94.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               238341500      0.01%     94.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1750531000      0.07%     94.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            150800610000      5.71%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2640907652500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981496                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.667447                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.797282                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                    97478251                       # Number of instructions committed
system.cpu.committedOps                      97478251                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              94469834                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 424375                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2921750                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     12575945                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     94469834                       # number of integer instructions
system.cpu.num_fp_insts                        424375                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           129813201                       # number of times the integer registers were read
system.cpu.num_int_register_writes           71792130                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               176828                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              179793                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      25969510                       # number of memory refs
system.cpu.num_load_insts                    17055203                       # Number of load instructions
system.cpu.num_store_insts                    8914307                       # Number of store instructions
system.cpu.num_idle_cycles               4390652649.998338                       # Number of idle cycles
system.cpu.num_busy_cycles               891167181.001662                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.168724                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.831276                       # Percentage of idle cycles
system.cpu.Branches                          16115248                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1595350      1.64%      1.64% # Class of executed instruction
system.cpu.op_class::IntAlu                  67995549     69.74%     71.38% # Class of executed instruction
system.cpu.op_class::IntMult                   187032      0.19%     71.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                  117364      0.12%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4179      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::MemRead                 17357891     17.80%     89.50% # Class of executed instruction
system.cpu.op_class::MemWrite                 8840944      9.07%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead              154992      0.16%     98.73% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             147840      0.15%     98.88% # Class of executed instruction
system.cpu.op_class::IprAccess                1091118      1.12%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97492259                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2815699                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.996957                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23110039                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2815699                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.207567                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          79751500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.996957                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         832636051                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        832636051                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14211855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14211855                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8308494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8308494                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       279719                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       279719                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       315978                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       315978                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22520349                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22520349                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22520349                       # number of overall hits
system.cpu.dcache.overall_hits::total        22520349                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2506812                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2506812                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       271712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       271712                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        37312                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        37312                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2778524                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2778524                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2778524                       # number of overall misses
system.cpu.dcache.overall_misses::total       2778524                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 203559041500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 203559041500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22895255500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22895255500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2679427500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2679427500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 226454297000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 226454297000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 226454297000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 226454297000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16718667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16718667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8580206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8580206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       317031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       317031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315978                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315978                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25298873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25298873                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25298873                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25298873                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.149941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.149941                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031667                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.117692                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.117692                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109828                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109828                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109828                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109828                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81202.356419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81202.356419                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84262.953053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84262.953053                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 71811.414558                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71811.414558                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81501.652316                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81501.652316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81501.652316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81501.652316                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       548618                       # number of writebacks
system.cpu.dcache.writebacks::total            548618                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2506812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2506812                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       271712                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       271712                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        37312                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        37312                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2778524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2778524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2778524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2778524                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10411                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10411                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17384                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17384                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 201052229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 201052229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22623543500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22623543500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2642115500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2642115500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 223675773000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 223675773000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 223675773000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 223675773000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1561241000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1561241000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1561241000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1561241000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.149941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.149941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.117692                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.117692                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.109828                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109828                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.109828                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109828                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80202.356419                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80202.356419                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83262.953053                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83262.953053                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 70811.414558                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70811.414558                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80501.652316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80501.652316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80501.652316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80501.652316                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 223898.035279                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223898.035279                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89809.077312                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89809.077312                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1650571                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.996175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95839081                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1650571                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.064198                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         884305500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.996175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196635317                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196635317                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     95841463                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        95841463                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      95841463                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         95841463                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     95841463                       # number of overall hits
system.cpu.icache.overall_hits::total        95841463                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1650797                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1650797                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1650797                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1650797                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1650797                       # number of overall misses
system.cpu.icache.overall_misses::total       1650797                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  91449470500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  91449470500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  91449470500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  91449470500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  91449470500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  91449470500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97492260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97492260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97492260                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97492260                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97492260                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97492260                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.016933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016933                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.016933                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016933                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.016933                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016933                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55397.163007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55397.163007                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55397.163007                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55397.163007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55397.163007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55397.163007                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1650571                       # number of writebacks
system.cpu.icache.writebacks::total           1650571                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1650797                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1650797                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1650797                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1650797                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1650797                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1650797                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  89798673500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  89798673500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  89798673500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  89798673500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  89798673500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  89798673500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016933                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016933                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016933                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016933                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54397.163007                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54397.163007                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54397.163007                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54397.163007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54397.163007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54397.163007                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7151                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32635                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32635                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5922                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47522                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2897458                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6376500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               648500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                23000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                23500                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               22500                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               21500                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              200000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            17139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1899000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5382000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               85500                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           208484853                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24357000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22804000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22394                       # number of replacements
system.iocache.tags.tagsinuse                0.168402                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22394                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2585318300000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.168402                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.021050                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.021050                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               201618                       # Number of tag accesses
system.iocache.tags.data_accesses              201618                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          178                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              178                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        22224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22224                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        22402                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22402                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        22402                       # number of overall misses
system.iocache.overall_misses::total            22402                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     27571380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     27571380                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   2792161473                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2792161473                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   2819732853                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2819732853                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   2819732853                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2819732853                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            178                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        22402                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22402                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        22402                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22402                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 154895.393258                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 154895.393258                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 125637.215308                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 125637.215308                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125869.692572                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125869.692572                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125869.692572                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125869.692572                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2521                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   35                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    72.028571                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22216                       # number of writebacks
system.iocache.writebacks::total                22216                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          178                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        22224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        22402                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22402                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        22402                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22402                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     18671380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18671380                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1680683271                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1680683271                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   1699354651                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1699354651                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   1699354651                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1699354651                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 104895.393258                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 104895.393258                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 75624.697219                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75624.697219                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 75857.273949                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 75857.273949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 75857.273949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 75857.273949                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   3512753                       # number of replacements
system.l2.tags.tagsinuse                   511.982774                       # Cycle average of tags in use
system.l2.tags.total_refs                     5228331                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3512753                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.488386                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 141566000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       46.265949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        235.012413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        230.704413                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.090363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.459009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.450595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999966                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39239473                       # Number of tag accesses
system.l2.tags.data_accesses                 39239473                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       548618                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           548618                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1649814                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1649814                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              32575                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32575                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          815917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             815917                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         365002                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            365002                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                815917                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                397577                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1213494                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               815917                       # number of overall hits
system.l2.overall_hits::cpu.data               397577                       # number of overall hits
system.l2.overall_hits::total                 1213494                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           239128                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              239128                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        834868                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           834868                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2179122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2179122                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              834868                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2418250                       # number of demand (read+write) misses
system.l2.demand_misses::total                3253118                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             834868                       # number of overall misses
system.l2.overall_misses::cpu.data            2418250                       # number of overall misses
system.l2.overall_misses::total               3253118                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21863861500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21863861500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  78686238000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  78686238000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 195943798500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 195943798500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   78686238000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  217807660000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     296493898000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  78686238000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 217807660000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    296493898000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       548618                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       548618                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1649814                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1649814                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         271703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            271703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1650785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1650785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2544124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2544124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1650785                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2815827                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4466612                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1650785                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2815827                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4466612                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.880108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.880108                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.505740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.505740                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.856531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856531                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.505740                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.858806                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.728319                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.505740                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.858806                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.728319                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91431.624486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91431.624486                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 94249.914957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94249.914957                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89918.691335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89918.691335                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 94249.914957                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90068.297322                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91141.451985                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 94249.914957                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90068.297322                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91141.451985                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               406811                       # number of writebacks
system.l2.writebacks::total                    406811                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       186736                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        186736                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       239128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         239128                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       834868                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       834868                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2179122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2179122                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         834868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2418250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3253118                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        834868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2418250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3253118                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10411                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10411                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17384                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17384                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19472581500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19472581500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  70337558000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  70337558000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 174152578500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 174152578500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  70337558000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 193625160000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 263962718000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  70337558000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 193625160000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 263962718000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1465993500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1465993500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1465993500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1465993500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.880108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.880108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.505740                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.505740                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.856531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.856531                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.505740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.858806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.728319                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.505740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.858806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.728319                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81431.624486                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81431.624486                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 84249.914957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84249.914957                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79918.691335                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79918.691335                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 84249.914957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80068.297322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81141.451985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 84249.914957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80068.297322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81141.451985                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 210238.563029                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210238.563029                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84330.044869                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84330.044869                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       6555784                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3280534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          203                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6973                       # Transaction distribution
system.membus.trans_dist::ReadResp            3021141                       # Transaction distribution
system.membus.trans_dist::WriteReq              10411                       # Transaction distribution
system.membus.trans_dist::WriteResp             10411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       429027                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2845660                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq            239125                       # Transaction distribution
system.membus.trans_dist::ReadExResp           239125                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3014168                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22224                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9758469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9793237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9838065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        47522                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    468463232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    468510754                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               471358498                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              203                       # Total snoops (count)
system.membus.snoopTraffic                      25984                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3292914                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000062                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007851                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3292711     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     203      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3292914                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31821500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10066696488                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1695808                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        30447654016                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      8932903                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4466355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1934                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         447905                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       447741                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          164                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6973                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4202040                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10411                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       955429                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1650571                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5373023                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           271703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          271703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1650797                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2544270                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4952153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8482285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13434438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    422573568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    430715170                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              853288738                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3513057                       # Total snoops (count)
system.tol2bus.snoopTraffic                  52092032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7996916                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056272                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.230536                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7547076     94.37%     94.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 449676      5.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    164      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7996916                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8878727000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           413903                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4126992500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7051750500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2640909915500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007086                       # Number of seconds simulated
sim_ticks                                  7085768000                       # Number of ticks simulated
final_tick                               2647995683500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               13597152                       # Simulator instruction rate (inst/s)
host_op_rate                                 13597125                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              971062759                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733028                       # Number of bytes of host memory used
host_seconds                                     7.30                       # Real time elapsed on the host
sim_insts                                    99216968                       # Number of instructions simulated
sim_ops                                      99216968                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2398848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2904576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5303424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2398848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2398848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2083072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2083072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            22692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               41433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16274                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16274                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          338544530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          409916893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             748461423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     338544530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        338544530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       293979707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            293979707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       293979707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         338544530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         409916893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1042441130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       41433                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16274                       # Number of write requests accepted
system.mem_ctrls.readBursts                     82866                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5253888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   49536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2081984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5303424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2083072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    774                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2332                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1527                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7085768000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 82866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32548                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   41037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3218                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.983561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   223.467736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.959188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          444      1.83%      1.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12522     51.72%     53.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4741     19.58%     73.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1944      8.03%     81.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1096      4.53%     85.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          653      2.70%     88.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          417      1.72%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          291      1.20%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2102      8.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24210                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.853632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.232105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.882057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            604     32.26%     32.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           382     20.41%     52.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           237     12.66%     65.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           183      9.78%     75.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           144      7.69%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            75      4.01%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           60      3.21%     90.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           42      2.24%     92.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           37      1.98%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           33      1.76%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           26      1.39%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           15      0.80%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           10      0.53%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            5      0.27%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.11%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.21%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.05%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            3      0.16%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.05%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            2      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            2      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1872                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.384286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.197625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.874254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1242     66.38%     66.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              152      8.12%     74.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              171      9.14%     83.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               60      3.21%     86.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      1.55%     88.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               41      2.19%     90.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               30      1.60%     92.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               39      2.08%     94.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               24      1.28%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               25      1.34%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      1.07%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               12      0.64%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.27%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.27%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                6      0.32%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.05%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.11%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                4      0.21%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1871                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2004439000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3543664000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  410460000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24416.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43166.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       741.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       293.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    748.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    293.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    63243                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27170                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.50                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     122788.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 68929560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 36633135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               235891320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               85775040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         552561360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            725053110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             16697280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2051160390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       261509760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         79898040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4114126245                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            580.618254                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5452012500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     15552250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     233896000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    273043750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    681005750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1384307250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4497963000                       # Time in different power states
system.mem_ctrls_1.actEnergy                103929840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 55243815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               350245560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               84010680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         551332080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            818414550                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             16635840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2134737210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       150862560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         47129700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4312580175                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            608.625653                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5247420000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     14085250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     233280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    173275000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    392849750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1590982750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4681295250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       327600                       # DTB read hits
system.cpu.dtb.read_misses                       1499                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    75836                       # DTB read accesses
system.cpu.dtb.write_hits                      259148                       # DTB write hits
system.cpu.dtb.write_misses                       267                       # DTB write misses
system.cpu.dtb.write_acv                           44                       # DTB write access violations
system.cpu.dtb.write_accesses                   39369                       # DTB write accesses
system.cpu.dtb.data_hits                       586748                       # DTB hits
system.cpu.dtb.data_misses                       1766                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                   115205                       # DTB accesses
system.cpu.itb.fetch_hits                      426695                       # ITB hits
system.cpu.itb.fetch_misses                       833                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  427528                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286038.776774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7049768000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     36000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         14171536                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   233      5.31%      5.31% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.32%      5.63% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3555     80.98%     86.61% # number of callpals executed
system.cpu.kern.callpal::rdps                     101      2.30%     88.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.05%     88.95% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.05%     89.00% # number of callpals executed
system.cpu.kern.callpal::rti                      373      8.50%     97.49% # number of callpals executed
system.cpu.kern.callpal::callsys                   76      1.73%     99.23% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.27%     99.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                  21      0.48%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4390                       # number of callpals executed
system.cpu.kern.inst.hwrei                       7090                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               606                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 339                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 339                      
system.cpu.kern.mode_good::user                   339                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.559406                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.717460                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5939644500     83.82%     83.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1146441500     16.18%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      233                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1667     42.09%     42.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.66%     42.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.18%     42.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2261     57.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3961                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1664     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.77%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.21%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1664     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3361                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5371621500     75.81%     75.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                47378500      0.67%     76.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10730000      0.15%     76.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1656356000     23.37%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7086086000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998200                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.735958                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.848523                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                     1738717                       # Number of instructions committed
system.cpu.committedOps                       1738717                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1673617                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   5813                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       54469                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       176319                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1673617                       # number of integer instructions
system.cpu.num_fp_insts                          5813                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2305613                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1216395                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3426                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3326                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                        591488                       # number of memory refs
system.cpu.num_load_insts                      331322                       # Number of load instructions
system.cpu.num_store_insts                     260166                       # Number of store instructions
system.cpu.num_idle_cycles               71999.999990                       # Number of idle cycles
system.cpu.num_busy_cycles               14099536.000010                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.994919                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.005081                       # Percentage of idle cycles
system.cpu.Branches                            246364                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 30188      1.73%      1.73% # Class of executed instruction
system.cpu.op_class::IntAlu                   1058143     60.79%     62.53% # Class of executed instruction
system.cpu.op_class::IntMult                     2237      0.13%     62.66% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.66% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1640      0.09%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                      11      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                     254      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::MemRead                   341132     19.60%     82.37% # Class of executed instruction
system.cpu.op_class::MemWrite                  259196     14.89%     97.26% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2030      0.12%     97.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1878      0.11%     97.48% # Class of executed instruction
system.cpu.op_class::IprAccess                  43842      2.52%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1740551                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             31008                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              563215                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31136                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.088868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18853632                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18853632                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       301173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          301173                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       244550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         244550                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5396                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5396                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6079                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6079                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        545723                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           545723                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       545723                       # number of overall hits
system.cpu.dcache.overall_hits::total          545723                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21795                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21795                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8389                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          825                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          825                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        30184                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30184                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        30184                       # number of overall misses
system.cpu.dcache.overall_misses::total         30184                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1593556000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1593556000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    707740500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    707740500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     54709500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     54709500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2301296500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2301296500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2301296500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2301296500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       322968                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       322968                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       252939                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       252939                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6079                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6079                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       575907                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       575907                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       575907                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       575907                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.067483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067483                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.033166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033166                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.132615                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.132615                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.052411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052411                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.052411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052411                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 73115.668731                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73115.668731                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84365.299797                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84365.299797                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 66314.545455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66314.545455                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 76242.264113                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76242.264113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 76242.264113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76242.264113                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        14499                       # number of writebacks
system.cpu.dcache.writebacks::total             14499                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        21795                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21795                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8389                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8389                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          825                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          825                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30184                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30184                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        30184                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30184                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1571761000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1571761000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    699351500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    699351500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     53884500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     53884500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2271112500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2271112500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2271112500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2271112500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    137370500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    137370500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    137370500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    137370500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.067483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.132615                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.132615                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.052411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052411                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.052411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052411                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 72115.668731                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72115.668731                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83365.299797                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83365.299797                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 65314.545455                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65314.545455                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75242.264113                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75242.264113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75242.264113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75242.264113                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 225197.540984                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225197.540984                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 127905.493482                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 127905.493482                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             41117                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.998495                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1701813                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41181                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.325199                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.998495                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3522222                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3522222                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1699431                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1699431                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1699431                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1699431                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1699431                       # number of overall hits
system.cpu.icache.overall_hits::total         1699431                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        41120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41120                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        41120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        41120                       # number of overall misses
system.cpu.icache.overall_misses::total         41120                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2153851500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2153851500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2153851500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2153851500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2153851500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2153851500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1740551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1740551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1740551                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1740551                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1740551                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1740551                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.023625                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023625                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.023625                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023625                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.023625                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023625                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52379.657101                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52379.657101                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52379.657101                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52379.657101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52379.657101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52379.657101                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        41117                       # number of writebacks
system.cpu.icache.writebacks::total             41117                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        41120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41120                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        41120                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41120                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        41120                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41120                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2112731500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2112731500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2112731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2112731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2112731500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2112731500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.023625                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023625                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.023625                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023625                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.023625                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023625                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51379.657101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51379.657101                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51379.657101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51379.657101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51379.657101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51379.657101                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  87                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   724992                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         90                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  637                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 637                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6128                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6128                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1735                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   726943                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               102000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               86000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              909500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              664500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            53080816                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.7                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1684000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             5718000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 5691                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 5699                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                51219                       # Number of tag accesses
system.iocache.tags.data_accesses               51219                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide           27                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               27                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         5664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         5664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         5691                       # number of demand (read+write) misses
system.iocache.demand_misses::total              5691                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         5691                       # number of overall misses
system.iocache.overall_misses::total             5691                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3235985                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3235985                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    714814831                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    714814831                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    718050816                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    718050816                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    718050816                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    718050816                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           27                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             27                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         5691                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            5691                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         5691                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           5691                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119851.296296                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119851.296296                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 126203.183439                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 126203.183439                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 126173.047970                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 126173.047970                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 126173.047970                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 126173.047970                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           927                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          103                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            5664                       # number of writebacks
system.iocache.writebacks::total                 5664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           27                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide         5664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         5664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide         5691                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         5691                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide         5691                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         5691                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1885985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1885985                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide    431555997                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    431555997                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide    433441982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    433441982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide    433441982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    433441982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 69851.296296                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69851.296296                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 76192.796081                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 76192.796081                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 76162.709893                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 76162.709893                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 76162.709893                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 76162.709893                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     46798                       # number of replacements
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                       96490                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47310                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.039527                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       47.185423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        203.971988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        260.842589                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.092159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.398383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.509458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    622974                       # Number of tag accesses
system.l2.tags.data_accesses                   622974                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        14499                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14499                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        41014                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            41014                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                917                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   917                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           22379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22379                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           7399                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7399                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 22379                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  8316                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30695                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                22379                       # number of overall hits
system.l2.overall_hits::cpu.data                 8316                       # number of overall hits
system.l2.overall_hits::total                   30695                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             7471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7471                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18741                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18741                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        15221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15221                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18741                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               22692                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41433                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18741                       # number of overall misses
system.l2.overall_misses::cpu.data              22692                       # number of overall misses
system.l2.overall_misses::total                 41433                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    676962500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     676962500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1814186000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1814186000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1511369500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1511369500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1814186000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2188332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4002518000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1814186000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2188332000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4002518000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        14499                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14499                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        41014                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        41014                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        41120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          41120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        22620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             41120                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             31008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72128                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            41120                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            31008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72128                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.890677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.890677                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.455764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.455764                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.672900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.672900                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.455764                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.731811                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.574437                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.455764                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.731811                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.574437                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 90612.033195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90612.033195                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96803.052132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96803.052132                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99295.020038                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99295.020038                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96803.052132                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96436.277102                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96602.177009                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96803.052132                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96436.277102                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96602.177009                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                10610                       # number of writebacks
system.l2.writebacks::total                     10610                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         3976                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3976                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7471                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18741                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18741                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        15221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15221                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          22692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             41433                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         22692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41433                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    602252500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    602252500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1626776000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1626776000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1359159500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1359159500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1626776000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1961412000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3588188000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1626776000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1961412000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3588188000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    129031500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    129031500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    129031500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    129031500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.890677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.890677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.455764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.455764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.672900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.672900                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.455764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.731811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.574437                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.455764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.731811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.574437                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 80612.033195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80612.033195                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86803.052132                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86803.052132                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89295.020038                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89295.020038                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86803.052132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86436.277102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86602.177009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86803.052132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86436.277102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86602.177009                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 211527.049180                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211527.049180                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 120141.061453                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 120141.061453                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         95748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        48649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 610                       # Transaction distribution
system.membus.trans_dist::ReadResp              34599                       # Transaction distribution
system.membus.trans_dist::WriteReq                464                       # Transaction distribution
system.membus.trans_dist::WriteResp               464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16274                       # Transaction distribution
system.membus.trans_dist::CleanEvict            30823                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7471                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7471                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33989                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       124272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       126420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 137802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1735                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6661504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6663239                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7388231                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoopTraffic                       3456                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48198                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000560                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023662                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48171     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               48198                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1783000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           228044681                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             256015                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          391689250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       144254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        72132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          293                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           9508                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         9453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           55                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             64377                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               464                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25109                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        41117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           52697                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8388                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8388                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         41120                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22647                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       123357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        95201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                218558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10526336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5830087                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16356423                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46852                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1361536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           120028                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082123                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.276216                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 110226     91.83%     91.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9747      8.12%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     55      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             120028                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          184128000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            74985                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         102800000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          78362500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   7085768000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
