<BaliSimProject version="1.3" path="sim" stage="0" language="-1" name="tb_ram" simType="ModelSim">
    <Source worklib="work" path="source/char_ram.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="rom/tb_rom_8x4096_tmpl.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="tb"/>
</BaliSimProject>
