alisemi/fpga-projects
amiq-consulting/amiq_apb
ARC-Lab-UF/sv-tutorial
chipsalliance/Surelog
chipsalliance/systemverilog-plugin
cluelogic/cluelib
davemuscle/sigma_delta_converters
dpretet/axi-crossbar
dshekhalev/FEC
facebookresearch/veripy
fcayci/sv-digital-design
hanysalah/Design-Pattern-in-SV
harpreetbhatia/sv_practice
hedgeberg/VerilogCommon
JeffDeCola/my-verilog-examples
johan92/verilog-coding-style
luuvish/system-verilog-patterns
mchong6/MNIST-classifier-in-SystemVerilog
medalotte/SystemVerilog-UART
muneeb-mbytes/SystemVerilog_Course
Poofjunior/HardwareModules
pulp-platform/common_cells
pulp-platform/common_verification
sgherbst/svreal
sifferman/labs-with-cva6
sjinzh/awesome-fpga-list
snbk001/100DaysofRTL
suisuisi/basic_systemverilog
Suntrakanesh/System-Verilog-bootcamp
swetland/gateware
tenthousandfailures/systemverilog-design-patterns
VerificationExcellence/SystemVerilogAssertions
VerificationExcellence/SystemVerilogReference