m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/us1/github/MPSoC-UVM/MPSoC-RV/sim/verilog/regression/msim
varb_rr
Z1 DXx6 sv_std 3 std 0 22 ;edk3;YfCLjCm[Hd=`UGQ2
Z2 !s110 1587585950
!i10b 1
!s100 FJ^VZ_hJX1Jj@RQiC51c_0
IJ^9o0kY9YB^Uz3UjzbTWa2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 arb_rr_sv_unit
S1
R0
Z4 w1587421788
8../../../../rtl/verilog/pkg/arbiter/arb_rr.sv
F../../../../rtl/verilog/pkg/arbiter/arb_rr.sv
Z5 L0 44
Z6 OV;L;10.6d;65
r1
!s85 0
31
Z7 !s108 1587585950.000000
!s107 ../../../../dma/rtl/verilog/ahb3/pkg/mpsoc_dma_pkg.sv|../../../../bench/verilog/riscv_mpsoc2d_testbench.sv|../../../../bench/verilog/monitor/trace_monitor.sv|../../../../bench/verilog/monitor/r3_checker.v|../../../../bench/verilog/glip/glip_tcp_toplevel.sv|../../../../rtl/verilog/soc/riscv_tile.sv|../../../../rtl/verilog/soc/spram/ahb32sram.sv|../../../../rtl/verilog/soc/spram/ahb3_sram_sp.sv|../../../../rtl/verilog/soc/spram/sram_sp.sv|../../../../rtl/verilog/soc/spram/sram_sp_impl_plain.sv|../../../../rtl/verilog/soc/interconnection/mux/ahb3_mux.sv|../../../../rtl/verilog/soc/interconnection/decode/ahb3_decode.sv|../../../../rtl/verilog/soc/interconnection/bus/ahb3_bus_b3.sv|../../../../rtl/verilog/soc/bootrom/bootrom.v|../../../../rtl/verilog/soc/adapter/networkadapter_ct.sv|../../../../rtl/verilog/soc/adapter/networkadapter_conf.sv|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_top.v|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_rnd.v|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_muldiv.v|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_i2f.v|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_f2i.v|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_cmp.v|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_addsub.v|../../../../pu/rtl/verilog/core/mriscv.v|../../../../pu/rtl/verilog/core/mriscv-sprs.v|../../../../pu/rtl/verilog/core/mriscv-defines.v|../../../../pu/rtl/verilog/core/mriscv_ahb3_mux_espresso.v|../../../../pu/rtl/verilog/core/mriscv_ahb3_mux_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_true_dpram_sclk.v|../../../../pu/rtl/verilog/core/mriscv_ticktimer.v|../../../../pu/rtl/verilog/core/mriscv_store_buffer.v|../../../../pu/rtl/verilog/core/mriscv_simple_dpram_sclk.v|../../../../pu/rtl/verilog/core/mriscv_rf_espresso.v|../../../../pu/rtl/verilog/core/mriscv_rf_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_pic.v|../../../../pu/rtl/verilog/core/mriscv_pcu.v|../../../../pu/rtl/verilog/core/mriscv_lsu_espresso.v|../../../../pu/rtl/verilog/core/mriscv_lsu_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_immu.v|../../../../pu/rtl/verilog/core/mriscv_icache.v|../../../../pu/rtl/verilog/core/mriscv_fetch_tcm_prontoespresso.v|../../../../pu/rtl/verilog/core/mriscv_fetch_prontoespresso.v|../../../../pu/rtl/verilog/core/mriscv_fetch_espresso.v|../../../../pu/rtl/verilog/core/mriscv_fetch_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_execute_ctrl_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_execute_alu.v|../../../../pu/rtl/verilog/core/mriscv_dmmu.v|../../../../pu/rtl/verilog/core/mriscv_decode.v|../../../../pu/rtl/verilog/core/mriscv_decode_execute_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_dcache.v|../../../../pu/rtl/verilog/core/mriscv_ctrl_prontoespresso.v|../../../../pu/rtl/verilog/core/mriscv_ctrl_espresso.v|../../../../pu/rtl/verilog/core/mriscv_ctrl_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_cpu.v|../../../../pu/rtl/verilog/core/mriscv_cpu_prontoespresso.v|../../../../pu/rtl/verilog/core/mriscv_cpu_espresso.v|../../../../pu/rtl/verilog/core/mriscv_cpu_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_cfgrs.v|../../../../pu/rtl/verilog/core/mriscv_cache_lru.v|../../../../pu/rtl/verilog/core/mriscv_bus_if_ahb332.v|../../../../pu/rtl/verilog/core/mriscv_branch_predictor_simple.v|../../../../pu/rtl/verilog/core/mriscv_branch_predictor_saturation_counter.v|../../../../pu/rtl/verilog/core/mriscv_branch_predictor_gshare.v|../../../../pu/rtl/verilog/core/mriscv_branch_prediction.v|../../../../pu/rtl/verilog/core/module/mriscv_module.sv|../../../../noc/rtl/verilog/topology/noc_mesh2d.sv|../../../../noc/rtl/verilog/router/noc_router_output.sv|../../../../noc/rtl/verilog/router/noc_router_lookup_slice.sv|../../../../noc/rtl/verilog/router/noc_router_lookup.sv|../../../../noc/rtl/verilog/router/noc_router_input.sv|../../../../noc/rtl/verilog/router/noc_router.sv|../../../../noc/rtl/verilog/core/noc_vchannel_mux.sv|../../../../noc/rtl/verilog/core/noc_mux.sv|../../../../noc/rtl/verilog/core/noc_demux.sv|../../../../noc/rtl/verilog/core/noc_buffer.sv|../../../../rtl/verilog/mpsoc/riscv_mpsoc2d.sv|../../../../mpi/rtl/verilog/ahb3/ahb3/mpi_ahb3.sv|../../../../mpi/rtl/verilog/ahb3/core/mpi_buffer_endpoint.sv|../../../../mpi/rtl/verilog/ahb3/core/mpi_buffer.sv|../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_top.sv|../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_target.sv|../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_interface.sv|../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.sv|../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv|../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator.sv|../../../../dma/rtl/verilog/ahb3/core/mpsoc_dma_request_table.sv|../../../../dma/rtl/verilog/ahb3/core/mpsoc_dma_packet_buffer.sv|../../../../dma/rtl/verilog/ahb3/core/mpsoc_dma_initiator_nocreq.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv|../../../../dbg/rtl/verilog/soc/interconnect/debug_ring.sv|../../../../dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv|../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_ahb3.sv|../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv|../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv|../../../../dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv|../../../../dbg/rtl/verilog/soc/modules/stm/riscv/mriscv/osd_stm_mriscv.sv|../../../../dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv|../../../../dbg/rtl/verilog/soc/modules/scm/osd_scm.sv|../../../../dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv|../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv|../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv|../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv|../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv|../../../../dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv|../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/osd_mam_ahb3.sv|../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/osd_mam_ahb3_if.sv|../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/mam_ahb3_adapter.sv|../../../../dbg/rtl/verilog/soc/modules/him/osd_him.sv|../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv|../../../../dbg/rtl/verilog/soc/modules/ctm/riscv/mriscv/osd_ctm_mriscv.sv|../../../../dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv|../../../../dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv|../../../../dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv|../../../../dbg/rtl/verilog/soc/debug_interface.sv|../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv|../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv|../../../../bench/verilog/glip/glip_channel.sv|../../../../dbg/rtl/verilog/soc/interfaces/riscv/mriscv_trace_exec.sv|../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv|../../../../rtl/verilog/pkg/config/optimsoc_config.sv|../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv|../../../../rtl/verilog/pkg/arbiter/arb_rr.sv|
Z8 !s90 -sv|-f|mpsoc4d.vc|
!i113 1
o-sv
Z9 !s92 -sv +incdir+../../../../pu/rtl/verilog/core +incdir+../../../../rtl/verilog/soc/bootrom +incdir+../../../../bench/cpp/verilator/inc +incdir+../../../../bench/cpp/glip +incdir+../../../../dma/rtl/verilog/ahb3/pkg
Z10 tCvgOpt 0
vdebug_interface
R1
Z11 DXx4 work 11 dii_package 0 22 gMm2Y`Ll_g]okde]U06ii0
R2
!i10b 1
!s100 3lnaLQ2m:lZPEz9A[jSXe2
I<d<?@MD?VF^IQ`>nc`]N<2
R3
!s105 debug_interface_sv_unit
S1
R0
Z12 w1587421833
8../../../../dbg/rtl/verilog/soc/debug_interface.sv
F../../../../dbg/rtl/verilog/soc/debug_interface.sv
L0 32
R6
r1
!s85 0
31
R7
Z13 !s107 ../../../../dma/rtl/verilog/ahb3/pkg/mpsoc_dma_pkg.sv|../../../../bench/verilog/riscv_mpsoc2d_testbench.sv|../../../../bench/verilog/monitor/trace_monitor.sv|../../../../bench/verilog/monitor/r3_checker.v|../../../../bench/verilog/glip/glip_tcp_toplevel.sv|../../../../rtl/verilog/soc/riscv_tile.sv|../../../../rtl/verilog/soc/spram/ahb32sram.sv|../../../../rtl/verilog/soc/spram/ahb3_sram_sp.sv|../../../../rtl/verilog/soc/spram/sram_sp.sv|../../../../rtl/verilog/soc/spram/sram_sp_impl_plain.sv|../../../../rtl/verilog/soc/interconnection/mux/ahb3_mux.sv|../../../../rtl/verilog/soc/interconnection/decode/ahb3_decode.sv|../../../../rtl/verilog/soc/interconnection/bus/ahb3_bus_b3.sv|../../../../rtl/verilog/soc/bootrom/bootrom.v|../../../../rtl/verilog/soc/adapter/networkadapter_ct.sv|../../../../rtl/verilog/soc/adapter/networkadapter_conf.sv|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_top.v|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_rnd.v|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_muldiv.v|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_i2f.v|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_f2i.v|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_cmp.v|../../../../pu/rtl/verilog/core/pfpu32/pfpu32_addsub.v|../../../../pu/rtl/verilog/core/mriscv.v|../../../../pu/rtl/verilog/core/mriscv-sprs.v|../../../../pu/rtl/verilog/core/mriscv-defines.v|../../../../pu/rtl/verilog/core/mriscv_ahb3_mux_espresso.v|../../../../pu/rtl/verilog/core/mriscv_ahb3_mux_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_true_dpram_sclk.v|../../../../pu/rtl/verilog/core/mriscv_ticktimer.v|../../../../pu/rtl/verilog/core/mriscv_store_buffer.v|../../../../pu/rtl/verilog/core/mriscv_simple_dpram_sclk.v|../../../../pu/rtl/verilog/core/mriscv_rf_espresso.v|../../../../pu/rtl/verilog/core/mriscv_rf_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_pic.v|../../../../pu/rtl/verilog/core/mriscv_pcu.v|../../../../pu/rtl/verilog/core/mriscv_lsu_espresso.v|../../../../pu/rtl/verilog/core/mriscv_lsu_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_immu.v|../../../../pu/rtl/verilog/core/mriscv_icache.v|../../../../pu/rtl/verilog/core/mriscv_fetch_tcm_prontoespresso.v|../../../../pu/rtl/verilog/core/mriscv_fetch_prontoespresso.v|../../../../pu/rtl/verilog/core/mriscv_fetch_espresso.v|../../../../pu/rtl/verilog/core/mriscv_fetch_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_execute_ctrl_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_execute_alu.v|../../../../pu/rtl/verilog/core/mriscv_dmmu.v|../../../../pu/rtl/verilog/core/mriscv_decode.v|../../../../pu/rtl/verilog/core/mriscv_decode_execute_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_dcache.v|../../../../pu/rtl/verilog/core/mriscv_ctrl_prontoespresso.v|../../../../pu/rtl/verilog/core/mriscv_ctrl_espresso.v|../../../../pu/rtl/verilog/core/mriscv_ctrl_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_cpu.v|../../../../pu/rtl/verilog/core/mriscv_cpu_prontoespresso.v|../../../../pu/rtl/verilog/core/mriscv_cpu_espresso.v|../../../../pu/rtl/verilog/core/mriscv_cpu_cappuccino.v|../../../../pu/rtl/verilog/core/mriscv_cfgrs.v|../../../../pu/rtl/verilog/core/mriscv_cache_lru.v|../../../../pu/rtl/verilog/core/mriscv_bus_if_ahb332.v|../../../../pu/rtl/verilog/core/mriscv_branch_predictor_simple.v|../../../../pu/rtl/verilog/core/mriscv_branch_predictor_saturation_counter.v|../../../../pu/rtl/verilog/core/mriscv_branch_predictor_gshare.v|../../../../pu/rtl/verilog/core/mriscv_branch_prediction.v|../../../../pu/rtl/verilog/core/module/mriscv_module.sv|../../../../noc/rtl/verilog/topology/noc_mesh2d.sv|../../../../noc/rtl/verilog/router/noc_router_output.sv|../../../../noc/rtl/verilog/router/noc_router_lookup_slice.sv|../../../../noc/rtl/verilog/router/noc_router_lookup.sv|../../../../noc/rtl/verilog/router/noc_router_input.sv|../../../../noc/rtl/verilog/router/noc_router.sv|../../../../noc/rtl/verilog/core/noc_vchannel_mux.sv|../../../../noc/rtl/verilog/core/noc_mux.sv|../../../../noc/rtl/verilog/core/noc_demux.sv|../../../../noc/rtl/verilog/core/noc_buffer.sv|../../../../rtl/verilog/mpsoc/riscv_mpsoc2d.sv|../../../../mpi/rtl/verilog/ahb3/ahb3/mpi_ahb3.sv|../../../../mpi/rtl/verilog/ahb3/core/mpi_buffer_endpoint.sv|../../../../mpi/rtl/verilog/ahb3/core/mpi_buffer.sv|../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_top.sv|../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_target.sv|../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_interface.sv|../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.sv|../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv|../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator.sv|../../../../dma/rtl/verilog/ahb3/core/mpsoc_dma_request_table.sv|../../../../dma/rtl/verilog/ahb3/core/mpsoc_dma_packet_buffer.sv|../../../../dma/rtl/verilog/ahb3/core/mpsoc_dma_initiator_nocreq.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv|../../../../dbg/rtl/verilog/soc/interconnect/debug_ring.sv|../../../../dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv|../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_ahb3.sv|../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv|../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv|../../../../dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv|../../../../dbg/rtl/verilog/soc/modules/stm/riscv/mriscv/osd_stm_mriscv.sv|../../../../dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv|../../../../dbg/rtl/verilog/soc/modules/scm/osd_scm.sv|../../../../dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv|../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv|../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv|../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv|../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv|../../../../dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv|../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/osd_mam_ahb3.sv|../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/osd_mam_ahb3_if.sv|../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/mam_ahb3_adapter.sv|../../../../dbg/rtl/verilog/soc/modules/him/osd_him.sv|../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv|../../../../dbg/rtl/verilog/soc/modules/ctm/riscv/mriscv/osd_ctm_mriscv.sv|../../../../dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv|../../../../dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv|../../../../dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv|../../../../dbg/rtl/verilog/soc/debug_interface.sv|../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv|../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv|../../../../bench/verilog/glip/glip_channel.sv|../../../../dbg/rtl/verilog/soc/interfaces/riscv/mriscv_trace_exec.sv|../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv|../../../../rtl/verilog/pkg/config/optimsoc_config.sv|../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv|../../../../rtl/verilog/pkg/arbiter/arb_rr.sv|
R8
!i113 1
o-sv
R9
R10
vdebug_ring
R1
R2
!i10b 1
!s100 OA46VICNZU7gD>PKfCV[h3
I^A4Pg7czID0D3k86ND[Z93
R3
Z14 !s105 osd_mam_ahb3_sv_unit
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/interconnect/debug_ring.sv
F../../../../dbg/rtl/verilog/soc/interconnect/debug_ring.sv
Z15 L0 20
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vdebug_ring_expand
R1
R2
!i10b 1
!s100 @IgaEYjZ>bK^HV25a=WfU0
IOR3gh5T[md7CI@_C5SF@71
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
F../../../../dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
R15
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vdii_buffer
R1
R11
DXx4 work 18 dii_buffer_sv_unit 0 22 M0gHHoY0GO:Q]LF146XeN2
R3
r1
!s85 0
31
!i10b 1
!s100 WOCX4?WK<`0QiFA[2LP2=2
I>c3YiMeOz?eVj>E_>FR:o3
!s105 dii_buffer_sv_unit
S1
R0
R12
Z16 8../../../../dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
Z17 F../../../../dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
L0 21
R6
R7
R13
R8
!i113 1
o-sv
R9
R10
Xdii_buffer_sv_unit
R1
R11
VM0gHHoY0GO:Q]LF146XeN2
r1
!s85 0
31
!i10b 1
!s100 1bGZ3z<d]igSiG`aA<b242
IM0gHHoY0GO:Q]LF146XeN2
!i103 1
S1
R0
R12
R16
R17
Z18 L0 18
R6
R7
R13
R8
!i113 1
o-sv
R9
R10
Ydii_channel_flat
R1
R2
!i10b 1
!s100 1kW^In;R^L7jC3XnJZVob0
IDR_DIkDUM71`mO=U`i?nm3
R3
!s105 dii_channel_flat_sv_unit
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
F../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
R18
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
Xdii_package
R1
R2
!i10b 1
!s100 eR9`_:XBR;Dda8Vkfdnn<2
IgMm2Y`Ll_g]okde]U06ii0
VgMm2Y`Ll_g]okde]U06ii0
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
F../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
R18
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
Yglip_channel
R1
R2
!i10b 1
!s100 cIFfm6iT2;c2K?WnjC8zD0
IMM]ZaO`5gBm1X]Bc66h=20
R3
!s105 glip_channel_sv_unit
S1
R0
R4
8../../../../bench/verilog/glip/glip_channel.sv
F../../../../bench/verilog/glip/glip_channel.sv
Z19 L0 29
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmam_ahb3_adapter
R1
Z20 DXx4 work 18 optimsoc_functions 0 22 aOWOEZk3P`mk3cmg5m43<0
R2
!i10b 1
!s100 n[j3e:3goVIz;7e8K0jiE1
IQdQcP`m9jS;HD>6^TaY[g0
R3
!s105 mam_ahb3_adapter_sv_unit
S1
R0
Z21 w1587570272
8../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/mam_ahb3_adapter.sv
F../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/mam_ahb3_adapter.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpi_ahb3
R1
R2
!i10b 1
!s100 TnhkU1Q20Kj@0?TFM6X8=3
I`n?3G1P_H:K<FoShb0io51
R3
R14
S1
R0
R12
8../../../../mpi/rtl/verilog/ahb3/ahb3/mpi_ahb3.sv
F../../../../mpi/rtl/verilog/ahb3/ahb3/mpi_ahb3.sv
Z22 L0 43
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpi_buffer
R1
R2
!i10b 1
!s100 GokYYO?eJSge4?JeXiNE:1
I;gJ;^Di0F60KO3OfF1F=a0
R3
R14
S1
R0
R12
8../../../../mpi/rtl/verilog/ahb3/core/mpi_buffer.sv
F../../../../mpi/rtl/verilog/ahb3/core/mpi_buffer.sv
R22
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpi_buffer_endpoint
R1
R2
!i10b 1
!s100 ii4Q[nmLhXc:GTZcO49ma2
IBjoHeNa78jBZlM5GE3flQ1
R3
R14
S1
R0
R12
8../../../../mpi/rtl/verilog/ahb3/core/mpi_buffer_endpoint.sv
F../../../../mpi/rtl/verilog/ahb3/core/mpi_buffer_endpoint.sv
R22
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_ahb3_initiator
R1
R2
!i10b 1
!s100 <MDMmnd1L0lQgSV3i9Dd>1
Ig:Q^:`T?J_EieF9m=l>070
R3
R14
S1
R0
R12
8../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator.sv
F../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator.sv
Z23 L0 45
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_ahb3_initiator_nocres
R1
R2
!i10b 1
!s100 82zgciF1SKHm8U:VY@:H`3
I^ZO5DUmB7S7lFgQL?V]z12
R3
R14
S1
R0
R12
8../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv
F../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv
R23
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_ahb3_initiator_req
R1
R2
!i10b 1
!s100 h@^jNgG7DL_TVnmOUF;7g0
IF3730?nRD53c[gUH`[z=@2
R3
R14
S1
R0
R12
8../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.sv
F../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.sv
R23
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_ahb3_interface
R1
R2
!i10b 1
!s100 ?0oDFjHi3ND<BgIlC72Xi0
IAPnYdZjFfbe=J2NSN<GIc3
R3
R14
S1
R0
R12
8../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_interface.sv
F../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_interface.sv
R23
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_ahb3_target
R1
R2
!i10b 1
!s100 4=FQlQ:=YFW8Eo1>QS<;k1
IC?i5BB_^TS3OC?AU`IJWG2
R3
R14
S1
R0
R12
8../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_target.sv
F../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_target.sv
R23
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_ahb3_top
R1
R2
!i10b 1
!s100 cll>UNhB0L?8gUAlgd[^f0
IR36d]jJ6U@HPQ74ThKboL3
R3
R14
S1
R0
R12
8../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_top.sv
F../../../../dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_top.sv
R23
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_initiator_nocreq
R1
R2
!i10b 1
!s100 PaAkDz;ZiL:@_Nd`TodBz3
IMd`j[S_8`TSOeMEUE0MFa2
R3
R14
S1
R0
R12
8../../../../dma/rtl/verilog/ahb3/core/mpsoc_dma_initiator_nocreq.sv
F../../../../dma/rtl/verilog/ahb3/core/mpsoc_dma_initiator_nocreq.sv
R23
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_packet_buffer
R1
R2
!i10b 1
!s100 nIT]TF7iGXMVg2]<[^3Rz3
I^n4AaDzzC_?DaHGEV?o_X2
R3
R14
S1
R0
R12
8../../../../dma/rtl/verilog/ahb3/core/mpsoc_dma_packet_buffer.sv
F../../../../dma/rtl/verilog/ahb3/core/mpsoc_dma_packet_buffer.sv
Z24 L0 46
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_request_table
R1
R2
!i10b 1
!s100 W=BlNFG3HX6T7`nfUYFUL2
IU:@:JX9a[dW44bfX<cJ]X1
R3
R14
S1
R0
R12
8../../../../dma/rtl/verilog/ahb3/core/mpsoc_dma_request_table.sv
F../../../../dma/rtl/verilog/ahb3/core/mpsoc_dma_request_table.sv
R24
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_buffer
R1
R2
!i10b 1
!s100 h_J^@Z>J`]HVL9Mg]>O[_2
I`LTOPF3VBLhk=M`S=1gKn0
R3
R14
S1
R0
R12
8../../../../noc/rtl/verilog/core/noc_buffer.sv
F../../../../noc/rtl/verilog/core/noc_buffer.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_demux
R1
R2
!i10b 1
!s100 1O>NTMKgh^_`TD0CQDi682
I8iSmf[EThnYO=daOEZH]52
R3
R14
S1
R0
R12
8../../../../noc/rtl/verilog/core/noc_demux.sv
F../../../../noc/rtl/verilog/core/noc_demux.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_mesh2d
R1
R2
!i10b 1
!s100 dWXkcW]JITDX0;K[YhmlM2
I`4?0KSRK25V;:facR3@NB2
R3
R14
S1
R0
R12
8../../../../noc/rtl/verilog/topology/noc_mesh2d.sv
F../../../../noc/rtl/verilog/topology/noc_mesh2d.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_mux
R1
R2
!i10b 1
!s100 ngXo2J`z8oR=kIDd>F=z>1
I:aCVA5[1e0OH9nb>h>]Ck0
R3
R14
S1
R0
R12
8../../../../noc/rtl/verilog/core/noc_mux.sv
F../../../../noc/rtl/verilog/core/noc_mux.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_router
R1
R2
!i10b 1
!s100 `;Q=[;5AIdHJ5<<fSJ^kn3
IM>>aHJ^G5c1<X[]KdigER2
R3
R14
S1
R0
R12
8../../../../noc/rtl/verilog/router/noc_router.sv
F../../../../noc/rtl/verilog/router/noc_router.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_router_input
R1
R2
!i10b 1
!s100 S5oe8<Tkje2BGY[EbGN3A2
I96mGOCHNcEX<m:OLnG]B?3
R3
R14
S1
R0
R12
8../../../../noc/rtl/verilog/router/noc_router_input.sv
F../../../../noc/rtl/verilog/router/noc_router_input.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_router_lookup
R1
R2
!i10b 1
!s100 WZVVSUZRY6]ITl1U0BYK70
Ifmhi7<2TNShI>lDYmjPkK3
R3
R14
S1
R0
R12
8../../../../noc/rtl/verilog/router/noc_router_lookup.sv
F../../../../noc/rtl/verilog/router/noc_router_lookup.sv
L0 35
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_router_lookup_slice
R1
R2
!i10b 1
!s100 :2X66hGKTOMb?bIL>magX3
ITD[zXBMP6Idz^P<7OZcfJ3
R3
R14
S1
R0
R12
8../../../../noc/rtl/verilog/router/noc_router_lookup_slice.sv
F../../../../noc/rtl/verilog/router/noc_router_lookup_slice.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_router_output
R1
R2
!i10b 1
!s100 kj>059CWSnfgMKV9_V<o_0
IQKb_O2zbaEOiC1DY@DSNW0
R3
R14
S1
R0
R12
8../../../../noc/rtl/verilog/router/noc_router_output.sv
F../../../../noc/rtl/verilog/router/noc_router_output.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_vchannel_mux
R1
R2
!i10b 1
!s100 6O6HWhTXFQPi3O47J?[=B3
I9f;XLYVjj]^JCiDgdXSeY3
R3
R14
S1
R0
R12
8../../../../noc/rtl/verilog/core/noc_vchannel_mux.sv
F../../../../noc/rtl/verilog/core/noc_vchannel_mux.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
Xopensocdebug
R1
R2
!i10b 1
!s100 :z6>0G0o;N>NhH6AG5ZWe3
Iam8DK=8IT?N2J^3jS4;cB0
Vam8DK=8IT?N2J^3jS4;cB0
S1
R0
R21
8../../../../dbg/rtl/verilog/soc/interfaces/riscv/mriscv_trace_exec.sv
F../../../../dbg/rtl/verilog/soc/interfaces/riscv/mriscv_trace_exec.sv
Z25 L0 17
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
Xoptimsoc_config
R1
R20
R2
!i10b 1
!s100 ?=nTD]]X2Y_eAJza4_4R]3
Ibf[I9SFkH9R;n@QNYIf>f1
Vbf[I9SFkH9R;n@QNYIf>f1
S1
R0
R4
8../../../../rtl/verilog/pkg/config/optimsoc_config.sv
F../../../../rtl/verilog/pkg/config/optimsoc_config.sv
R23
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
Xoptimsoc_constants
R1
R2
!i10b 1
!s100 FhBzoNS`;DJcERdOBPokH3
I`iO<Ac6d_LbII344kBfJc0
V`iO<Ac6d_LbII344kBfJc0
S1
R0
R4
8../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv
F../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv
R19
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
Xoptimsoc_functions
R1
R2
!i10b 1
!s100 E`8[Lk=X<]1OUASioX2PT0
IaOWOEZk3P`mk3cmg5m43<0
VaOWOEZk3P`mk3cmg5m43<0
S1
R0
R4
8../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv
F../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv
L0 30
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_ctm
R1
R11
DXx4 work 15 osd_ctm_sv_unit 0 22 `l>Fk:oN58;J::EOj^nM93
R3
r1
!s85 0
31
!i10b 1
!s100 LGj5o?W0YRWLHIgi^=IRg2
IBGXLW5F?8V`:So>leQb580
!s105 osd_ctm_sv_unit
S1
R0
R12
Z26 8../../../../dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
Z27 F../../../../dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
Z28 L0 19
R6
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_ctm_mriscv
R1
R11
Z29 DXx4 work 12 opensocdebug 0 22 am8DK=8IT?N2J^3jS4;cB0
DXx4 work 22 osd_ctm_mriscv_sv_unit 0 22 6]<XDd[8hSL9Cm?H1=FV=1
R3
r1
!s85 0
31
!i10b 1
!s100 n_A:^l=eMRiOWHcaEhAKm0
I9dR<@WF3YS127fD9k3VF90
!s105 osd_ctm_mriscv_sv_unit
S1
R0
R21
Z30 8../../../../dbg/rtl/verilog/soc/modules/ctm/riscv/mriscv/osd_ctm_mriscv.sv
Z31 F../../../../dbg/rtl/verilog/soc/modules/ctm/riscv/mriscv/osd_ctm_mriscv.sv
R15
R6
R7
R13
R8
!i113 1
o-sv
R9
R10
Xosd_ctm_mriscv_sv_unit
R1
R11
R29
V6]<XDd[8hSL9Cm?H1=FV=1
r1
!s85 0
31
!i10b 1
!s100 ?bdgY^ZXBa`Z1CG6OeGf01
I6]<XDd[8hSL9Cm?H1=FV=1
!i103 1
S1
R0
R21
R30
R31
R25
R6
R7
R13
R8
!i113 1
o-sv
R9
R10
Xosd_ctm_sv_unit
R1
R11
V`l>Fk:oN58;J::EOj^nM93
r1
!s85 0
31
!i10b 1
!s100 Zci@dai;RT>:j31f9Q4TJ3
I`l>Fk:oN58;J::EOj^nM93
!i103 1
S1
R0
R12
R26
R27
R25
R6
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_dem_uart
R1
R2
!i10b 1
!s100 zWTF3k37lJ^P;YN:Gf6OI0
ILAFiIfnIA=cdgR[<iW?d[3
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
F../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
R28
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_dem_uart_16550
R1
R2
!i10b 1
!s100 61WhPDz6G[l4N^m>URXS83
I;1YL`Yi6O6QBPUQKR58821
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
F../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
Z32 L0 27
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_dem_uart_ahb3
R1
R2
!i10b 1
!s100 RQez7BD5756PgXgF?zVb_1
IcoLiddQ7aM4]FcBX=1PVo1
R3
R14
S1
R0
R21
8../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_ahb3.sv
F../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_ahb3.sv
R28
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_event_packetization
R1
R2
!i10b 1
!s100 gn@955P?E;5LKW]T3<Nlo3
IiCD:[^]RFKCDN?5le_c]G2
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
F../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
Z33 L0 33
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_event_packetization_fixedwidth
R1
R11
DXx4 work 42 osd_event_packetization_fixedwidth_sv_unit 0 22 fZ4e0<I0ABIPkS2Jbh>`]2
R3
r1
!s85 0
31
!i10b 1
!s100 eH5E@?eh26`jFX1L;<^^f0
IEbU6DgVFG0omKg0?S0gQg3
!s105 osd_event_packetization_fixedwidth_sv_unit
S1
R0
R12
Z34 8../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
Z35 F../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
R33
R6
R7
R13
R8
!i113 1
o-sv
R9
R10
Xosd_event_packetization_fixedwidth_sv_unit
R1
R11
VfZ4e0<I0ABIPkS2Jbh>`]2
r1
!s85 0
31
!i10b 1
!s100 CPkcRg83KEe]j?AM?]6?;0
IfZ4e0<I0ABIPkS2Jbh>`]2
!i103 1
S1
R0
R12
R34
R35
R18
R6
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_fifo
R1
R2
!i10b 1
!s100 7GYN9:TkzC=f=bKK^fYd`0
I[NY:ie97MAo;UKGCE1Ib<2
R3
!s105 osd_fifo_sv_unit
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
F../../../../dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
R18
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_him
R1
R11
DXx4 work 15 osd_him_sv_unit 0 22 CRi_TZzC43BmQ^1FlXLHf2
R3
r1
!s85 0
31
!i10b 1
!s100 N8SjHfDYlAk@anJ:`gYPf1
Im3J0z<HzhWJC7Le>Z5i641
!s105 osd_him_sv_unit
S1
R0
R12
Z36 8../../../../dbg/rtl/verilog/soc/modules/him/osd_him.sv
Z37 F../../../../dbg/rtl/verilog/soc/modules/him/osd_him.sv
R28
R6
R7
R13
R8
!i113 1
o-sv
R9
R10
Xosd_him_sv_unit
R1
R11
VCRi_TZzC43BmQ^1FlXLHf2
r1
!s85 0
31
!i10b 1
!s100 B5TS=F;Vhgbc11XIm9Xom1
ICRi_TZzC43BmQ^1FlXLHf2
!i103 1
S1
R0
R12
R36
R37
R25
R6
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_mam_wb
R1
R2
!i10b 1
!s100 ^Ai41iK?z24>;QKQ6P2Gj3
IcjzWG=E783m0l5MSO66XU1
R3
R14
S1
R0
R21
8../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/osd_mam_ahb3.sv
F../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/osd_mam_ahb3.sv
R28
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_regaccess
R1
R2
!i10b 1
!s100 1a5eC9L2MDzdF@:XOZ;e_1
I>X;1QYm=_RfKKIRdenOE=3
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
F../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
Z38 L0 28
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_regaccess_demux
R1
R2
!i10b 1
!s100 _Ea8ZFh;zaaAUeTb9IbL^2
IJ`Sa@1KE7@nWO77lKzTdU0
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
F../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
R38
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_regaccess_layer
R1
R2
!i10b 1
!s100 h>?aR6@bOhCjPeFZ;_;P30
IT56of]bj@fDNA9fV4cQVS0
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
F../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
L0 25
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_scm
R1
R2
!i10b 1
!s100 @L4;E4PVln<BOLG9o=8b80
IIfz_fOg=Dl^ldkLlHlfLT3
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
F../../../../dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
R28
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_stm
R1
R2
!i10b 1
!s100 >k16G6=WXoeSff8];QecY1
I7Y@_95AIo=W<o3^9a]=I32
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
F../../../../dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
R28
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_stm_mriscv
R1
R2
!i10b 1
!s100 FPgJ@HfWW4TT@?6a2FGWK0
IHg7MY^Az:P>>JU>a98Une1
R3
R14
S1
R0
R21
8../../../../dbg/rtl/verilog/soc/modules/stm/riscv/mriscv/osd_stm_mriscv.sv
F../../../../dbg/rtl/verilog/soc/modules/stm/riscv/mriscv/osd_stm_mriscv.sv
R15
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_timestamp
R1
R2
!i10b 1
!s100 E^6D0kb7WL_HEG`E8GX2C2
IclKD?0C33SgIMD_W=]c>z1
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
F../../../../dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
R25
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vosd_tracesample
R1
R2
!i10b 1
!s100 =PeHT<fV<9^`J;_7gVc882
I=g`VW2hKobFoce6fbVKjU1
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
F../../../../dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
R18
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vring_router
R1
R2
!i10b 1
!s100 gRVcj]QImK@EQB;XYPn:61
I>]L?l=954dQBk0a^RbHh:3
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/interconnect/ring_router.sv
F../../../../dbg/rtl/verilog/soc/interconnect/ring_router.sv
R28
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vring_router_demux
R1
R2
!i10b 1
!s100 m>F7og7LC59AHn7k7?z^U2
I5<B_4X3f9XS8gf^]ENIb<2
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
F../../../../dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
R28
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vring_router_gateway
R1
R2
!i10b 1
!s100 c=^fW`]XOfe`C;IaCB1Gd0
IUdZSlKgLL3Y<QhmA@=dPW0
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
F../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
R32
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vring_router_gateway_demux
R1
R2
!i10b 1
!s100 >E1YB6elkh2>FUdcaH0dI3
IQ:<QEm=gTQEgKF>=QMVN;0
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
F../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
R15
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vring_router_gateway_mux
R1
R2
!i10b 1
!s100 [;nzPe;`>djV87nZ]LD;T1
Ik1[e8^KaFj[aTB97B`eh40
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
F../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
R15
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vring_router_mux
R1
R2
!i10b 1
!s100 ?QM`gg1Obo15OO6<;]I^O1
IRH74Czdm]6z9Kf`7nn<fH2
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
F../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
R28
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vring_router_mux_rr
R1
R2
!i10b 1
!s100 P=mmClFlCkh2AGU;FHIO71
I<;fmHaQAg^Cn79l`UV^fP1
R3
R14
S1
R0
R12
8../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
F../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
R28
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
