// Seed: 73650146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_6;
  assign id_4 = 1;
  wire id_7;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output tri id_2,
    input wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wire id_7,
    input wire id_8,
    output tri1 id_9,
    input wor id_10,
    output uwire id_11,
    output tri0 id_12,
    input tri id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  assign modCall_1.id_4 = 0;
endmodule
