# HDL_Practice
Some HDL Implementation Sample in Verilog

## Practice 1 - Half Adder
> * [Sample Code: Half-Adder](https://github.com/Joel-Luo/HDL_Practice/tree/master/Practice-1-Half-Adder)

## Practice 2 - Full Adder
> * [Sample Code: Full-Adder](https://github.com/Joel-Luo/HDL_Practice/tree/master/Practice-2-Full-Adder)

## Practice 3 - Ripple Carry Adder
> * [Sample Code: RC-Adder](https://github.com/Joel-Luo/HDL_Practice/tree/master/Practice-3-RC-Adder)

## License
MIT license
