

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    4 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
316bcbff5f8f022bb22b20bb4721e93e  /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=rayTracing.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY "
Parsing file _cuobjdump_complete_output_1Vx8Wf
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: rayTracing.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x40ce13, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Zmi6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Zmi6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Zmi6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9normalize6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9normalize6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z18intersectionSphere5Rayon6float3f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z18intersectionSphere5Rayon6float3f" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z18intersectionSphere5Rayon6float3f" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z18intersectionSphere5Rayon6float3f" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z16intersectionPlan5Rayon6float3S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16intersectionPlan5Rayon6float3S0_" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16intersectionPlan5Rayon6float3S0_" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16intersectionPlan5Rayon6float3S0_" from 0x28 to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10getNormale6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10getNormale6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10getNormale6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11getNormaleP6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11getNormaleP6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14rgbaFloatToInt6float4" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14rgbaFloatToInt6float4" from 0x4 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12notShadowRayP4Node6float3S1_f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12notShadowRayP4Node6float3S1_f" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12notShadowRayP4Node6float3S1_f" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12notShadowRayP4Node6float3S1_f" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12notShadowRayP4Node6float3S1_f" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow20f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow20f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow50f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow50f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4dim3C1Ejjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4dim3C1Ejjj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4dim3C1Ejjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__ZN4dim3C1Ejjj" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x250 (_1.ptx:173) @%p2 bra $Lt_2_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (_1.ptx:175) bra.uni $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x280 (_1.ptx:180) @!%p3 bra $Lt_2_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x290 (_1.ptx:182) bra.uni $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x320 (_1.ptx:214) @!%p1 bra $Lt_3_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x330 (_1.ptx:216) bra.uni $Lt_3_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating global region for "cnode" from 0x100 to 0x1a0 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x638 (_1.ptx:364) @%p1 bra $Lt_7_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (_1.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x658 (_1.ptx:369) @!%p2 bra $Lt_7_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (_1.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x668 (_1.ptx:371) bra.uni $Lt_7_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (_1.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6c0 (_1.ptx:386) bra.uni $Lt_7_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (_1.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7b0 (_1.ptx:418) @%p5 bra $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7c0 (_1.ptx:420) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7e0 (_1.ptx:425) @!%p6 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7f0 (_1.ptx:427) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x838 (_1.ptx:443) @!%p7 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (_1.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8d8 (_1.ptx:463) @!%p8 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (_1.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x908 (_1.ptx:472) @%p9 bra $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x930 (_1.ptx:477) @%p10 bra $L_7_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x938 (_1.ptx:478) bra.uni $L_7_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating constant region for "MView" from 0x200 to 0x230 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_35463_9_non_const_pile_32240" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xdb0 (_1.ptx:663) @%p1 bra $Lt_10_44034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2370 (_1.ptx:1495) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1028 (_1.ptx:751) @%p2 bra $Lt_10_45570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (_1.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1048 (_1.ptx:756) @!%p3 bra $Lt_10_46082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_1.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1058 (_1.ptx:758) bra.uni $Lt_10_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_1.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1098 (_1.ptx:770) bra.uni $Lt_10_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (_1.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1140 (_1.ptx:793) @%p6 bra $Lt_10_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1150 (_1.ptx:795) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1170 (_1.ptx:800) @!%p7 bra $Lt_10_47106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1180 (_1.ptx:802) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x11f8 (_1.ptx:823) @%p8 bra $Lt_10_47362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:829) add.s32 %r25, %r25, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1230 (_1.ptx:833) @%p9 bra $Lt_10_45058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1238 (_1.ptx:834) mov.f32 %f109, 0f00000000;   // 0
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1280 (_1.ptx:843) @%p10 bra $Lt_10_48130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2140 (_1.ptx:1416) add.s32 %r23, %r23, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1330 (_1.ptx:868) @%p11 bra $Lt_10_48898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_1.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1350 (_1.ptx:873) bra.uni $Lt_10_48642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_1.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1430 (_1.ptx:903) @!%p12 bra $Lt_10_49410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (_1.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1450 (_1.ptx:908) bra.uni $Lt_10_49154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (_1.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1578 (_1.ptx:949) @!%p13 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2080 (_1.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x15c0 (_1.ptx:961) @%p14 bra $Lt_10_49922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (_1.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x15e0 (_1.ptx:966) @!%p15 bra $Lt_10_50434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x15f0 (_1.ptx:968) bra.uni $Lt_10_50178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1640 (_1.ptx:983) bra.uni $Lt_10_49666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (_1.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1738 (_1.ptx:1016) @%p18 bra $Lt_10_50946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1748 (_1.ptx:1018) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1768 (_1.ptx:1023) @!%p19 bra $Lt_10_51458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1778 (_1.ptx:1025) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x17c0 (_1.ptx:1041) @!%p20 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1818 (_1.ptx:1052) @!%p21 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1848 (_1.ptx:1061) @%p22 bra $Lt_10_58882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1860 (_1.ptx:1064) @%p23 bra $L_10_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (_1.ptx:1065) bra.uni $L_10_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2080 (_1.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x19c8 (_1.ptx:1115) @!%p24 bra $Lt_10_51714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x19d8 (_1.ptx:1118) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x19f8 (_1.ptx:1124) @!%p25 bra $Lt_10_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1a00 (_1.ptx:1125) bra.uni $Lt_10_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a20 (_1.ptx:1133) mov.f32 %f272, 0f7f800000;   // ((1.0F)/(0.0F))
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1130) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1a30 (_1.ptx:1135) @!%p26 bra $Lt_10_52226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1a40 (_1.ptx:1138) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1142) @!%p27 bra $Lt_10_52738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1ab8 (_1.ptx:1155) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1ad0 (_1.ptx:1159) @!%p29 bra $Lt_10_53250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1b20 (_1.ptx:1170) @!%p30 bra $Lt_10_53762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b40 (_1.ptx:1177) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1b48 (_1.ptx:1178) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1b60 (_1.ptx:1183) @!%p31 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1b88 (_1.ptx:1188) @!%p32 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:1192) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1bd8 (_1.ptx:1202) @%p33 bra $Lt_10_54530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1c10 (_1.ptx:1211) bra.uni $Lt_10_54274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1c58 (_1.ptx:1224) @!%p34 bra $Lt_10_54786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c78 (_1.ptx:1232) mov.f32 %f302, 0fbf800000;   // -1
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1eb0 (_1.ptx:1312) @%p35 bra $Lt_10_55298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed8 (_1.ptx:1321) mov.f32 %f367, %f365;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1f98 (_1.ptx:1346) @!%p38 bra $Lt_10_55810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa8 (_1.ptx:1351) mov.f32 %f284, %f386;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2018 (_1.ptx:1365) @%p39 bra $Lt_10_56322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_1.ptx:1372) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2158 (_1.ptx:1419) @%p40 bra $L_10_42242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2168 (_1.ptx:1421) @%p41 bra $L_10_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2190 (_1.ptx:1428) @%p42 bra $Lt_10_56834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2280 (_1.ptx:1461) @%p43 bra $Lt_10_57346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ZIYg7u"
Running: cat _ptx_ZIYg7u | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_vzqxOK
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_vzqxOK --output-file  /dev/null 2> _ptx_ZIYg7uinfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=45, lmem=4, smem=0, cmem=180
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ZIYg7u _ptx2_vzqxOK _ptx_ZIYg7uinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62fda0; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62fde0; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62fde0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62fde0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62fde0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 160 bytes  to  symbol cnode+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62fda0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62fda0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62fda0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 48 bytes  to  symbol MView+0 @0x200 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x40ce13 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6renderPjP4Nodejjff' to stream 0, gridDim= (16,32,1) blockDim = (16,8,1) 
kernel '_Z6renderPjP4Nodejjff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 35872 (ipc=71.7) sim_rate=35872 (inst/sec) elapsed = 0:0:00:01 / Wed Mar  2 01:13:24 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 55264 (ipc=55.3) sim_rate=27632 (inst/sec) elapsed = 0:0:00:02 / Wed Mar  2 01:13:25 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 113600 (ipc=28.4) sim_rate=37866 (inst/sec) elapsed = 0:0:00:03 / Wed Mar  2 01:13:26 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(11,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 232384 (ipc=35.8) sim_rate=58096 (inst/sec) elapsed = 0:0:00:04 / Wed Mar  2 01:13:27 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(7,1,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 402592 (ipc=42.4) sim_rate=80518 (inst/sec) elapsed = 0:0:00:05 / Wed Mar  2 01:13:28 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(8,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(15,1,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 651392 (ipc=56.6) sim_rate=108565 (inst/sec) elapsed = 0:0:00:06 / Wed Mar  2 01:13:29 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(14,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(15,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 944640 (ipc=70.0) sim_rate=134948 (inst/sec) elapsed = 0:0:00:07 / Wed Mar  2 01:13:30 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(9,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(12,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(1,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(15,3,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 1416128 (ipc=91.4) sim_rate=177016 (inst/sec) elapsed = 0:0:00:08 / Wed Mar  2 01:13:31 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(6,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(15,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(4,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(15,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(13,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(8,2,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 1979008 (ipc=119.9) sim_rate=219889 (inst/sec) elapsed = 0:0:00:09 / Wed Mar  2 01:13:32 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(11,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(8,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(13,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(9,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(14,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(9,2,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 2820544 (ipc=156.7) sim_rate=282054 (inst/sec) elapsed = 0:0:00:10 / Wed Mar  2 01:13:33 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(8,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(4,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(8,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(12,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(10,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(3,4,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 3363808 (ipc=177.0) sim_rate=305800 (inst/sec) elapsed = 0:0:00:11 / Wed Mar  2 01:13:34 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(6,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(13,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(6,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(8,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 3927104 (ipc=191.6) sim_rate=327258 (inst/sec) elapsed = 0:0:00:12 / Wed Mar  2 01:13:35 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(9,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(2,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(3,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 4406400 (ipc=200.3) sim_rate=338953 (inst/sec) elapsed = 0:0:00:13 / Wed Mar  2 01:13:36 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(1,4,0) tid=(8,7,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(15,3,0) tid=(6,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(15,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,2,0) tid=(15,4,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(10,2,0) tid=(15,2,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(14,2,0) tid=(15,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(12,3,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 5138384 (ipc=223.4) sim_rate=367027 (inst/sec) elapsed = 0:0:00:14 / Wed Mar  2 01:13:37 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(11,1,0) tid=(15,2,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(13,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(11,1,0) tid=(9,7,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,3,0) tid=(0,7,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(3,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(7,4,0) tid=(15,2,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(10,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(4,4,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 5825968 (ipc=242.7) sim_rate=388397 (inst/sec) elapsed = 0:0:00:15 / Wed Mar  2 01:13:38 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(10,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(4,4,0) tid=(11,5,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(13,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(10,4,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 6240292 (ipc=240.0) sim_rate=390018 (inst/sec) elapsed = 0:0:00:16 / Wed Mar  2 01:13:39 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,3,0) tid=(15,6,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(6,1,0) tid=(11,3,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(7,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,2,0) tid=(11,7,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(13,2,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 6810436 (ipc=247.7) sim_rate=400613 (inst/sec) elapsed = 0:0:00:17 / Wed Mar  2 01:13:40 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(10,2,0) tid=(11,5,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(13,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(12,1,0) tid=(11,7,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(12,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(9,4,0) tid=(11,7,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(4,2,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 7332196 (ipc=252.8) sim_rate=407344 (inst/sec) elapsed = 0:0:00:18 / Wed Mar  2 01:13:41 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(10,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(6,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(6,2,0) tid=(11,5,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(10,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(5,4,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 7828228 (ipc=256.7) sim_rate=412012 (inst/sec) elapsed = 0:0:00:19 / Wed Mar  2 01:13:42 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(10,4,0) tid=(11,7,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(9,4,0) tid=(11,3,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(5,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(13,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(2,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,3,0) tid=(15,4,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(7,4,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 8655908 (ipc=270.5) sim_rate=432795 (inst/sec) elapsed = 0:0:00:20 / Wed Mar  2 01:13:43 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(14,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(10,4,0) tid=(8,1,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,1,0) tid=(12,5,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(10,4,0) tid=(1,7,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1,2,0) tid=(13,7,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(13,0,0) tid=(0,3,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(10,1,0) tid=(12,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(2,4,0) tid=(14,1,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(9,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 9453560 (ipc=286.5) sim_rate=450169 (inst/sec) elapsed = 0:0:00:21 / Wed Mar  2 01:13:44 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,3,0) tid=(10,5,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,2,0) tid=(5,1,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(8,4,0) tid=(15,2,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(8,4,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 9856646 (ipc=289.9) sim_rate=448029 (inst/sec) elapsed = 0:0:00:22 / Wed Mar  2 01:13:45 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(13,0,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34952,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34993,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34994,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (35001,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(35002,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(10,0,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35015,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35016,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (35030,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(35031,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35039,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35040,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35071,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35072,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (35087,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(35088,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35115,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35116,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (35129,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(35130,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35135,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35136,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35144,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(35145,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (35147,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(35148,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35149,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35150,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35153,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35154,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (35163,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(35164,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35169,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35170,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (35170,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(35171,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35173,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35174,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (35184,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(35185,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (35185,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(35186,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (35199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (35199,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(35200,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(35200,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35201,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35202,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (35203,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(35204,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35205,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35206,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (35213,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(35214,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35214,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35215,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (35235,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(35236,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (35239,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(35240,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35243,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35244,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (35245,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(35246,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (35251,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(35252,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (35269,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(35270,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35273,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35274,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (35292,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(35293,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(9,5,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (35324,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(35325,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (35472,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(35473,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35477,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35478,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 10273294 (ipc=289.4) sim_rate=446664 (inst/sec) elapsed = 0:0:00:23 / Wed Mar  2 01:13:46 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(6,4,0) tid=(8,7,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(7,4,0) tid=(0,2,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(10,1,0) tid=(12,1,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(8,2,0) tid=(0,4,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(6,5,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 10796810 (ipc=291.8) sim_rate=449867 (inst/sec) elapsed = 0:0:00:24 / Wed Mar  2 01:13:47 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(11,1,0) tid=(2,5,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(8,4,0) tid=(14,3,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(14,6,0) tid=(15,6,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(11,6,0) tid=(10,1,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(9,3,0) tid=(12,2,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(13,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 11298859 (ipc=297.3) sim_rate=451954 (inst/sec) elapsed = 0:0:00:25 / Wed Mar  2 01:13:48 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(3,6,0) tid=(1,6,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(12,4,0) tid=(8,4,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(6,2,0) tid=(12,5,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(5,1,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38822,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38823,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(4,6,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 11850674 (ipc=303.9) sim_rate=455795 (inst/sec) elapsed = 0:0:00:26 / Wed Mar  2 01:13:49 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(7,0,0) tid=(1,3,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(4,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(14,6,0) tid=(1,6,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(10,0,0) tid=(1,3,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(14,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(11,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 12492998 (ipc=312.3) sim_rate=462703 (inst/sec) elapsed = 0:0:00:27 / Wed Mar  2 01:13:50 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1,5,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40306,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(40307,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1,7,0) tid=(2,2,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(4,1,0) tid=(4,1,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(0,7,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 13042986 (ipc=318.1) sim_rate=465820 (inst/sec) elapsed = 0:0:00:28 / Wed Mar  2 01:13:51 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(10,5,0) tid=(12,3,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(10,1,0) tid=(10,3,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(15,4,0) tid=(0,4,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(3,5,0) tid=(14,3,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(8,4,0) tid=(12,2,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(11,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 13549330 (ipc=322.6) sim_rate=467218 (inst/sec) elapsed = 0:0:00:29 / Wed Mar  2 01:13:52 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(11,4,0) tid=(12,6,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(3,6,0) tid=(13,1,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(7,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(14,6,0) tid=(2,6,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(9,5,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 14097506 (ipc=327.8) sim_rate=469916 (inst/sec) elapsed = 0:0:00:30 / Wed Mar  2 01:13:53 2016
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(2,7,0) tid=(11,4,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,1,0) tid=(13,4,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(15,4,0) tid=(2,1,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,7,0) tid=(0,5,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(9,2,0) tid=(5,7,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(9,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(13,5,0) tid=(9,5,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(6,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 14945500 (ipc=335.9) sim_rate=482112 (inst/sec) elapsed = 0:0:00:31 / Wed Mar  2 01:13:54 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(12,4,0) tid=(4,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(8,6,0) tid=(9,4,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(11,4,0) tid=(13,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(3,6,0) tid=(13,5,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 15399580 (ipc=338.5) sim_rate=481236 (inst/sec) elapsed = 0:0:00:32 / Wed Mar  2 01:13:55 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(12,4,0) tid=(4,1,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(7,6,0) tid=(12,5,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(4,5,0) tid=(2,4,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(12,5,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 15851926 (ipc=340.9) sim_rate=480361 (inst/sec) elapsed = 0:0:00:33 / Wed Mar  2 01:13:56 2016
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(8,5,0) tid=(10,1,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(14,6,0) tid=(14,3,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(14,5,0) tid=(9,4,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(8,4,0) tid=(1,2,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(6,1,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (47417,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(47418,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(5,6,0) tid=(12,4,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(4,6,0) tid=(0,5,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 16558720 (ipc=345.0) sim_rate=487021 (inst/sec) elapsed = 0:0:00:34 / Wed Mar  2 01:13:57 2016
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(6,2,0) tid=(10,1,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(4,0,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (48559,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(48560,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(5,0,0) tid=(1,4,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(9,5,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 17023657 (ipc=347.4) sim_rate=486390 (inst/sec) elapsed = 0:0:00:35 / Wed Mar  2 01:13:58 2016
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(8,4,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (49157,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(49158,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(12,5,0) tid=(11,2,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (49590,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(49591,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(10,5,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (49943,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(49944,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(7,1,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 17434434 (ipc=348.7) sim_rate=484289 (inst/sec) elapsed = 0:0:00:36 / Wed Mar  2 01:13:59 2016
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(10,1,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (50217,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(50218,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(10,5,0) tid=(2,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(7,5,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (50665,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(50666,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (50668,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(50669,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(11,5,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (50868,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(50869,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (50900,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(50901,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (50941,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(50942,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(10,6,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (51017,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(51018,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (51083,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(51084,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (51100,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(51101,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (51113,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(51114,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (51120,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(51121,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (51162,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(51163,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(9,6,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (51258,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(51259,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (51321,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(51322,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(8,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 18131982 (ipc=352.1) sim_rate=490053 (inst/sec) elapsed = 0:0:00:37 / Wed Mar  2 01:14:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (51525,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(51526,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(15,6,0) tid=(9,6,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(10,5,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (52141,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(52142,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(11,4,0) tid=(3,7,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(12,7,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (52410,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(52411,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (52461,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(52462,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (52475,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(52476,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (52483,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(52484,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 18531863 (ipc=353.0) sim_rate=487680 (inst/sec) elapsed = 0:0:00:38 / Wed Mar  2 01:14:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (52503,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (52503,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(52504,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(52504,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (52550,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(52551,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (52553,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(52554,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (52593,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(52594,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (52603,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(52604,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (52611,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(52612,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(9,1,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (52753,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(52754,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (52883,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(52884,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(4,8,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52943,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(52944,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (53045,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(53046,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(13,7,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (53169,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(53170,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (53327,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(53328,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1,8,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (53452,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(53453,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 18940011 (ipc=354.0) sim_rate=485641 (inst/sec) elapsed = 0:0:00:39 / Wed Mar  2 01:14:02 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (53591,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(53592,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (53598,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(53599,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(3,7,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (53697,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(53698,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(3,7,0) tid=(12,4,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(15,7,0) tid=(4,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(5,1,0) tid=(8,2,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(13,9,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 19427909 (ipc=356.5) sim_rate=485697 (inst/sec) elapsed = 0:0:00:40 / Wed Mar  2 01:14:03 2016
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,8,0) tid=(2,2,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(12,7,0) tid=(10,1,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(11,8,0) tid=(11,7,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(0,8,0) tid=(4,1,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(11,8,0) tid=(2,7,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(7,3,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 19991728 (ipc=360.2) sim_rate=487603 (inst/sec) elapsed = 0:0:00:41 / Wed Mar  2 01:14:04 2016
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(6,8,0) tid=(8,7,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(10,1,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (55915,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(55916,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(13,9,0) tid=(13,7,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(9,1,0) tid=(0,2,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(10,7,0) tid=(12,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,9,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 20543881 (ipc=363.6) sim_rate=489140 (inst/sec) elapsed = 0:0:00:42 / Wed Mar  2 01:14:05 2016
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(4,0,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (56778,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(56779,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(6,9,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (57207,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(57208,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(5,0,0) tid=(4,1,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(13,8,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 21035020 (ipc=365.8) sim_rate=489186 (inst/sec) elapsed = 0:0:00:43 / Wed Mar  2 01:14:06 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (57608,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(57609,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(3,9,0) tid=(6,4,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(7,8,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (58048,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(58049,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(14,8,0) tid=(7,3,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(5,7,0) tid=(5,2,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(13,9,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 21523402 (ipc=367.9) sim_rate=489168 (inst/sec) elapsed = 0:0:00:44 / Wed Mar  2 01:14:07 2016
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(10,8,0) tid=(13,4,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(8,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(3,8,0) tid=(15,2,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(5,8,0) tid=(12,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(12,9,0) tid=(6,1,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(9,8,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 22238370 (ipc=370.6) sim_rate=494186 (inst/sec) elapsed = 0:0:00:45 / Wed Mar  2 01:14:08 2016
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(15,9,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (60274,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(60275,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(6,8,0) tid=(13,2,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(7,7,0) tid=(14,7,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(2,9,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (60965,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(60966,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(0,10,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 22685658 (ipc=371.9) sim_rate=493166 (inst/sec) elapsed = 0:0:00:46 / Wed Mar  2 01:14:09 2016
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1,9,0) tid=(2,2,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(12,8,0) tid=(10,6,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(1,10,0) tid=(6,3,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 23105249 (ipc=372.7) sim_rate=491601 (inst/sec) elapsed = 0:0:00:47 / Wed Mar  2 01:14:10 2016
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(8,5,0) tid=(14,1,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(2,9,0) tid=(3,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(2,9,0) tid=(4,1,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(12,9,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (62986,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(62987,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(5,8,0) tid=(15,6,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(8,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 23746985 (ipc=374.0) sim_rate=494728 (inst/sec) elapsed = 0:0:00:48 / Wed Mar  2 01:14:11 2016
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(4,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(6,7,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (63832,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(63833,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2,9,0) tid=(5,7,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(8,9,0) tid=(6,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(11,8,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 24168734 (ipc=374.7) sim_rate=493239 (inst/sec) elapsed = 0:0:00:49 / Wed Mar  2 01:14:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (64629,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(64630,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(0,9,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (64653,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(64654,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (64893,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(64894,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(2,8,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (65004,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(65005,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(5,7,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (65280,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(65281,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(5,9,0) tid=(14,4,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 24589847 (ipc=375.4) sim_rate=491796 (inst/sec) elapsed = 0:0:00:50 / Wed Mar  2 01:14:13 2016
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(7,9,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (65745,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(65746,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(7,8,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (65827,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(65828,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(1,8,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (66023,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(66024,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(12,10,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (66271,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(66272,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (66307,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(66308,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(5,9,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (66365,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(66366,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (66521,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(66522,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(3,10,0) tid=(9,1,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(5,8,0) tid=(2,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(12,7,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 25335594 (ipc=378.1) sim_rate=496776 (inst/sec) elapsed = 0:0:00:51 / Wed Mar  2 01:14:14 2016
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(9,10,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (67172,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(67173,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (67216,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(67217,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (67224,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(67225,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (67272,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(67273,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (67282,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(67283,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(11,7,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (67461,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(67462,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 25590564 (ipc=379.1) sim_rate=492126 (inst/sec) elapsed = 0:0:00:52 / Wed Mar  2 01:14:15 2016
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(8,9,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (67584,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(67585,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (67676,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(67677,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(13,7,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (67760,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(67761,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(2,9,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (68031,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(68032,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (68095,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(68096,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (68168,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(68169,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(9,10,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (68295,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(68296,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (68304,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(68305,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(12,10,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (68423,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(68424,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (68490,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(68491,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 26033893 (ipc=380.1) sim_rate=491205 (inst/sec) elapsed = 0:0:00:53 / Wed Mar  2 01:14:16 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (68507,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(68508,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (68530,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(68531,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (68590,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(68591,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(8,10,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (68743,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(68744,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(8,10,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (68848,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(68849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (68934,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(68935,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (68947,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(68948,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (68953,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(68954,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (68957,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(68958,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (68993,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(68994,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(3,11,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (69063,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(69064,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (69083,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(69084,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (69110,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(69111,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (69118,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(69119,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (69126,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(69127,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(15,10,0) tid=(11,5,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(2,10,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 26498775 (ipc=381.3) sim_rate=490718 (inst/sec) elapsed = 0:0:00:54 / Wed Mar  2 01:14:17 2016
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(14,9,0) tid=(1,4,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(10,9,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (70008,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(70009,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (70124,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(70125,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(7,11,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (70206,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(70207,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (70214,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(70215,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(8,10,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (70382,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(70383,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (70455,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(70456,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 26934372 (ipc=382.0) sim_rate=489715 (inst/sec) elapsed = 0:0:00:55 / Wed Mar  2 01:14:18 2016
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(13,12,0) tid=(3,3,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(2,10,0) tid=(0,4,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(3,12,0) tid=(4,1,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(10,9,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (71131,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(71132,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (71224,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(71225,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(0,12,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (71303,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(71304,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (71321,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(71322,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (71354,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(71355,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (71362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(71363,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (71368,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(71369,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (71459,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(71460,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(12,10,0) tid=(13,1,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 27475950 (ipc=384.3) sim_rate=490641 (inst/sec) elapsed = 0:0:00:56 / Wed Mar  2 01:14:19 2016
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(12,11,0) tid=(15,3,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(3,13,0) tid=(11,2,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(15,11,0) tid=(7,4,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(9,11,0) tid=(0,6,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(7,12,0) tid=(6,1,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(14,10,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 28063865 (ipc=387.1) sim_rate=492348 (inst/sec) elapsed = 0:0:00:57 / Wed Mar  2 01:14:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (72566,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(72567,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(0,11,0) tid=(4,3,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(7,13,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (72797,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(72798,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (72849,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(72850,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(5,12,0) tid=(9,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(0,11,0) tid=(15,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(6,12,0) tid=(9,4,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(6,11,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 28659928 (ipc=389.9) sim_rate=494136 (inst/sec) elapsed = 0:0:00:58 / Wed Mar  2 01:14:21 2016
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(5,10,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (73615,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(73616,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (73669,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(73670,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(8,12,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (73789,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(73790,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(14,12,0) tid=(9,6,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(15,13,0) tid=(3,5,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(14,11,0) tid=(2,7,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(13,13,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 29209215 (ipc=392.1) sim_rate=495071 (inst/sec) elapsed = 0:0:00:59 / Wed Mar  2 01:14:22 2016
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(15,13,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (74669,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(74670,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(2,11,0) tid=(15,7,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(7,12,0) tid=(6,1,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,14,0) tid=(6,0,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(12,13,0) tid=(6,7,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(8,13,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 29812455 (ipc=394.9) sim_rate=496874 (inst/sec) elapsed = 0:0:01:00 / Wed Mar  2 01:14:23 2016
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(3,11,0) tid=(3,7,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(4,11,0) tid=(10,7,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(4,13,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (76069,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(76070,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(12,12,0) tid=(13,3,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(8,11,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (76447,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(76448,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 30361967 (ipc=396.9) sim_rate=497737 (inst/sec) elapsed = 0:0:01:01 / Wed Mar  2 01:14:24 2016
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(11,11,0) tid=(5,3,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(13,13,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (76676,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(76677,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(4,14,0) tid=(3,0,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(13,12,0) tid=(10,7,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(10,12,0) tid=(8,4,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(5,12,0) tid=(15,1,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(6,12,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 30971183 (ipc=399.6) sim_rate=499535 (inst/sec) elapsed = 0:0:01:02 / Wed Mar  2 01:14:25 2016
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(2,14,0) tid=(1,2,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(15,12,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (77812,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(77813,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(15,10,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (77924,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(77925,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(2,13,0) tid=(3,7,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(5,14,0) tid=(5,4,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(12,13,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 31584250 (ipc=402.3) sim_rate=501337 (inst/sec) elapsed = 0:0:01:03 / Wed Mar  2 01:14:26 2016
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(9,10,0) tid=(5,7,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(15,10,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (78935,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(78936,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(5,14,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (79078,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(79079,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (79105,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(79106,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(6,12,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (79362,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(79363,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(11,14,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (79377,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(79378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (79430,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(79431,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (79447,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(79448,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 32082139 (ipc=403.5) sim_rate=501283 (inst/sec) elapsed = 0:0:01:04 / Wed Mar  2 01:14:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (79534,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(79535,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(10,11,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (79735,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(79736,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(6,12,0) tid=(2,3,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(6,14,0) tid=(11,1,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(9,14,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (80204,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(80205,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (80256,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(80257,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (80278,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(80279,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (80297,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(80298,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(8,12,0) tid=(12,7,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 32594514 (ipc=404.9) sim_rate=501454 (inst/sec) elapsed = 0:0:01:05 / Wed Mar  2 01:14:28 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (80503,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(80504,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(13,12,0) tid=(3,0,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(11,10,0) tid=(6,2,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(13,12,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (81077,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(81078,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(2,14,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (81218,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(81219,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(4,14,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (81341,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(81342,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(11,14,0) tid=(6,7,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(3,12,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (81733,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(81734,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (81808,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(81809,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(0,15,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (81968,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(81969,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (81993,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(81994,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 33375369 (ipc=407.0) sim_rate=505687 (inst/sec) elapsed = 0:0:01:06 / Wed Mar  2 01:14:29 2016
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(0,16,0) tid=(1,4,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(9,10,0) tid=(14,6,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(4,13,0) tid=(0,2,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(4,15,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (82507,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(82508,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (82516,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(82517,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(9,12,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (82726,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(82727,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(7,14,0) tid=(3,2,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(8,12,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 34011902 (ipc=409.8) sim_rate=507640 (inst/sec) elapsed = 0:0:01:07 / Wed Mar  2 01:14:30 2016
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(14,12,0) tid=(1,6,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(8,15,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (83334,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(83335,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(14,15,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (83484,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(83485,0)
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 34330052 (ipc=411.1) sim_rate=504853 (inst/sec) elapsed = 0:0:01:08 / Wed Mar  2 01:14:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (83506,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(83507,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(1,13,0) tid=(6,5,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(11,12,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (83705,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(83706,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (83816,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(83817,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(8,15,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (83987,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(83988,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(6,15,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (84066,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(84067,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (84079,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(84080,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (84099,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(84100,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (84128,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(84129,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(8,14,0) tid=(11,6,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(1,15,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (84355,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(84356,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (84420,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(84421,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (84490,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(84491,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 34918023 (ipc=413.2) sim_rate=506058 (inst/sec) elapsed = 0:0:01:09 / Wed Mar  2 01:14:32 2016
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(2,15,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (84562,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(84563,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (84578,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(84579,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (84666,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(84667,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (84714,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(84715,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(7,16,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (84867,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(84868,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (84876,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(84877,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (84883,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(84884,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(0,16,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (84941,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(84942,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (85065,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(85066,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(1,16,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (85122,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(85123,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (85175,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(85176,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (85258,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(85259,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(1,14,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (85388,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(85389,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (85431,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(85432,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(6,13,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 35429156 (ipc=414.4) sim_rate=506130 (inst/sec) elapsed = 0:0:01:10 / Wed Mar  2 01:14:33 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (85580,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(85581,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (85672,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(85673,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(3,14,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (85780,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(85781,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(3,14,0) tid=(11,2,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(4,14,0) tid=(15,1,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(3,13,0) tid=(15,7,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(1,15,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 35985634 (ipc=416.0) sim_rate=506839 (inst/sec) elapsed = 0:0:01:11 / Wed Mar  2 01:14:34 2016
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(11,17,0) tid=(5,6,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(13,15,0) tid=(15,3,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(3,17,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (86979,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(86980,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(8,16,0) tid=(8,0,0)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(7,16,0) tid=(4,2,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(10,17,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 36555992 (ipc=417.8) sim_rate=507722 (inst/sec) elapsed = 0:0:01:12 / Wed Mar  2 01:14:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (87514,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(87515,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(1,18,0) tid=(13,3,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(4,16,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (87731,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(87732,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (87748,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(87749,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(4,18,0) tid=(1,3,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(9,17,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (88173,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(88174,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(12,17,0) tid=(6,2,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(6,18,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (88495,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(88496,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 37161970 (ipc=419.9) sim_rate=509068 (inst/sec) elapsed = 0:0:01:13 / Wed Mar  2 01:14:36 2016
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(9,17,0) tid=(2,3,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(15,15,0) tid=(8,4,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(11,15,0) tid=(14,6,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(2,17,0) tid=(5,6,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(5,17,0) tid=(9,2,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(6,14,0) tid=(12,3,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(5,15,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 37765948 (ipc=422.0) sim_rate=510350 (inst/sec) elapsed = 0:0:01:14 / Wed Mar  2 01:14:37 2016
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(10,14,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (89648,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(89649,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(13,15,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (89841,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(89842,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(13,14,0) tid=(1,0,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(4,14,0) tid=(1,5,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(15,15,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 38298924 (ipc=423.2) sim_rate=510652 (inst/sec) elapsed = 0:0:01:15 / Wed Mar  2 01:14:38 2016
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(3,16,0) tid=(4,2,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(4,17,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (90889,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(90890,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(14,17,0) tid=(14,2,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(3,16,0) tid=(6,7,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(3,16,0) tid=(3,6,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(5,16,0) tid=(14,6,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(2,18,0) tid=(4,1,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,18,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 39062971 (ipc=424.6) sim_rate=513986 (inst/sec) elapsed = 0:0:01:16 / Wed Mar  2 01:14:39 2016
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(4,17,0) tid=(12,3,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(4,14,0) tid=(12,7,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(12,17,0) tid=(0,6,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(13,14,0) tid=(10,3,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(11,15,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 39604368 (ipc=425.9) sim_rate=514342 (inst/sec) elapsed = 0:0:01:17 / Wed Mar  2 01:14:40 2016
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(2,18,0) tid=(8,5,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(9,18,0) tid=(5,2,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(0,18,0) tid=(13,7,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(10,18,0) tid=(3,2,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(10,18,0) tid=(2,5,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(9,18,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 40135914 (ipc=427.0) sim_rate=514563 (inst/sec) elapsed = 0:0:01:18 / Wed Mar  2 01:14:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (94032,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(94033,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(4,18,0) tid=(14,5,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(11,15,0) tid=(14,4,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(1,15,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (94531,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(94532,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(8,17,0) tid=(1,7,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(11,16,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 40665067 (ipc=428.1) sim_rate=514747 (inst/sec) elapsed = 0:0:01:19 / Wed Mar  2 01:14:42 2016
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(5,17,0) tid=(12,4,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(5,15,0) tid=(8,2,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(5,16,0) tid=(2,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (95528,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(95529,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(12,15,0) tid=(9,3,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(9,17,0) tid=(6,5,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(11,16,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (95973,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(95974,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 41193692 (ipc=429.1) sim_rate=514921 (inst/sec) elapsed = 0:0:01:20 / Wed Mar  2 01:14:43 2016
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(13,18,0) tid=(15,7,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(8,18,0) tid=(1,0,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(11,17,0) tid=(0,3,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(7,17,0) tid=(12,2,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(13,18,0) tid=(14,2,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(10,18,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (97318,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(97319,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(7,17,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 41917474 (ipc=429.9) sim_rate=517499 (inst/sec) elapsed = 0:0:01:21 / Wed Mar  2 01:14:44 2016
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(5,15,0) tid=(3,7,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(14,16,0) tid=(13,4,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(6,18,0) tid=(2,4,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(8,16,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (98227,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(98228,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (98251,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(98252,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (98281,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(98282,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(3,16,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 42404271 (ipc=430.5) sim_rate=517125 (inst/sec) elapsed = 0:0:01:22 / Wed Mar  2 01:14:45 2016
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(2,16,0) tid=(0,4,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(0,18,0) tid=(0,6,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(10,15,0) tid=(10,4,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(12,18,0) tid=(14,2,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(14,17,0) tid=(5,7,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(2,19,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 42928266 (ipc=431.4) sim_rate=517208 (inst/sec) elapsed = 0:0:01:23 / Wed Mar  2 01:14:46 2016
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(2,16,0) tid=(11,3,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(15,17,0) tid=(8,4,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(0,19,0) tid=(4,2,0)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(12,14,0) tid=(13,1,0)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(13,17,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 43419682 (ipc=432.0) sim_rate=516900 (inst/sec) elapsed = 0:0:01:24 / Wed Mar  2 01:14:47 2016
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(1,18,0) tid=(3,7,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(10,16,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (101042,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(101043,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (101065,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(101066,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (101123,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(101124,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(3,17,0) tid=(3,3,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(12,15,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (101437,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(101438,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 43844756 (ipc=432.0) sim_rate=515820 (inst/sec) elapsed = 0:0:01:25 / Wed Mar  2 01:14:48 2016
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(4,17,0) tid=(12,4,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(10,16,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (101838,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(101839,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(2,15,0) tid=(10,6,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(13,18,0) tid=(0,7,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(6,19,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 44322913 (ipc=432.4) sim_rate=515382 (inst/sec) elapsed = 0:0:01:26 / Wed Mar  2 01:14:49 2016
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(5,16,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (102769,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(102770,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(7,19,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (102798,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(102799,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(6,18,0) tid=(8,5,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(4,15,0) tid=(15,7,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(2,17,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 44811798 (ipc=433.0) sim_rate=515078 (inst/sec) elapsed = 0:0:01:27 / Wed Mar  2 01:14:50 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (103573,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(103574,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(14,18,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (103618,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(103619,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(8,15,0) tid=(0,7,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(3,17,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (104201,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(104202,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(5,16,0) tid=(6,7,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(9,18,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 45251516 (ipc=433.0) sim_rate=514221 (inst/sec) elapsed = 0:0:01:28 / Wed Mar  2 01:14:51 2016
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(2,15,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (104923,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(104924,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (104939,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(104940,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(5,19,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (104963,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(104964,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (105059,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(105060,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(3,17,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (105192,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(105193,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(2,19,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 45686508 (ipc=433.0) sim_rate=513331 (inst/sec) elapsed = 0:0:01:29 / Wed Mar  2 01:14:52 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (105540,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(105541,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(0,19,0) tid=(5,6,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(5,19,0) tid=(13,6,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(11,16,0) tid=(4,7,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(1,16,0) tid=(15,0,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(11,16,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 46137834 (ipc=433.2) sim_rate=512642 (inst/sec) elapsed = 0:0:01:30 / Wed Mar  2 01:14:53 2016
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(11,17,0) tid=(1,3,0)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(14,17,0) tid=(0,4,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,19,0) tid=(2,6,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(12,19,0) tid=(6,3,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(6,17,0) tid=(15,7,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(4,16,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (107990,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(107991,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 46782504 (ipc=433.2) sim_rate=514093 (inst/sec) elapsed = 0:0:01:31 / Wed Mar  2 01:14:54 2016
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(8,16,0) tid=(11,6,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(15,19,0) tid=(14,5,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(8,15,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (108686,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(108687,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(0,20,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (108711,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(108712,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(11,18,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 47244637 (ipc=433.4) sim_rate=513528 (inst/sec) elapsed = 0:0:01:32 / Wed Mar  2 01:14:55 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (109052,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(109053,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(0,20,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (109208,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(109209,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (109224,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(109225,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(12,18,0) tid=(9,1,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(7,18,0) tid=(4,2,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(7,20,0) tid=(4,4,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(7,17,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 47728615 (ipc=433.9) sim_rate=513210 (inst/sec) elapsed = 0:0:01:33 / Wed Mar  2 01:14:56 2016
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(4,17,0) tid=(12,0,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(6,16,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (110384,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(110385,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (110431,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(110432,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(6,16,0) tid=(4,3,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(3,16,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (110922,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(110923,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (110929,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(110930,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(10,18,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 48174574 (ipc=434.0) sim_rate=512495 (inst/sec) elapsed = 0:0:01:34 / Wed Mar  2 01:14:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (111113,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(111114,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (111132,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(111133,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (111200,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(111201,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(11,17,0) tid=(9,3,0)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(12,20,0) tid=(9,1,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(11,19,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (111913,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(111914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (111919,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(111920,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(10,18,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (111973,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(111974,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 48573327 (ipc=433.7) sim_rate=511298 (inst/sec) elapsed = 0:0:01:35 / Wed Mar  2 01:14:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (112006,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(112007,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (112130,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(112131,0)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(15,19,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (112318,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(112319,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (112364,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(112365,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (112377,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(112378,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (112382,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(112383,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(8,14,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (112429,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(112430,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (112454,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(112455,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (112610,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(112611,0)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(1,19,0) tid=(12,5,0)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(15,19,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (112994,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(112995,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 49008609 (ipc=433.7) sim_rate=510506 (inst/sec) elapsed = 0:0:01:36 / Wed Mar  2 01:14:59 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (113032,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(113033,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(13,20,0) tid=(15,5,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(10,18,0) tid=(10,4,0)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(11,21,0) tid=(6,1,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(10,20,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (113760,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(113761,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(9,20,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 49502385 (ipc=434.2) sim_rate=510333 (inst/sec) elapsed = 0:0:01:37 / Wed Mar  2 01:15:00 2016
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(6,19,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114077,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(114078,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (114084,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(114085,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(9,18,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (114354,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(114355,0)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(7,21,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (114492,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(114493,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 49752887 (ipc=434.5) sim_rate=507682 (inst/sec) elapsed = 0:0:01:38 / Wed Mar  2 01:15:01 2016
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(4,20,0) tid=(11,3,0)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(4,21,0) tid=(10,0,0)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(11,21,0) tid=(12,0,0)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(5,20,0) tid=(3,3,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(14,20,0) tid=(6,5,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(5,20,0) tid=(12,7,0)
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(3,21,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (115958,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(115959,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 50474432 (ipc=435.1) sim_rate=509842 (inst/sec) elapsed = 0:0:01:39 / Wed Mar  2 01:15:02 2016
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(0,20,0) tid=(5,3,0)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(12,20,0) tid=(6,2,0)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(11,21,0) tid=(11,3,0)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(0,21,0) tid=(13,0,0)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(10,20,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 50970059 (ipc=435.6) sim_rate=509700 (inst/sec) elapsed = 0:0:01:40 / Wed Mar  2 01:15:03 2016
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(8,19,0) tid=(6,4,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(14,19,0) tid=(9,7,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(8,21,0) tid=(12,2,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(12,19,0) tid=(7,0,0)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(8,16,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 51440472 (ipc=435.9) sim_rate=509311 (inst/sec) elapsed = 0:0:01:41 / Wed Mar  2 01:15:04 2016
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(12,20,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (118163,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(118164,0)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(9,18,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (118500,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(118501,0)
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(10,20,0) tid=(11,4,0)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(2,20,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (118984,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(118985,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 51846248 (ipc=435.7) sim_rate=508296 (inst/sec) elapsed = 0:0:01:42 / Wed Mar  2 01:15:05 2016
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(1,22,0) tid=(8,1,0)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(2,20,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (119423,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(119424,0)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(9,20,0) tid=(8,0,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(4,22,0) tid=(5,2,0)
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(8,20,0) tid=(12,5,0)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(4,21,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 52439638 (ipc=435.2) sim_rate=509122 (inst/sec) elapsed = 0:0:01:43 / Wed Mar  2 01:15:06 2016
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(5,21,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (120570,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(120571,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(5,17,0) tid=(10,3,0)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(3,21,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (120965,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(120966,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (121099,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(121100,0)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(14,20,0) tid=(7,4,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(5,22,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 52859366 (ipc=435.1) sim_rate=508263 (inst/sec) elapsed = 0:0:01:44 / Wed Mar  2 01:15:07 2016
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(3,21,0) tid=(15,4,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(9,21,0) tid=(14,3,0)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(4,20,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (122309,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(122310,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (122351,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(122352,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (122409,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(122410,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (122473,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(122474,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 53213989 (ipc=434.4) sim_rate=506799 (inst/sec) elapsed = 0:0:01:45 / Wed Mar  2 01:15:08 2016
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(6,22,0) tid=(8,5,0)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(15,20,0) tid=(11,2,0)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(11,21,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123090,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(123091,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123319,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(123320,0)
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(12,20,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 53567860 (ipc=433.7) sim_rate=505357 (inst/sec) elapsed = 0:0:01:46 / Wed Mar  2 01:15:09 2016
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(10,20,0) tid=(12,0,0)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(0,23,0) tid=(11,0,0)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(12,22,0) tid=(3,4,0)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(8,22,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (124536,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(124537,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (124556,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(124557,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (124605,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(124606,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (124708,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(124709,0)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(14,20,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (124877,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(124878,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (124898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(124899,0)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(10,22,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 54108453 (ipc=432.9) sim_rate=505686 (inst/sec) elapsed = 0:0:01:47 / Wed Mar  2 01:15:10 2016
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(13,21,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (125427,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(125428,0)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(9,21,0) tid=(9,2,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(13,20,0) tid=(4,4,0)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(12,21,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 54493719 (ipc=432.5) sim_rate=504571 (inst/sec) elapsed = 0:0:01:48 / Wed Mar  2 01:15:11 2016
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(10,21,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (126411,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(126412,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(5,23,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (126445,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(126446,0)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(0,23,0) tid=(12,1,0)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(1,21,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 54960191 (ipc=432.8) sim_rate=504221 (inst/sec) elapsed = 0:0:01:49 / Wed Mar  2 01:15:12 2016
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(10,21,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (127080,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(127081,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (127194,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(127195,0)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(7,23,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (127390,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(127391,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (127427,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(127428,0)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(8,22,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (127510,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(127511,0)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(15,22,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (127876,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(127877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (127905,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(127906,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (127919,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(127920,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (128041,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(128042,0)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(11,22,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (128219,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(128220,0)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(7,23,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 55493855 (ipc=431.9) sim_rate=504489 (inst/sec) elapsed = 0:0:01:50 / Wed Mar  2 01:15:13 2016
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(7,23,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (128715,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(128716,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (128731,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(128732,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (128824,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(128825,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (128836,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(128837,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (128849,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(128850,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (128919,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(128920,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (128990,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(128991,0)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(11,22,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (129066,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(129067,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (129099,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(129100,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (129116,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(129117,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (129146,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(129147,0)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(9,23,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 55800078 (ipc=430.9) sim_rate=502703 (inst/sec) elapsed = 0:0:01:51 / Wed Mar  2 01:15:14 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (129572,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(129573,0)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(12,24,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (129696,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(129697,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (129791,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(129792,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (129847,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(129848,0)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(13,22,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (130098,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(130099,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (130264,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(130265,0)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(6,24,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (130473,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(130474,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (130485,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(130486,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 56116614 (ipc=430.0) sim_rate=501041 (inst/sec) elapsed = 0:0:01:52 / Wed Mar  2 01:15:15 2016
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(4,24,0) tid=(10,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (130655,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(130656,0)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(5,25,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (131107,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(131108,0)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(7,22,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (131179,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(131180,0)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(2,25,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 56482869 (ipc=429.5) sim_rate=499848 (inst/sec) elapsed = 0:0:01:53 / Wed Mar  2 01:15:16 2016
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(0,24,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (131786,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(131787,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(10,22,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (131880,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(131881,0)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(3,24,0) tid=(15,5,0)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(2,24,0) tid=(3,3,0)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(6,25,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (132763,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(132764,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(6,24,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (132827,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(132828,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (132884,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(132885,0)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(13,23,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 57127246 (ipc=429.5) sim_rate=501116 (inst/sec) elapsed = 0:0:01:54 / Wed Mar  2 01:15:17 2016
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(1,25,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (133273,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(133274,0)
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(7,25,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (133510,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(133511,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (133522,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(133523,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (133525,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(133526,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (133546,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(133547,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (133591,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(133592,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (133595,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(133596,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (133606,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(133607,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (133657,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(133658,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (133678,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(133679,0)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(8,24,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (133724,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(133725,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (133817,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(133818,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (133833,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(133834,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(6,22,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 57520675 (ipc=429.3) sim_rate=500179 (inst/sec) elapsed = 0:0:01:55 / Wed Mar  2 01:15:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (134014,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(134015,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (134032,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(134033,0)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(4,15,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (134538,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(134539,0)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(5,26,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (134548,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(134549,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (134642,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(134643,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (134693,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(134694,0)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(5,18,0) tid=(10,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (134795,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(134796,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (134809,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(134810,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (134817,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(134818,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (134897,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(134898,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (134945,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(134946,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (134953,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(134954,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (134957,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(134958,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (134962,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(134963,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (134984,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(134985,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 57884293 (ipc=428.8) sim_rate=499002 (inst/sec) elapsed = 0:0:01:56 / Wed Mar  2 01:15:19 2016
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(5,27,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (135046,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(135047,0)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(2,25,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (135347,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(135348,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (135468,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(135469,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (135500,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(135501,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (135514,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(135515,0)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(10,27,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (135652,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(135653,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (135706,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(135707,0)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(1,27,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (135912,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(135913,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (135985,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(135986,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 58260263 (ipc=428.4) sim_rate=497950 (inst/sec) elapsed = 0:0:01:57 / Wed Mar  2 01:15:20 2016
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(1,28,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (136258,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(136259,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (136324,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(136325,0)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(2,28,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 58457248 (ipc=428.3) sim_rate=495400 (inst/sec) elapsed = 0:0:01:58 / Wed Mar  2 01:15:21 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (136516,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(136517,0)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(14,25,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (136632,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(136633,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (136666,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(136667,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (136669,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(136670,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (136701,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(136702,0)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(15,27,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (136796,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(136797,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (136830,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(136831,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (136842,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(136843,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (136893,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(136894,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (136913,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(136914,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (136920,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(136921,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (136938,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(136939,0)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(9,17,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (137012,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(137013,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (137048,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(137049,0)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(0,26,0) tid=(13,6,0)
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(11,28,0) tid=(4,4,0)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(9,28,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 58999287 (ipc=429.1) sim_rate=495792 (inst/sec) elapsed = 0:0:01:59 / Wed Mar  2 01:15:22 2016
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(0,26,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (137664,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(137665,0)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(14,26,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (137893,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(137894,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (137902,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(137903,0)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(6,18,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (138012,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(138013,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (138032,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(138033,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (138072,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(138073,0)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(12,27,0) tid=(3,1,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(9,27,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (138414,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(138415,0)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(12,28,0) tid=(12,7,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 59579943 (ipc=430.2) sim_rate=496499 (inst/sec) elapsed = 0:0:02:00 / Wed Mar  2 01:15:23 2016
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(4,26,0) tid=(3,6,0)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(5,27,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (138848,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(138849,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (138981,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(138982,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 59856907 (ipc=430.6) sim_rate=494685 (inst/sec) elapsed = 0:0:02:01 / Wed Mar  2 01:15:24 2016
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(12,28,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (139067,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(139068,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (139168,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(139169,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (139201,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(139202,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (139216,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(139217,0)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(6,27,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (139249,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(139250,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (139362,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(139363,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (139369,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(139370,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (139409,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(139410,0)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(8,29,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (139449,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(139450,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (139489,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(139490,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (139565,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(139566,0)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(0,28,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (139684,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(139685,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (139752,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(139753,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (139814,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(139815,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (139815,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(139816,0)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(8,28,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (139862,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(139863,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (139953,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(139954,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (139990,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(139991,0)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(10,29,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 60352340 (ipc=431.1) sim_rate=494691 (inst/sec) elapsed = 0:0:02:02 / Wed Mar  2 01:15:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (140019,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(140020,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (140054,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(140055,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (140057,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(140058,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (140173,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(140174,0)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(6,28,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (140215,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(140216,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (140220,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(140221,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (140236,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(140237,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (140243,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(140244,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (140312,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(140313,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (140343,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(140344,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (140356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (140356,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(140357,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(140357,0)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(11,30,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (140408,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(140409,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 60610710 (ipc=431.4) sim_rate=492770 (inst/sec) elapsed = 0:0:02:03 / Wed Mar  2 01:15:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (140505,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(140506,0)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(12,29,0) tid=(8,6,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(6,23,0) tid=(14,0,0)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(3,28,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (141064,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(141065,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (141068,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(141069,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (141104,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(141105,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (141165,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (141174,0), 3 CTAs running
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(12,29,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (141351,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (141436,0), 4 CTAs running
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(5,30,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 61066696 (ipc=431.6) sim_rate=492473 (inst/sec) elapsed = 0:0:02:04 / Wed Mar  2 01:15:27 2016
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(5,31,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (141668,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (141715,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (141763,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (141841,0), 2 CTAs running
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(4,30,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (141854,0), 1 CTAs running
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(10,31,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (142095,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (142110,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (142196,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (142226,0), 4 CTAs running
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(10,30,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (142287,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (142335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (142360,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (142384,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (142392,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (142400,0), 3 CTAs running
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(4,30,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 61570850 (ipc=432.1) sim_rate=492566 (inst/sec) elapsed = 0:0:02:05 / Wed Mar  2 01:15:28 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (142509,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (142518,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (142588,0), 3 CTAs running
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(1,29,0) tid=(0,1,0)
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(4,30,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (142814,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (142837,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (142838,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (142897,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (142953,0), 4 CTAs running
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(5,29,0) tid=(4,2,0)
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(11,30,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (143285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (143434,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(0,30,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 62039052 (ipc=432.3) sim_rate=492373 (inst/sec) elapsed = 0:0:02:06 / Wed Mar  2 01:15:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (143534,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (143574,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (143639,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (143649,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (143676,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(14,30,0) tid=(4,0,0)
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(12,30,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (143908,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (144005,0), 3 CTAs running
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(15,31,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (144153,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (144362,0), 4 CTAs running
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(12,31,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (144521,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (144539,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (144680,0), 2 CTAs running
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(2,31,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (144748,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (144757,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (144877,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (145015,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (145149,0), 2 CTAs running
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(8,31,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (145225,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (145295,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (145310,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (145314,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (145346,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (145357,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (145385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (145402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (145412,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (145458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (145494,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 62641538 (ipc=430.5) sim_rate=493240 (inst/sec) elapsed = 0:0:02:07 / Wed Mar  2 01:15:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (145516,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (145524,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (145541,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (145662,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (145679,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (145695,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (145845,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (145867,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (145992,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (146056,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (146080,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (146179,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (146197,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (146274,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (146625,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (146678,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (147088,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (147738,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: GPU detected kernel '_Z6renderPjP4Nodejjff' finished on shader 0.
kernel_name = _Z6renderPjP4Nodejjff 
kernel_launch_uid = 1 
gpu_sim_cycle = 147739
gpu_sim_insn = 62682608
gpu_ipc =     424.2794
gpu_tot_sim_cycle = 147739
gpu_tot_sim_insn = 62682608
gpu_tot_ipc =     424.2794
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 86915
gpu_stall_icnt2sh    = 21206
gpu_total_sim_rate=493563

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1273427
	L1I_total_cache_misses = 89665
	L1I_total_cache_miss_rate = 0.0704
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 112143
L1D_cache:
	L1D_cache_core[0]: Access = 17174, Miss = 3991, Miss_rate = 0.232, Pending_hits = 172, Reservation_fails = 24237
	L1D_cache_core[1]: Access = 16652, Miss = 4202, Miss_rate = 0.252, Pending_hits = 179, Reservation_fails = 27454
	L1D_cache_core[2]: Access = 16938, Miss = 4020, Miss_rate = 0.237, Pending_hits = 174, Reservation_fails = 25238
	L1D_cache_core[3]: Access = 16571, Miss = 4097, Miss_rate = 0.247, Pending_hits = 129, Reservation_fails = 28552
	L1D_cache_core[4]: Access = 17492, Miss = 4498, Miss_rate = 0.257, Pending_hits = 106, Reservation_fails = 27152
	L1D_cache_core[5]: Access = 15938, Miss = 3708, Miss_rate = 0.233, Pending_hits = 131, Reservation_fails = 23782
	L1D_cache_core[6]: Access = 16954, Miss = 4025, Miss_rate = 0.237, Pending_hits = 148, Reservation_fails = 25774
	L1D_cache_core[7]: Access = 16502, Miss = 3868, Miss_rate = 0.234, Pending_hits = 150, Reservation_fails = 25180
	L1D_cache_core[8]: Access = 16174, Miss = 3751, Miss_rate = 0.232, Pending_hits = 167, Reservation_fails = 23645
	L1D_cache_core[9]: Access = 16969, Miss = 4012, Miss_rate = 0.236, Pending_hits = 201, Reservation_fails = 24686
	L1D_cache_core[10]: Access = 17096, Miss = 4182, Miss_rate = 0.245, Pending_hits = 177, Reservation_fails = 27366
	L1D_cache_core[11]: Access = 16877, Miss = 3928, Miss_rate = 0.233, Pending_hits = 219, Reservation_fails = 23379
	L1D_cache_core[12]: Access = 16273, Miss = 3876, Miss_rate = 0.238, Pending_hits = 155, Reservation_fails = 23663
	L1D_cache_core[13]: Access = 17026, Miss = 4194, Miss_rate = 0.246, Pending_hits = 148, Reservation_fails = 28329
	L1D_cache_core[14]: Access = 16124, Miss = 4012, Miss_rate = 0.249, Pending_hits = 113, Reservation_fails = 24647
	L1D_total_cache_accesses = 250760
	L1D_total_cache_misses = 60364
	L1D_total_cache_miss_rate = 0.2407
	L1D_total_cache_pending_hits = 2369
	L1D_total_cache_reservation_fails = 383084
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 53053
	L1C_total_cache_misses = 424
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33573
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 11880
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 1460
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 7356
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 20542
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52629
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 26479
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 44437
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 300728
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1183762
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 89665
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 112143
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
8269, 8070, 8066, 8046, 7703, 8337, 7964, 7522, 8257, 8237, 7667, 7220, 8301, 8281, 8278, 8286, 6020, 7870, 8334, 8173, 
gpgpu_n_tot_thrd_icount = 74417120
gpgpu_n_tot_w_icount = 2325535
gpgpu_n_stall_shd_mem = 398498
gpgpu_n_mem_read_local = 7356
gpgpu_n_mem_write_local = 44437
gpgpu_n_mem_read_global = 3809
gpgpu_n_mem_write_global = 13223
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 4550360
gpgpu_n_store_insn = 2109827
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 786432
gpgpu_n_param_mem_insn = 827782
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 398498
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:741557	W0_Idle:515032	W0_Scoreboard:778944	W1:48863	W2:33322	W3:21802	W4:23597	W5:24705	W6:19798	W7:24952	W8:20998	W9:20316	W10:22506	W11:14360	W12:12124	W13:18373	W14:12178	W15:12437	W16:21331	W17:12681	W18:11401	W19:9185	W20:12119	W21:9366	W22:9060	W23:10821	W24:8258	W25:8839	W26:11996	W27:12331	W28:12028	W29:11659	W30:12707	W31:13732	W32:1807690
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30472 {8:3809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 589824 {72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 105480 {8:13185,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 684216 {136:5031,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 58848 {8:7356,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 5937864 {40:1045,72:82,136:43310,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 518024 {136:3809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 1793160 {136:13185,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 1000416 {136:7356,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 355496 {8:44437,}
maxmrqlatency = 1081 
maxdqlatency = 0 
maxmflatency = 3135 
averagemflatency = 318 
max_icnt2mem_latency = 1848 
max_icnt2sh_latency = 147738 
mrq_lat_table:11986 	506 	899 	1829 	4075 	3702 	3648 	3657 	1777 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48749 	8428 	2086 	4237 	324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20904 	13055 	13677 	28428 	1822 	1549 	2446 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5131 	4138 	1718 	208 	0 	0 	117 	281 	679 	1604 	3524 	3695 	10927 	22820 	8982 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	233 	8 	2 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        56        36        34        24        24        37        26        42        26        18        27        18        16        20        21 
dram[1]:        52        54        34        32        18        22        28        41        26        20        24        14        22        20        15        20 
dram[2]:        62        62        60        56        28        30        27        36        30        26        18        14        28        30        22        26 
dram[3]:        60        62        62        60        32        30        45        39        24        16        20        15        22        17        18        20 
dram[4]:        62        64        60        60        32        30        31        23        24        22        24        23        17        26        25        18 
dram[5]:        62        62        62        56        32        32        25        39        24        18        19        20        16        20        27        21 
maximum service time to same row:
dram[0]:     16953     27941     20347     16895     21671     17213     17928     20727     18865     18891     57544     19996     49603     37403     35680     23240 
dram[1]:     21027     16091     21431     19143     16559     16549     17100     17071     18128     17802     21305     42865     48596     21296     18259     25213 
dram[2]:     15010     20828     18976     31408     26434     17659     20284     28151     18232     18279     19569     19445     31512     29321     19277     32017 
dram[3]:     11025     19032     17905     31292     26837     16479     15414     23754     19145     17638     18485     18726     31125     28608     23933     19931 
dram[4]:     16061     15623     21141     28350     16664     33044     17850     17683     18606     19572     22830     31624     31106     46417     50552     22365 
dram[5]:     15644     15452     17007     19358     16661     18028     16920     16489     16996     20949     34474     18068     20556     20519     20526     34055 
average row accesses per activate:
dram[0]:  5.716981  5.903846  5.207547  4.611940  3.722222  3.131313  3.678161  3.835052  4.350000  3.400000  3.961039  3.546392  4.250000  4.362500  4.378788  4.250000 
dram[1]:  4.609756  5.807017  4.500000  4.102941  3.220339  4.146667  3.232759  3.537634  2.919463  3.196581  3.567010  3.961039  3.725664  3.708333  3.827161  5.017544 
dram[2]:  5.296875  6.510204  5.781818  7.179487  4.187500  3.891566  3.460177  4.794520  3.611111  4.147727  3.458716  3.614583  4.084337  3.843750  5.158730  4.746032 
dram[3]:  4.909091  5.629630  8.645162  5.216667  3.922078  3.189655  4.056180  4.011236  3.630000  3.378378  3.395604  3.372727  4.237500  4.152174  4.261539  3.900000 
dram[4]:  5.293103  6.055555  7.970588  6.260870  4.179487  3.432990  4.049383  3.644231  3.958333  3.831579  3.717647  3.659575  4.055555  5.457627  5.680851  4.263158 
dram[5]:  5.781818  5.546875  6.733333  8.741936  3.606383  3.133929  3.426087  3.470000  3.391304  3.657408  3.745098  4.753846  3.833333  4.594937  5.100000  4.388060 
average row locality = 32294/7816 = 4.131781
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       140       132       119       132       133       131       131       149       139       156       126       140       147       146       125       132 
dram[1]:       166       143       134       119       156       129       152       131       179       150       139       125       168       150       136       123 
dram[2]:       151       142       135       122       139       131       157       140       156       146       157       143       144       156       139       131 
dram[3]:       145       133       115       132       125       150       143       146       145       153       128       152       141       159       122       136 
dram[4]:       138       143       119       125       133       139       135       152       152       149       129       141       155       138       117       139 
dram[5]:       141       155       132       119       142       145       160       138       158       157       157       128       161       152       128       129 
total reads: 13498
bank skew: 179/115 = 1.56
chip skew: 2302/2178 = 1.06
number of total write accesses:
dram[0]:       163       175       157       177       202       179       189       223       209       235       179       204       210       203       164       174 
dram[1]:       212       188       181       160       224       182       223       198       256       224       207       180       253       206       174       163 
dram[2]:       188       177       183       158       196       192       234       210       234       219       220       204       195       213       186       168 
dram[3]:       179       171       153       181       177       220       218       211       218       222       181       219       198       223       155       176 
dram[4]:       169       184       152       163       193       194       193       227       228       215       187       203       210       184       150       185 
dram[5]:       177       200       171       152       197       206       234       209       232       238       225       181       230       211       178       165 
total reads: 18796
bank skew: 256/150 = 1.71
chip skew: 3231/3037 = 1.06
average mf latency per bank:
dram[0]:        717       511       718       569       659       635       824       633       695       546       714       620       637       591       660       581
dram[1]:        537       487       558       610       517       587       612       678       471       558       581       656       484       574       540       607
dram[2]:        609       624       699       769       743       736       713       791       662       654       672       687       712       608       644       660
dram[3]:        565       653       744       669       682       602       703       741       633       614       718       604       649       569       674       612
dram[4]:        600       529       772       733       650       693       778       676       612       625       674       650       585       693       690       601
dram[5]:        550       477       688       698       603       546       600       634       552       530       561       638       516       542       576       584
maximum mf latency per bank:
dram[0]:       2227      1617      2724      1872      2242      2087      2258      2046      2242      1721      1989      1844      2262      1744      2140      1925
dram[1]:       1719      1604      2159      1966      2040      1737      2004      1712      1685      1691      1920      1949      1778      1868      1874      1782
dram[2]:       2294      2174      2696      2717      2522      2396      2665      2653      3119      2856      2817      2450      2298      2430      2198      1994
dram[3]:       2280      2453      2444      2986      2220      2624      2630      2959      2930      2699      2033      2885      2735      2239      2147      2550
dram[4]:       2479      2554      3135      2909      2741      2566      2761      2231      2530      2309      2146      2025      2013      2183      2102      2210
dram[5]:       2644      2445      2776      2854      2764      2591      2570      2065      2212      2098      2418      1813      1984      2052      1950      2001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=195015 n_nop=172576 n_act=1269 n_pre=1253 n_req=5221 n_rd=8712 n_write=11205 bw_util=0.1021
n_activity=68298 dram_eff=0.2916
bk0: 560a 181051i bk1: 528a 181552i bk2: 476a 179969i bk3: 528a 177813i bk4: 532a 175688i bk5: 524a 174386i bk6: 524a 173893i bk7: 596a 173014i bk8: 556a 177525i bk9: 624a 175645i bk10: 504a 177650i bk11: 560a 175223i bk12: 588a 175875i bk13: 584a 175974i bk14: 500a 178195i bk15: 528a 178038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.27828
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=195015 n_nop=170945 n_act=1466 n_pre=1450 n_req=5531 n_rd=9200 n_write=11954 bw_util=0.1085
n_activity=72803 dram_eff=0.2906
bk0: 664a 178203i bk1: 572a 179949i bk2: 536a 178693i bk3: 476a 179756i bk4: 624a 173423i bk5: 516a 176430i bk6: 608a 173778i bk7: 524a 176329i bk8: 716a 173680i bk9: 600a 175419i bk10: 556a 175871i bk11: 500a 177786i bk12: 672a 173066i bk13: 600a 174530i bk14: 544a 178031i bk15: 492a 178633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.18137
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=195015 n_nop=171623 n_act=1262 n_pre=1246 n_req=5466 n_rd=9156 n_write=11728 bw_util=0.1071
n_activity=72009 dram_eff=0.29
bk0: 604a 181142i bk1: 568a 180047i bk2: 540a 179932i bk3: 488a 180812i bk4: 556a 177154i bk5: 524a 175539i bk6: 628a 172532i bk7: 560a 174361i bk8: 624a 175408i bk9: 584a 175937i bk10: 628a 175291i bk11: 572a 175911i bk12: 576a 175725i bk13: 624a 175408i bk14: 556a 177334i bk15: 524a 178303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.34914
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=195015 n_nop=172068 n_act=1311 n_pre=1295 n_req=5327 n_rd=8900 n_write=11441 bw_util=0.1043
n_activity=70694 dram_eff=0.2877
bk0: 580a 181377i bk1: 532a 181079i bk2: 460a 183056i bk3: 528a 179208i bk4: 500a 177665i bk5: 600a 174182i bk6: 572a 174825i bk7: 584a 173991i bk8: 580a 176619i bk9: 612a 176056i bk10: 512a 176581i bk11: 608a 174900i bk12: 564a 176680i bk13: 636a 174755i bk14: 488a 178643i bk15: 544a 177817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.2551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=195015 n_nop=172653 n_act=1194 n_pre=1178 n_req=5241 n_rd=8816 n_write=11174 bw_util=0.1025
n_activity=70717 dram_eff=0.2827
bk0: 552a 181250i bk1: 572a 181020i bk2: 476a 181398i bk3: 500a 181565i bk4: 532a 177842i bk5: 556a 175741i bk6: 540a 175325i bk7: 608a 172719i bk8: 608a 175821i bk9: 596a 176536i bk10: 516a 177272i bk11: 564a 176430i bk12: 620a 175738i bk13: 552a 176431i bk14: 468a 180190i bk15: 556a 177343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.29857
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=195015 n_nop=171360 n_act=1314 n_pre=1298 n_req=5508 n_rd=9208 n_write=11835 bw_util=0.1079
n_activity=74969 dram_eff=0.2807
bk0: 564a 181332i bk1: 620a 179045i bk2: 528a 180637i bk3: 476a 182394i bk4: 568a 176387i bk5: 580a 176370i bk6: 640a 174278i bk7: 552a 175976i bk8: 632a 175358i bk9: 628a 175042i bk10: 628a 174587i bk11: 512a 178386i bk12: 644a 175462i bk13: 608a 175696i bk14: 512a 178941i bk15: 516a 178840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.25722

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6743, Miss = 1060, Miss_rate = 0.157, Pending_hits = 94, Reservation_fails = 1216
L2_cache_bank[1]: Access = 6817, Miss = 1118, Miss_rate = 0.164, Pending_hits = 88, Reservation_fails = 400
L2_cache_bank[2]: Access = 6774, Miss = 1230, Miss_rate = 0.182, Pending_hits = 102, Reservation_fails = 1175
L2_cache_bank[3]: Access = 6826, Miss = 1070, Miss_rate = 0.157, Pending_hits = 89, Reservation_fails = 417
L2_cache_bank[4]: Access = 6779, Miss = 1178, Miss_rate = 0.174, Pending_hits = 108, Reservation_fails = 1394
L2_cache_bank[5]: Access = 6979, Miss = 1111, Miss_rate = 0.159, Pending_hits = 93, Reservation_fails = 860
L2_cache_bank[6]: Access = 7008, Miss = 1064, Miss_rate = 0.152, Pending_hits = 91, Reservation_fails = 709
L2_cache_bank[7]: Access = 7149, Miss = 1161, Miss_rate = 0.162, Pending_hits = 86, Reservation_fails = 473
L2_cache_bank[8]: Access = 6880, Miss = 1078, Miss_rate = 0.157, Pending_hits = 78, Reservation_fails = 210
L2_cache_bank[9]: Access = 6664, Miss = 1126, Miss_rate = 0.169, Pending_hits = 80, Reservation_fails = 359
L2_cache_bank[10]: Access = 6784, Miss = 1179, Miss_rate = 0.174, Pending_hits = 90, Reservation_fails = 1077
L2_cache_bank[11]: Access = 6637, Miss = 1123, Miss_rate = 0.169, Pending_hits = 83, Reservation_fails = 561
L2_total_cache_accesses = 82040
L2_total_cache_misses = 13498
L2_total_cache_miss_rate = 0.1645
L2_total_cache_pending_hits = 1082
L2_total_cache_reservation_fails = 8851
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 363
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 6794
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 137
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 34951
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 9466
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 827
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3692
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1339
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12982
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 150
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 53
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7290
L2_cache_data_port_util = 0.145
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=174469
icnt_total_pkts_simt_to_mem=292997
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.479
	minimum = 6
	maximum = 1452
Network latency average = 15.0905
	minimum = 6
	maximum = 1011
Slowest packet = 655
Flit latency average = 14.5865
	minimum = 6
	maximum = 1007
Slowest flit = 5269
Fragmentation average = 0.239216
	minimum = 0
	maximum = 798
Injected packet rate average = 0.0398724
	minimum = 0.0348452 (at node 5)
	maximum = 0.045709 (at node 22)
Accepted packet rate average = 0.0398724
	minimum = 0.03295 (at node 5)
	maximum = 0.0483894 (at node 22)
Injected flit rate average = 0.11719
	minimum = 0.0921355 (at node 19)
	maximum = 0.147294 (at node 4)
Accepted flit rate average= 0.11719
	minimum = 0.0683097 (at node 1)
	maximum = 0.17183 (at node 22)
Injected packet length average = 2.93913
Accepted packet length average = 2.93913
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.479 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1452 (1 samples)
Network latency average = 15.0905 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1011 (1 samples)
Flit latency average = 14.5865 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1007 (1 samples)
Fragmentation average = 0.239216 (1 samples)
	minimum = 0 (1 samples)
	maximum = 798 (1 samples)
Injected packet rate average = 0.0398724 (1 samples)
	minimum = 0.0348452 (1 samples)
	maximum = 0.045709 (1 samples)
Accepted packet rate average = 0.0398724 (1 samples)
	minimum = 0.03295 (1 samples)
	maximum = 0.0483894 (1 samples)
Injected flit rate average = 0.11719 (1 samples)
	minimum = 0.0921355 (1 samples)
	maximum = 0.147294 (1 samples)
Accepted flit rate average = 0.11719 (1 samples)
	minimum = 0.0683097 (1 samples)
	maximum = 0.17183 (1 samples)
Injected packet size average = 2.93913 (1 samples)
Accepted packet size average = 2.93913 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 7 sec (127 sec)
gpgpu_simulation_rate = 493563 (inst/sec)
gpgpu_simulation_rate = 1163 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

checksum=75ef40cb5b8e
Kernel Time: 125733.515625 
