Info: Generated by version: 24.2 build 40
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ip\reset_release.ip --block-symbol-file --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ip\reset_release --family="Agilex 7" --part=AGIC040R39A2E2VR0
Info: reset_release.s10_user_rst_clkgate_0: Please use the new Intel FPGA IP named intel_user_rst_clkgate
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ip\reset_release.ip --synthesis=VERILOG --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ip\reset_release --family="Agilex 7" --part=AGIC040R39A2E2VR0
Info: reset_release.s10_user_rst_clkgate_0: Please use the new Intel FPGA IP named intel_user_rst_clkgate
Info: reset_release: "Transforming system: reset_release"
Info: reset_release: "Naming system components in system: reset_release"
Info: reset_release: "Processing generation queue"
Info: reset_release: "Generating: reset_release"
Info: reset_release: "Generating: altera_s10_user_rst_clkgate"
Info: s10_user_rst_clkgate_0: generating top-level entity altera_s10_user_rst_clkgate
Info: reset_release: Done "reset_release" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
