{"vcs1":{"timestamp_begin":1731487641.681143093, "rt":1.86, "ut":0.64, "st":0.21}}
{"vcselab":{"timestamp_begin":1731487643.602650107, "rt":1.96, "ut":0.24, "st":0.14}}
{"link":{"timestamp_begin":1731487645.626941011, "rt":0.38, "ut":0.11, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731487641.196349858}
{"VCS_COMP_START_TIME": 1731487641.196349858}
{"VCS_COMP_END_TIME": 1731487687.933338800}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332828}}
{"stitch_vcselab": {"peak_mem": 231548}}
