action = "synthesis"

syn_device = "GW2A"
syn_grade = "-LV18PG256C8"
syn_package = "/I7"
syn_top = "tang_top"
syn_project = "tang_top"
syn_tool = "gowin"

modules = {
  "local" : [ "../../../top/tang/verilog" ],
}
