Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Wed Jun  1 17:00:02 2022
| Host              : marvin running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file CoreSight_Decode_wrapper_timing_summary_routed.rpt -pb CoreSight_Decode_wrapper_timing_summary_routed.pb -rpx CoreSight_Decode_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : CoreSight_Decode_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.063        0.000                      0                  489        0.046        0.000                      0                  489        1.000        0.000                       0                   372  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            7.063        0.000                      0                  489        0.046        0.000                      0                  489        1.000        0.000                       0                   372  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.636ns (23.973%)  route 2.017ns (76.027%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.760ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.685ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.627     1.790    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y68         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.868 f  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/Q
                         net (fo=9, routed)           0.659     2.527    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_data[4]
    SLICE_X39Y72         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.660 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7/O
                         net (fo=4, routed)           0.254     2.914    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7_n_0
    SLICE_X38Y72         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.003 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5/O
                         net (fo=7, routed)           0.147     3.150    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5_n_0
    SLICE_X37Y71         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.272 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13/O
                         net (fo=2, routed)           0.291     3.563    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13_n_0
    SLICE_X40Y74         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.629 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3/O
                         net (fo=3, routed)           0.203     3.832    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3_n_0
    SLICE_X40Y74         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.980 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff[31]_i_1/O
                         net (fo=24, routed)          0.463     4.443    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff
    SLICE_X39Y69         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.417    11.547    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X39Y69         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[10]/C
                         clock pessimism              0.149    11.696    
                         clock uncertainty           -0.130    11.566    
    SLICE_X39Y69         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.506    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[10]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.636ns (23.973%)  route 2.017ns (76.027%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.760ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.685ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.627     1.790    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y68         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.868 f  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/Q
                         net (fo=9, routed)           0.659     2.527    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_data[4]
    SLICE_X39Y72         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.660 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7/O
                         net (fo=4, routed)           0.254     2.914    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7_n_0
    SLICE_X38Y72         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.003 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5/O
                         net (fo=7, routed)           0.147     3.150    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5_n_0
    SLICE_X37Y71         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.272 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13/O
                         net (fo=2, routed)           0.291     3.563    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13_n_0
    SLICE_X40Y74         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.629 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3/O
                         net (fo=3, routed)           0.203     3.832    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3_n_0
    SLICE_X40Y74         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.980 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff[31]_i_1/O
                         net (fo=24, routed)          0.463     4.443    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff
    SLICE_X39Y69         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.417    11.547    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X39Y69         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[7]/C
                         clock pessimism              0.149    11.696    
                         clock uncertainty           -0.130    11.566    
    SLICE_X39Y69         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.506    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[7]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.636ns (23.919%)  route 2.023ns (76.081%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 11.559 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.760ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.685ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.627     1.790    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y68         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.868 f  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/Q
                         net (fo=9, routed)           0.659     2.527    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_data[4]
    SLICE_X39Y72         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.660 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7/O
                         net (fo=4, routed)           0.254     2.914    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7_n_0
    SLICE_X38Y72         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.003 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5/O
                         net (fo=7, routed)           0.147     3.150    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5_n_0
    SLICE_X37Y71         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.272 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13/O
                         net (fo=2, routed)           0.291     3.563    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13_n_0
    SLICE_X40Y74         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.629 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3/O
                         net (fo=3, routed)           0.203     3.832    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3_n_0
    SLICE_X40Y74         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.980 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff[31]_i_1/O
                         net (fo=24, routed)          0.469     4.449    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff
    SLICE_X41Y69         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.429    11.559    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X41Y69         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[18]/C
                         clock pessimism              0.148    11.707    
                         clock uncertainty           -0.130    11.578    
    SLICE_X41Y69         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.517    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[18]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  7.068    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.636ns (23.919%)  route 2.023ns (76.081%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 11.559 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.760ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.685ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.627     1.790    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y68         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.868 f  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/Q
                         net (fo=9, routed)           0.659     2.527    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_data[4]
    SLICE_X39Y72         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.660 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7/O
                         net (fo=4, routed)           0.254     2.914    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7_n_0
    SLICE_X38Y72         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.003 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5/O
                         net (fo=7, routed)           0.147     3.150    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5_n_0
    SLICE_X37Y71         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.272 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13/O
                         net (fo=2, routed)           0.291     3.563    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13_n_0
    SLICE_X40Y74         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.629 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3/O
                         net (fo=3, routed)           0.203     3.832    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3_n_0
    SLICE_X40Y74         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.980 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff[31]_i_1/O
                         net (fo=24, routed)          0.469     4.449    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff
    SLICE_X41Y69         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.429    11.559    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X41Y69         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[20]/C
                         clock pessimism              0.148    11.707    
                         clock uncertainty           -0.130    11.578    
    SLICE_X41Y69         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    11.517    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[20]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  7.068    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.636ns (23.919%)  route 2.023ns (76.081%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 11.559 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.760ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.685ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.627     1.790    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y68         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.868 f  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/Q
                         net (fo=9, routed)           0.659     2.527    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_data[4]
    SLICE_X39Y72         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.660 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7/O
                         net (fo=4, routed)           0.254     2.914    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7_n_0
    SLICE_X38Y72         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.003 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5/O
                         net (fo=7, routed)           0.147     3.150    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5_n_0
    SLICE_X37Y71         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.272 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13/O
                         net (fo=2, routed)           0.291     3.563    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13_n_0
    SLICE_X40Y74         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.629 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3/O
                         net (fo=3, routed)           0.203     3.832    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3_n_0
    SLICE_X40Y74         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.980 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff[31]_i_1/O
                         net (fo=24, routed)          0.469     4.449    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff
    SLICE_X41Y69         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.429    11.559    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X41Y69         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[4]/C
                         clock pessimism              0.148    11.707    
                         clock uncertainty           -0.130    11.578    
    SLICE_X41Y69         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    11.517    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[4]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  7.068    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.636ns (23.919%)  route 2.023ns (76.081%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 11.559 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.760ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.685ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.627     1.790    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y68         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.868 f  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/Q
                         net (fo=9, routed)           0.659     2.527    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_data[4]
    SLICE_X39Y72         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.660 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7/O
                         net (fo=4, routed)           0.254     2.914    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7_n_0
    SLICE_X38Y72         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.003 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5/O
                         net (fo=7, routed)           0.147     3.150    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5_n_0
    SLICE_X37Y71         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.272 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13/O
                         net (fo=2, routed)           0.291     3.563    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13_n_0
    SLICE_X40Y74         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.629 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3/O
                         net (fo=3, routed)           0.203     3.832    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3_n_0
    SLICE_X40Y74         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.980 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff[31]_i_1/O
                         net (fo=24, routed)          0.469     4.449    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff
    SLICE_X41Y69         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.429    11.559    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X41Y69         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[5]/C
                         clock pessimism              0.148    11.707    
                         clock uncertainty           -0.130    11.578    
    SLICE_X41Y69         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    11.517    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[5]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  7.068    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.636ns (24.433%)  route 1.967ns (75.567%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.760ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.685ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.627     1.790    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y68         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.868 f  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/Q
                         net (fo=9, routed)           0.659     2.527    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_data[4]
    SLICE_X39Y72         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.660 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7/O
                         net (fo=4, routed)           0.254     2.914    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7_n_0
    SLICE_X38Y72         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.003 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5/O
                         net (fo=7, routed)           0.147     3.150    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5_n_0
    SLICE_X37Y71         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.272 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13/O
                         net (fo=2, routed)           0.291     3.563    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13_n_0
    SLICE_X40Y74         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.629 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3/O
                         net (fo=3, routed)           0.203     3.832    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3_n_0
    SLICE_X40Y74         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.980 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff[31]_i_1/O
                         net (fo=24, routed)          0.413     4.393    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff
    SLICE_X39Y70         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.417    11.547    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X39Y70         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[12]/C
                         clock pessimism              0.149    11.696    
                         clock uncertainty           -0.130    11.566    
    SLICE_X39Y70         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.506    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[12]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.636ns (24.433%)  route 1.967ns (75.567%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.760ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.685ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.627     1.790    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y68         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.868 f  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/Q
                         net (fo=9, routed)           0.659     2.527    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_data[4]
    SLICE_X39Y72         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.660 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7/O
                         net (fo=4, routed)           0.254     2.914    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7_n_0
    SLICE_X38Y72         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.003 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5/O
                         net (fo=7, routed)           0.147     3.150    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5_n_0
    SLICE_X37Y71         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.272 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13/O
                         net (fo=2, routed)           0.291     3.563    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13_n_0
    SLICE_X40Y74         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.629 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3/O
                         net (fo=3, routed)           0.203     3.832    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3_n_0
    SLICE_X40Y74         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.980 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff[31]_i_1/O
                         net (fo=24, routed)          0.413     4.393    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff
    SLICE_X39Y70         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.417    11.547    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X39Y70         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[23]/C
                         clock pessimism              0.149    11.696    
                         clock uncertainty           -0.130    11.566    
    SLICE_X39Y70         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    11.506    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[23]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.636ns (24.990%)  route 1.909ns (75.010%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.760ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.685ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.627     1.790    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y68         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.868 f  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/Q
                         net (fo=9, routed)           0.659     2.527    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_data[4]
    SLICE_X39Y72         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.660 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7/O
                         net (fo=4, routed)           0.254     2.914    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7_n_0
    SLICE_X38Y72         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.003 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5/O
                         net (fo=7, routed)           0.147     3.150    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5_n_0
    SLICE_X37Y71         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.272 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13/O
                         net (fo=2, routed)           0.291     3.563    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13_n_0
    SLICE_X40Y74         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.629 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3/O
                         net (fo=3, routed)           0.203     3.832    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3_n_0
    SLICE_X40Y74         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.980 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff[31]_i_1/O
                         net (fo=24, routed)          0.355     4.335    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff
    SLICE_X40Y70         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.425    11.555    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X40Y70         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[15]/C
                         clock pessimism              0.148    11.703    
                         clock uncertainty           -0.130    11.574    
    SLICE_X40Y70         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.513    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[15]
  -------------------------------------------------------------------
                         required time                         11.513    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.636ns (25.099%)  route 1.898ns (74.901%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.760ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.685ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.627     1.790    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y68         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.868 f  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/Q
                         net (fo=9, routed)           0.659     2.527    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_data[4]
    SLICE_X39Y72         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.660 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7/O
                         net (fo=4, routed)           0.254     2.914    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_7_n_0
    SLICE_X38Y72         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.003 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5/O
                         net (fo=7, routed)           0.147     3.150    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/frame[15]_i_5_n_0
    SLICE_X37Y71         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.272 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13/O
                         net (fo=2, routed)           0.291     3.563    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[2]_i_13_n_0
    SLICE_X40Y74         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.629 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3/O
                         net (fo=3, routed)           0.203     3.832    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug[0]_i_3_n_0
    SLICE_X40Y74         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.980 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff[31]_i_1/O
                         net (fo=24, routed)          0.344     4.324    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff
    SLICE_X39Y72         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.414    11.544    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X39Y72         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[0]/C
                         clock pessimism              0.149    11.693    
                         clock uncertainty           -0.130    11.563    
    SLICE_X39Y72         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.504    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[0]
  -------------------------------------------------------------------
                         required time                         11.504    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  7.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.898ns (routing 0.418ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.472ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.898     0.991    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y69         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.029 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][16]/Q
                         net (fo=1, routed)           0.061     1.090    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe[4][16]
    SLICE_X37Y69         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.024     1.140    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y69         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[3][16]/C
                         clock pessimism             -0.143     0.997    
    SLICE_X37Y69         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.044    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.891ns (routing 0.418ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.472ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.891     0.984    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X36Y72         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.023 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[1]/Q
                         net (fo=8, routed)           0.029     1.052    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg_n_0_[1]
    SLICE_X36Y72         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     1.067 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount[1]_i_1/O
                         net (fo=1, routed)           0.015     1.082    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount[1]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.015     1.131    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X36Y72         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[1]/C
                         clock pessimism             -0.141     0.990    
    SLICE_X36Y72         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.036    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.906ns (routing 0.418ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.472ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.906     0.999    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y66         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.037 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][7]/Q
                         net (fo=1, routed)           0.061     1.098    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe[4][7]
    SLICE_X37Y66         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.033     1.149    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y66         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[3][7]/C
                         clock pessimism             -0.144     1.005    
    SLICE_X37Y66         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.052    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.899ns (routing 0.418ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.472ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.899     0.992    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y64         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.030 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[5][3]/Q
                         net (fo=1, routed)           0.061     1.091    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe[5][3]
    SLICE_X37Y64         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.025     1.141    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y64         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][3]/C
                         clock pessimism             -0.143     0.998    
    SLICE_X37Y64         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.045    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.906ns (routing 0.418ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.472ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.906     0.999    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y65         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.037 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[5][9]/Q
                         net (fo=1, routed)           0.061     1.098    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe[5][9]
    SLICE_X37Y65         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.033     1.149    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y65         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][9]/C
                         clock pessimism             -0.144     1.005    
    SLICE_X37Y65         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.052    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.891ns (routing 0.418ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.472ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.891     0.984    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X36Y72         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.023 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[2]/Q
                         net (fo=7, routed)           0.030     1.053    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg_n_0_[2]
    SLICE_X36Y72         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     1.067 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount[2]_i_2/O
                         net (fo=1, routed)           0.017     1.084    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount[2]_i_2_n_0
    SLICE_X36Y72         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.015     1.131    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X36Y72         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[2]/C
                         clock pessimism             -0.141     0.990    
    SLICE_X36Y72         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.036    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/processcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/Decoder_Debugger_0/inst/dbgreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.896ns (routing 0.418ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.472ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.896     0.989    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X40Y73         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.028 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug_reg[1]/Q
                         net (fo=6, routed)           0.080     1.108    CoreSight_Decode_i/Decoder_Debugger_0/inst/dbg_intr[1]
    SLICE_X40Y72         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/dbgreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.021     1.137    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y72         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/dbgreg_reg[1]/C
                         clock pessimism             -0.129     1.008    
    SLICE_X40Y72         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.054    CoreSight_Decode_i/Decoder_Debugger_0/inst/dbgreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.061ns (55.963%)  route 0.048ns (44.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.893ns (routing 0.418ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.472ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.893     0.986    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X39Y74         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.025 f  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.032     1.057    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/state__0[1]
    SLICE_X39Y74         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.079 r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.016     1.095    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/state__1[1]
    SLICE_X39Y74         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.017     1.133    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/trace_clk
    SLICE_X39Y74         FDRE                                         r  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.141     0.992    
    SLICE_X39Y74         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.038    CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.905ns (routing 0.418ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.472ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.905     0.998    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y66         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.037 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[1][4]/Q
                         net (fo=1, routed)           0.078     1.115    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe[1][4]
    SLICE_X37Y68         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.024     1.140    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X37Y68         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]/C
                         clock pessimism             -0.128     1.012    
    SLICE_X37Y68         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.058    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[5][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.036%)  route 0.071ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.893ns (routing 0.418ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.472ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.893     0.986    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X36Y66         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[5][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.026 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[5][20]/Q
                         net (fo=1, routed)           0.071     1.097    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe[5][20]
    SLICE_X36Y66         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.016     1.132    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_ps_trace_clk
    SLICE_X36Y66         FDRE                                         r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][20]/C
                         clock pessimism             -0.140     0.992    
    SLICE_X36Y66         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.038    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/trace_data_pipe_reg[4][20]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/PLPSTRACECLK  n/a            8.000         10.000      2.000      PS8_X0Y0      CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLPSTRACECLK
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/align16_reg/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X40Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug_reg[0]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X40Y73  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug_reg[1]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X40Y73  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug_reg[2]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X39Y72  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[0]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X39Y69  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[10]/C
Min Period        n/a     FDRE/C            n/a            0.550         10.000      9.450      SLICE_X39Y75  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bugbuff_reg[11]/C
Low Pulse Width   Slow    PS8/PLPSTRACECLK  n/a            4.000         5.000       1.000      PS8_X0Y0      CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLPSTRACECLK
Low Pulse Width   Fast    PS8/PLPSTRACECLK  n/a            4.000         5.000       1.000      PS8_X0Y0      CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLPSTRACECLK
Low Pulse Width   Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/align16_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/align16_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X40Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X40Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug_reg[0]/C
High Pulse Width  Slow    PS8/PLPSTRACECLK  n/a            4.000         5.000       1.000      PS8_X0Y0      CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLPSTRACECLK
High Pulse Width  Fast    PS8/PLPSTRACECLK  n/a            4.000         5.000       1.000      PS8_X0Y0      CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLPSTRACECLK
High Pulse Width  Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/align16_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X39Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/align16_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X40Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.275         5.000       4.725      SLICE_X40Y74  CoreSight_Decode_i/CoreSight_L0_Decoder_0/inst/bug_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.763ns  (logic 2.859ns (60.024%)  route 1.904ns (39.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.760ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.611     1.774    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X41Y70         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.852 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[4]/Q
                         net (fo=1, routed)           1.904     3.756    led_0_OBUF[4]
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.781     6.537 r  led_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.537    led_0[4]
    AJ15                                                              r  led_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.634ns  (logic 2.869ns (61.913%)  route 1.765ns (38.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.635ns (routing 0.760ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.635     1.798    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X41Y69         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.878 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[2]/Q
                         net (fo=1, routed)           1.765     3.643    led_0_OBUF[2]
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.789     6.432 r  led_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.432    led_0[2]
    AE13                                                              r  led_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 2.886ns (64.164%)  route 1.612ns (35.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.760ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.623     1.786    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y70         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.864 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[7]/Q
                         net (fo=1, routed)           1.612     3.476    led_0_OBUF[7]
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.808     6.284 r  led_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.284    led_0[7]
    AL12                                                              r  led_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.488ns  (logic 2.865ns (63.839%)  route 1.623ns (36.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.760ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.623     1.786    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y71         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.866 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[0]/Q
                         net (fo=1, routed)           1.623     3.489    led_0_OBUF[0]
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.785     6.274 r  led_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.274    led_0[0]
    AG14                                                              r  led_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.433ns  (logic 2.860ns (64.515%)  route 1.573ns (35.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.619ns (routing 0.760ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.619     1.782    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y75         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.861 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[6]/Q
                         net (fo=1, routed)           1.573     3.434    led_0_OBUF[6]
    AH14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.781     6.215 r  led_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.215    led_0[6]
    AH14                                                              r  led_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.406ns  (logic 2.859ns (64.890%)  route 1.547ns (35.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.619ns (routing 0.760ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.619     1.782    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y75         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.860 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[3]/Q
                         net (fo=1, routed)           1.547     3.407    led_0_OBUF[3]
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.781     6.188 r  led_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.188    led_0[3]
    AJ14                                                              r  led_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.342ns  (logic 2.859ns (65.844%)  route 1.483ns (34.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.620ns (routing 0.760ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.620     1.783    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y74         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.862 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[5]/Q
                         net (fo=1, routed)           1.483     3.345    led_0_OBUF[5]
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.780     6.125 r  led_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.125    led_0[5]
    AH13                                                              r  led_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.214ns  (logic 2.866ns (68.014%)  route 1.348ns (31.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.622ns (routing 0.760ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         1.622     1.785    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y72         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.865 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[1]/Q
                         net (fo=1, routed)           1.348     3.213    led_0_OBUF[1]
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.786     5.999 r  led_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.999    led_0[1]
    AF13                                                              r  led_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.484ns (69.081%)  route 0.664ns (30.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.418ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.896     0.989    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y72         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.030 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[1]/Q
                         net (fo=1, routed)           0.664     1.694    led_0_OBUF[1]
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.443     3.137 r  led_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.137    led_0[1]
    AF13                                                              r  led_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.475ns (66.865%)  route 0.731ns (33.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.418ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.895     0.988    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y74         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.027 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[5]/Q
                         net (fo=1, routed)           0.731     1.758    led_0_OBUF[5]
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.436     3.194 r  led_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.194    led_0[5]
    AH13                                                              r  led_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.476ns (65.840%)  route 0.766ns (34.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.418ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.894     0.987    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y75         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.026 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[3]/Q
                         net (fo=1, routed)           0.766     1.792    led_0_OBUF[3]
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.437     3.229 r  led_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.229    led_0[3]
    AJ14                                                              r  led_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.503ns (65.868%)  route 0.779ns (34.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.418ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.897     0.990    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y70         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.029 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[7]/Q
                         net (fo=1, routed)           0.779     1.808    led_0_OBUF[7]
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.464     3.272 r  led_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.272    led_0[7]
    AL12                                                              r  led_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.476ns (64.120%)  route 0.826ns (35.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.418ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.894     0.987    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y75         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.026 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[6]/Q
                         net (fo=1, routed)           0.826     1.852    led_0_OBUF[6]
    AH14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.437     3.289 r  led_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.289    led_0[6]
    AH14                                                              r  led_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.482ns (63.613%)  route 0.848ns (36.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.418ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.897     0.990    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X40Y71         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.031 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[0]/Q
                         net (fo=1, routed)           0.848     1.879    led_0_OBUF[0]
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.441     3.320 r  led_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.320    led_0[0]
    AG14                                                              r  led_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.486ns (61.947%)  route 0.913ns (38.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.899ns (routing 0.418ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.899     0.992    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X41Y69         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.033 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[2]/Q
                         net (fo=1, routed)           0.913     1.946    led_0_OBUF[2]
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.445     3.391 r  led_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.391    led_0[2]
    AE13                                                              r  led_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.476ns (59.904%)  route 0.988ns (40.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.892ns (routing 0.418ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  CoreSight_Decode_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=372, routed)         0.892     0.985    CoreSight_Decode_i/Decoder_Debugger_0/inst/trace_clk
    SLICE_X41Y70         FDRE                                         r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.024 r  CoreSight_Decode_i/Decoder_Debugger_0/inst/outbyte_reg[4]/Q
                         net (fo=1, routed)           0.988     2.012    led_0_OBUF[4]
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.437     3.449 r  led_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.449    led_0[4]
    AJ15                                                              r  led_0[4] (OUT)
  -------------------------------------------------------------------    -------------------





