// Seed: 3378302695
module module_0 (
    output wor   id_0,
    input  tri   id_1,
    input  uwire id_2
);
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output logic id_6,
    input tri0 id_7,
    input logic id_8
);
  assign id_6 = id_0;
  logic id_10;
  module_0(
      id_3, id_5, id_4
  );
  logic id_11 = id_10;
  wire  id_12;
  always begin
    if (1) begin
      id_6 <= id_8;
    end else
      fork : id_13
        id_1 = id_0;
      join_any
  end
  assign id_6 = id_10;
endmodule
