library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

ENTITY SYNC IS 
PORT(
CLK : IN STD_LOGIC;
HSYNC, VSYNC : OUT STD_LOGIC;
R,G,B : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
);
END SYNC;;

ARCHITECTURE MAIN OF SYNC IS 
SIGNAL HPOS:INTEGER RANGE 0 TO 640:=0;
SIGNAL VPOS:INTEGER RANGE 0 TO 480:=0;