// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pcie_read_resp_multiplexer,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.025500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=543,HLS_SYN_LUT=489}" *)

module pcie_read_resp_multiplexer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        pcie_read_resp_V_last_dout,
        pcie_read_resp_V_last_empty_n,
        pcie_read_resp_V_last_read,
        pcie_read_resp_V_data_V_dout,
        pcie_read_resp_V_data_V_empty_n,
        pcie_read_resp_V_data_V_read,
        device_pcie_read_resp_V_last_din,
        device_pcie_read_resp_V_last_full_n,
        device_pcie_read_resp_V_last_write,
        device_pcie_read_resp_V_data_V_din,
        device_pcie_read_resp_V_data_V_full_n,
        device_pcie_read_resp_V_data_V_write,
        host_pcie_read_resp_V_last_din,
        host_pcie_read_resp_V_last_full_n,
        host_pcie_read_resp_V_last_write,
        host_pcie_read_resp_V_data_V_din,
        host_pcie_read_resp_V_data_V_full_n,
        host_pcie_read_resp_V_data_V_write,
        cosim_dramA_read_resp_V_last_din,
        cosim_dramA_read_resp_V_last_full_n,
        cosim_dramA_read_resp_V_last_write,
        cosim_dramA_read_resp_V_data_V_din,
        cosim_dramA_read_resp_V_data_V_full_n,
        cosim_dramA_read_resp_V_data_V_write,
        cosim_dramB_read_resp_V_last_din,
        cosim_dramB_read_resp_V_last_full_n,
        cosim_dramB_read_resp_V_last_write,
        cosim_dramB_read_resp_V_data_V_din,
        cosim_dramB_read_resp_V_data_V_full_n,
        cosim_dramB_read_resp_V_data_V_write,
        cosim_dramC_read_resp_V_last_din,
        cosim_dramC_read_resp_V_last_full_n,
        cosim_dramC_read_resp_V_last_write,
        cosim_dramC_read_resp_V_data_V_din,
        cosim_dramC_read_resp_V_data_V_full_n,
        cosim_dramC_read_resp_V_data_V_write,
        cosim_dramD_read_resp_V_last_din,
        cosim_dramD_read_resp_V_last_full_n,
        cosim_dramD_read_resp_V_last_write,
        cosim_dramD_read_resp_V_data_V_din,
        cosim_dramD_read_resp_V_data_V_full_n,
        cosim_dramD_read_resp_V_data_V_write,
        pcie_read_mux_context_V_dout,
        pcie_read_mux_context_V_empty_n,
        pcie_read_mux_context_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   pcie_read_resp_V_last_dout;
input   pcie_read_resp_V_last_empty_n;
output   pcie_read_resp_V_last_read;
input  [511:0] pcie_read_resp_V_data_V_dout;
input   pcie_read_resp_V_data_V_empty_n;
output   pcie_read_resp_V_data_V_read;
output   device_pcie_read_resp_V_last_din;
input   device_pcie_read_resp_V_last_full_n;
output   device_pcie_read_resp_V_last_write;
output  [511:0] device_pcie_read_resp_V_data_V_din;
input   device_pcie_read_resp_V_data_V_full_n;
output   device_pcie_read_resp_V_data_V_write;
output   host_pcie_read_resp_V_last_din;
input   host_pcie_read_resp_V_last_full_n;
output   host_pcie_read_resp_V_last_write;
output  [511:0] host_pcie_read_resp_V_data_V_din;
input   host_pcie_read_resp_V_data_V_full_n;
output   host_pcie_read_resp_V_data_V_write;
output   cosim_dramA_read_resp_V_last_din;
input   cosim_dramA_read_resp_V_last_full_n;
output   cosim_dramA_read_resp_V_last_write;
output  [511:0] cosim_dramA_read_resp_V_data_V_din;
input   cosim_dramA_read_resp_V_data_V_full_n;
output   cosim_dramA_read_resp_V_data_V_write;
output   cosim_dramB_read_resp_V_last_din;
input   cosim_dramB_read_resp_V_last_full_n;
output   cosim_dramB_read_resp_V_last_write;
output  [511:0] cosim_dramB_read_resp_V_data_V_din;
input   cosim_dramB_read_resp_V_data_V_full_n;
output   cosim_dramB_read_resp_V_data_V_write;
output   cosim_dramC_read_resp_V_last_din;
input   cosim_dramC_read_resp_V_last_full_n;
output   cosim_dramC_read_resp_V_last_write;
output  [511:0] cosim_dramC_read_resp_V_data_V_din;
input   cosim_dramC_read_resp_V_data_V_full_n;
output   cosim_dramC_read_resp_V_data_V_write;
output   cosim_dramD_read_resp_V_last_din;
input   cosim_dramD_read_resp_V_last_full_n;
output   cosim_dramD_read_resp_V_last_write;
output  [511:0] cosim_dramD_read_resp_V_data_V_din;
input   cosim_dramD_read_resp_V_data_V_full_n;
output   cosim_dramD_read_resp_V_data_V_write;
input  [7:0] pcie_read_mux_context_V_dout;
input   pcie_read_mux_context_V_empty_n;
output   pcie_read_mux_context_V_read;

reg ap_idle;
reg pcie_read_mux_context_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    device_pcie_read_resp_V_last_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] has_context_reg_349;
reg   [0:0] empty_n_2_reg_487;
reg   [0:0] tmp_2_reg_511;
reg   [0:0] empty_n_3_reg_483;
reg    device_pcie_read_resp_V_data_V_blk_n;
reg    host_pcie_read_resp_V_last_blk_n;
reg   [0:0] tmp_4_reg_515;
reg    host_pcie_read_resp_V_data_V_blk_n;
reg    cosim_dramA_read_resp_V_last_blk_n;
reg   [0:0] tmp_6_reg_519;
reg    cosim_dramA_read_resp_V_data_V_blk_n;
reg    cosim_dramB_read_resp_V_last_blk_n;
reg   [0:0] tmp_8_reg_523;
reg    cosim_dramB_read_resp_V_data_V_blk_n;
reg    cosim_dramC_read_resp_V_last_blk_n;
reg   [0:0] tmp_s_reg_527;
reg    cosim_dramC_read_resp_V_data_V_blk_n;
reg    cosim_dramD_read_resp_V_last_blk_n;
reg   [0:0] tmp_1_reg_531;
reg    cosim_dramD_read_resp_V_data_V_blk_n;
reg   [7:0] p_010_s_reg_338;
reg   [7:0] p_010_2_reg_381;
reg   [0:0] has_context_4_reg_396;
wire   [0:0] empty_n_3_fu_410_p1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    cosim_dramD_read_resp_V_last1_status;
reg    ap_predicate_op69_write_state3;
wire    cosim_dramC_read_resp_V_last1_status;
reg    ap_predicate_op72_write_state3;
wire    cosim_dramB_read_resp_V_last1_status;
reg    ap_predicate_op75_write_state3;
wire    cosim_dramA_read_resp_V_last1_status;
reg    ap_predicate_op78_write_state3;
wire    host_pcie_read_resp_V_last1_status;
reg    ap_predicate_op81_write_state3;
wire    device_pcie_read_resp_V_last1_status;
reg    ap_predicate_op84_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_phi_mux_has_context_phi_fu_353_p4;
wire   [0:0] empty_n_2_fu_422_p1;
reg   [0:0] tmp_last_reg_491;
reg   [511:0] tmp_data_V_reg_501;
wire   [0:0] tmp_2_fu_434_p2;
wire   [0:0] tmp_4_fu_440_p2;
wire   [0:0] tmp_6_fu_446_p2;
wire   [0:0] tmp_8_fu_452_p2;
wire   [0:0] tmp_s_fu_458_p2;
wire   [0:0] tmp_1_fu_464_p2;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [7:0] ap_phi_mux_p_010_s_phi_fu_342_p4;
reg   [7:0] ap_phi_mux_p_010_1_phi_fu_364_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_010_1_reg_361;
reg   [0:0] ap_phi_mux_has_context_1_phi_fu_374_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_has_context_1_reg_371;
wire   [7:0] ap_phi_reg_pp0_iter0_p_010_2_reg_381;
wire   [0:0] p_has_context_1_fu_476_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_has_context_4_reg_396;
reg    pcie_read_resp_V_last0_update;
wire   [0:0] empty_n_nbread_fu_270_p3_0;
reg    cosim_dramD_read_resp_V_last1_update;
reg    ap_block_pp0_stage0_01001;
reg    cosim_dramC_read_resp_V_last1_update;
reg    cosim_dramB_read_resp_V_last1_update;
reg    cosim_dramA_read_resp_V_last1_update;
reg    host_pcie_read_resp_V_last1_update;
reg    device_pcie_read_resp_V_last1_update;
wire   [0:0] not_s_fu_470_p0;
wire   [0:0] not_s_fu_470_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_284;
reg    ap_condition_238;
reg    ap_condition_303;
reg    ap_condition_282;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_282)) begin
        if ((1'b1 == ap_condition_303)) begin
            has_context_4_reg_396 <= ap_phi_mux_has_context_1_phi_fu_374_p4;
        end else if (((ap_phi_mux_has_context_phi_fu_353_p4 == 1'd0) & (empty_n_3_fu_410_p1 == 1'd0))) begin
            has_context_4_reg_396 <= pcie_read_mux_context_V_empty_n;
        end else if ((1'b1 == ap_condition_238)) begin
            has_context_4_reg_396 <= p_has_context_1_fu_476_p2;
        end else if ((1'b1 == 1'b1)) begin
            has_context_4_reg_396 <= ap_phi_reg_pp0_iter0_has_context_4_reg_396;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_context_reg_349 <= has_context_4_reg_396;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_context_reg_349 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd0) & (empty_n_3_fu_410_p1 == 1'd0))) begin
        p_010_2_reg_381 <= pcie_read_mux_context_V_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_3_fu_410_p1 == 1'd1) & (empty_n_2_fu_422_p1 == 1'd0)) | ((ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1) & (empty_n_2_fu_422_p1 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_2_fu_422_p1 == 1'd1) & (empty_n_3_fu_410_p1 == 1'd1)) | ((empty_n_2_fu_422_p1 == 1'd1) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1)))))) begin
        p_010_2_reg_381 <= ap_phi_mux_p_010_1_phi_fu_364_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_010_2_reg_381 <= ap_phi_reg_pp0_iter0_p_010_2_reg_381;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1) | (empty_n_3_fu_410_p1 == 1'd1)))) begin
        empty_n_2_reg_487 <= empty_n_nbread_fu_270_p3_0;
        tmp_data_V_reg_501 <= pcie_read_resp_V_data_V_dout;
        tmp_last_reg_491 <= pcie_read_resp_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd0))) begin
        empty_n_3_reg_483 <= pcie_read_mux_context_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_010_s_reg_338 <= p_010_2_reg_381;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_fu_422_p1 == 1'd1) & (empty_n_3_fu_410_p1 == 1'd1) & (tmp_s_fu_458_p2 == 1'd0) & (tmp_8_fu_452_p2 == 1'd0) & (tmp_6_fu_446_p2 == 1'd0) & (tmp_4_fu_440_p2 == 1'd0) & (tmp_2_fu_434_p2 == 1'd0)) | ((empty_n_2_fu_422_p1 == 1'd1) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1) & (tmp_s_fu_458_p2 == 1'd0) & (tmp_8_fu_452_p2 == 1'd0) & (tmp_6_fu_446_p2 == 1'd0) & (tmp_4_fu_440_p2 == 1'd0) & (tmp_2_fu_434_p2 == 1'd0))))) begin
        tmp_1_reg_531 <= tmp_1_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_fu_422_p1 == 1'd1) & (empty_n_3_fu_410_p1 == 1'd1)) | ((empty_n_2_fu_422_p1 == 1'd1) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1))))) begin
        tmp_2_reg_511 <= tmp_2_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_fu_422_p1 == 1'd1) & (empty_n_3_fu_410_p1 == 1'd1) & (tmp_2_fu_434_p2 == 1'd0)) | ((empty_n_2_fu_422_p1 == 1'd1) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1) & (tmp_2_fu_434_p2 == 1'd0))))) begin
        tmp_4_reg_515 <= tmp_4_fu_440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_fu_422_p1 == 1'd1) & (empty_n_3_fu_410_p1 == 1'd1) & (tmp_4_fu_440_p2 == 1'd0) & (tmp_2_fu_434_p2 == 1'd0)) | ((empty_n_2_fu_422_p1 == 1'd1) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1) & (tmp_4_fu_440_p2 == 1'd0) & (tmp_2_fu_434_p2 == 1'd0))))) begin
        tmp_6_reg_519 <= tmp_6_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_fu_422_p1 == 1'd1) & (empty_n_3_fu_410_p1 == 1'd1) & (tmp_6_fu_446_p2 == 1'd0) & (tmp_4_fu_440_p2 == 1'd0) & (tmp_2_fu_434_p2 == 1'd0)) | ((empty_n_2_fu_422_p1 == 1'd1) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1) & (tmp_6_fu_446_p2 == 1'd0) & (tmp_4_fu_440_p2 == 1'd0) & (tmp_2_fu_434_p2 == 1'd0))))) begin
        tmp_8_reg_523 <= tmp_8_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_fu_422_p1 == 1'd1) & (empty_n_3_fu_410_p1 == 1'd1) & (tmp_8_fu_452_p2 == 1'd0) & (tmp_6_fu_446_p2 == 1'd0) & (tmp_4_fu_440_p2 == 1'd0) & (tmp_2_fu_434_p2 == 1'd0)) | ((empty_n_2_fu_422_p1 == 1'd1) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1) & (tmp_8_fu_452_p2 == 1'd0) & (tmp_6_fu_446_p2 == 1'd0) & (tmp_4_fu_440_p2 == 1'd0) & (tmp_2_fu_434_p2 == 1'd0))))) begin
        tmp_s_reg_527 <= tmp_s_fu_458_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_284)) begin
        if (((empty_n_3_fu_410_p1 == 1'd1) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd0))) begin
            ap_phi_mux_has_context_1_phi_fu_374_p4 = pcie_read_mux_context_V_empty_n;
        end else if ((ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1)) begin
            ap_phi_mux_has_context_1_phi_fu_374_p4 = ap_phi_mux_has_context_phi_fu_353_p4;
        end else begin
            ap_phi_mux_has_context_1_phi_fu_374_p4 = ap_phi_reg_pp0_iter0_has_context_1_reg_371;
        end
    end else begin
        ap_phi_mux_has_context_1_phi_fu_374_p4 = ap_phi_reg_pp0_iter0_has_context_1_reg_371;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_context_phi_fu_353_p4 = has_context_4_reg_396;
    end else begin
        ap_phi_mux_has_context_phi_fu_353_p4 = has_context_reg_349;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_284)) begin
        if (((empty_n_3_fu_410_p1 == 1'd1) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd0))) begin
            ap_phi_mux_p_010_1_phi_fu_364_p4 = pcie_read_mux_context_V_dout;
        end else if ((ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1)) begin
            ap_phi_mux_p_010_1_phi_fu_364_p4 = ap_phi_mux_p_010_s_phi_fu_342_p4;
        end else begin
            ap_phi_mux_p_010_1_phi_fu_364_p4 = ap_phi_reg_pp0_iter0_p_010_1_reg_361;
        end
    end else begin
        ap_phi_mux_p_010_1_phi_fu_364_p4 = ap_phi_reg_pp0_iter0_p_010_1_reg_361;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_010_s_phi_fu_342_p4 = p_010_2_reg_381;
    end else begin
        ap_phi_mux_p_010_s_phi_fu_342_p4 = p_010_s_reg_338;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_reg_487 == 1'd1) & (tmp_6_reg_519 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_6_reg_519 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0))))) begin
        cosim_dramA_read_resp_V_data_V_blk_n = cosim_dramA_read_resp_V_data_V_full_n;
    end else begin
        cosim_dramA_read_resp_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op78_write_state3 == 1'b1))) begin
        cosim_dramA_read_resp_V_last1_update = 1'b1;
    end else begin
        cosim_dramA_read_resp_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_reg_487 == 1'd1) & (tmp_6_reg_519 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_6_reg_519 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0))))) begin
        cosim_dramA_read_resp_V_last_blk_n = cosim_dramA_read_resp_V_last_full_n;
    end else begin
        cosim_dramA_read_resp_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_reg_487 == 1'd1) & (tmp_8_reg_523 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_8_reg_523 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0))))) begin
        cosim_dramB_read_resp_V_data_V_blk_n = cosim_dramB_read_resp_V_data_V_full_n;
    end else begin
        cosim_dramB_read_resp_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op75_write_state3 == 1'b1))) begin
        cosim_dramB_read_resp_V_last1_update = 1'b1;
    end else begin
        cosim_dramB_read_resp_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_reg_487 == 1'd1) & (tmp_8_reg_523 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_8_reg_523 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0))))) begin
        cosim_dramB_read_resp_V_last_blk_n = cosim_dramB_read_resp_V_last_full_n;
    end else begin
        cosim_dramB_read_resp_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_reg_487 == 1'd1) & (tmp_s_reg_527 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_8_reg_523 == 1'd0) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_s_reg_527 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_8_reg_523 == 1'd0) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0))))) begin
        cosim_dramC_read_resp_V_data_V_blk_n = cosim_dramC_read_resp_V_data_V_full_n;
    end else begin
        cosim_dramC_read_resp_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op72_write_state3 == 1'b1))) begin
        cosim_dramC_read_resp_V_last1_update = 1'b1;
    end else begin
        cosim_dramC_read_resp_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_reg_487 == 1'd1) & (tmp_s_reg_527 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_8_reg_523 == 1'd0) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_s_reg_527 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_8_reg_523 == 1'd0) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0))))) begin
        cosim_dramC_read_resp_V_last_blk_n = cosim_dramC_read_resp_V_last_full_n;
    end else begin
        cosim_dramC_read_resp_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_reg_487 == 1'd1) & (tmp_1_reg_531 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_s_reg_527 == 1'd0) & (tmp_8_reg_523 == 1'd0) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_1_reg_531 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_s_reg_527 == 1'd0) & (tmp_8_reg_523 == 1'd0) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0))))) begin
        cosim_dramD_read_resp_V_data_V_blk_n = cosim_dramD_read_resp_V_data_V_full_n;
    end else begin
        cosim_dramD_read_resp_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op69_write_state3 == 1'b1))) begin
        cosim_dramD_read_resp_V_last1_update = 1'b1;
    end else begin
        cosim_dramD_read_resp_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_reg_487 == 1'd1) & (tmp_1_reg_531 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_s_reg_527 == 1'd0) & (tmp_8_reg_523 == 1'd0) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_1_reg_531 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_s_reg_527 == 1'd0) & (tmp_8_reg_523 == 1'd0) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0))))) begin
        cosim_dramD_read_resp_V_last_blk_n = cosim_dramD_read_resp_V_last_full_n;
    end else begin
        cosim_dramD_read_resp_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_reg_487 == 1'd1) & (tmp_2_reg_511 == 1'd1) & (has_context_reg_349 == 1'd1)) | ((empty_n_2_reg_487 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_2_reg_511 == 1'd1))))) begin
        device_pcie_read_resp_V_data_V_blk_n = device_pcie_read_resp_V_data_V_full_n;
    end else begin
        device_pcie_read_resp_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op84_write_state3 == 1'b1))) begin
        device_pcie_read_resp_V_last1_update = 1'b1;
    end else begin
        device_pcie_read_resp_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_reg_487 == 1'd1) & (tmp_2_reg_511 == 1'd1) & (has_context_reg_349 == 1'd1)) | ((empty_n_2_reg_487 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_2_reg_511 == 1'd1))))) begin
        device_pcie_read_resp_V_last_blk_n = device_pcie_read_resp_V_last_full_n;
    end else begin
        device_pcie_read_resp_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_reg_487 == 1'd1) & (tmp_4_reg_515 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_4_reg_515 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_2_reg_511 == 1'd0))))) begin
        host_pcie_read_resp_V_data_V_blk_n = host_pcie_read_resp_V_data_V_full_n;
    end else begin
        host_pcie_read_resp_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op81_write_state3 == 1'b1))) begin
        host_pcie_read_resp_V_last1_update = 1'b1;
    end else begin
        host_pcie_read_resp_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_2_reg_487 == 1'd1) & (tmp_4_reg_515 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_4_reg_515 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_2_reg_511 == 1'd0))))) begin
        host_pcie_read_resp_V_last_blk_n = host_pcie_read_resp_V_last_full_n;
    end else begin
        host_pcie_read_resp_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pcie_read_mux_context_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd0))) begin
        pcie_read_mux_context_V_read = 1'b1;
    end else begin
        pcie_read_mux_context_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((pcie_read_resp_V_last_empty_n & pcie_read_resp_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1) | (empty_n_3_fu_410_p1 == 1'd1)))) begin
        pcie_read_resp_V_last0_update = 1'b1;
    end else begin
        pcie_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((device_pcie_read_resp_V_last1_status == 1'b0) & (ap_predicate_op84_write_state3 == 1'b1)) | ((host_pcie_read_resp_V_last1_status == 1'b0) & (ap_predicate_op81_write_state3 == 1'b1)) | ((cosim_dramA_read_resp_V_last1_status == 1'b0) & (ap_predicate_op78_write_state3 == 1'b1)) | ((cosim_dramB_read_resp_V_last1_status == 1'b0) & (ap_predicate_op75_write_state3 == 1'b1)) | ((cosim_dramC_read_resp_V_last1_status == 1'b0) & (ap_predicate_op72_write_state3 == 1'b1)) | ((cosim_dramD_read_resp_V_last1_status == 1'b0) & (ap_predicate_op69_write_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((device_pcie_read_resp_V_last1_status == 1'b0) & (ap_predicate_op84_write_state3 == 1'b1)) | ((host_pcie_read_resp_V_last1_status == 1'b0) & (ap_predicate_op81_write_state3 == 1'b1)) | ((cosim_dramA_read_resp_V_last1_status == 1'b0) & (ap_predicate_op78_write_state3 == 1'b1)) | ((cosim_dramB_read_resp_V_last1_status == 1'b0) & (ap_predicate_op75_write_state3 == 1'b1)) | ((cosim_dramC_read_resp_V_last1_status == 1'b0) & (ap_predicate_op72_write_state3 == 1'b1)) | ((cosim_dramD_read_resp_V_last1_status == 1'b0) & (ap_predicate_op69_write_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((device_pcie_read_resp_V_last1_status == 1'b0) & (ap_predicate_op84_write_state3 == 1'b1)) | ((host_pcie_read_resp_V_last1_status == 1'b0) & (ap_predicate_op81_write_state3 == 1'b1)) | ((cosim_dramA_read_resp_V_last1_status == 1'b0) & (ap_predicate_op78_write_state3 == 1'b1)) | ((cosim_dramB_read_resp_V_last1_status == 1'b0) & (ap_predicate_op75_write_state3 == 1'b1)) | ((cosim_dramC_read_resp_V_last1_status == 1'b0) & (ap_predicate_op72_write_state3 == 1'b1)) | ((cosim_dramD_read_resp_V_last1_status == 1'b0) & (ap_predicate_op69_write_state3 == 1'b1))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((device_pcie_read_resp_V_last1_status == 1'b0) & (ap_predicate_op84_write_state3 == 1'b1)) | ((host_pcie_read_resp_V_last1_status == 1'b0) & (ap_predicate_op81_write_state3 == 1'b1)) | ((cosim_dramA_read_resp_V_last1_status == 1'b0) & (ap_predicate_op78_write_state3 == 1'b1)) | ((cosim_dramB_read_resp_V_last1_status == 1'b0) & (ap_predicate_op75_write_state3 == 1'b1)) | ((cosim_dramC_read_resp_V_last1_status == 1'b0) & (ap_predicate_op72_write_state3 == 1'b1)) | ((cosim_dramD_read_resp_V_last1_status == 1'b0) & (ap_predicate_op69_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_238 = (((empty_n_2_fu_422_p1 == 1'd1) & (empty_n_3_fu_410_p1 == 1'd1)) | ((empty_n_2_fu_422_p1 == 1'd1) & (ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1)));
end

always @ (*) begin
    ap_condition_282 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_284 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_303 = (((empty_n_3_fu_410_p1 == 1'd1) & (empty_n_2_fu_422_p1 == 1'd0)) | ((ap_phi_mux_has_context_phi_fu_353_p4 == 1'd1) & (empty_n_2_fu_422_p1 == 1'd0)));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_has_context_1_reg_371 = 'bx;

assign ap_phi_reg_pp0_iter0_has_context_4_reg_396 = 'bx;

assign ap_phi_reg_pp0_iter0_p_010_1_reg_361 = 'bx;

assign ap_phi_reg_pp0_iter0_p_010_2_reg_381 = 'bx;

always @ (*) begin
    ap_predicate_op69_write_state3 = (((empty_n_2_reg_487 == 1'd1) & (tmp_1_reg_531 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_s_reg_527 == 1'd0) & (tmp_8_reg_523 == 1'd0) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_1_reg_531 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_s_reg_527 == 1'd0) & (tmp_8_reg_523 == 1'd0) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op72_write_state3 = (((empty_n_2_reg_487 == 1'd1) & (tmp_s_reg_527 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_8_reg_523 == 1'd0) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_s_reg_527 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_8_reg_523 == 1'd0) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op75_write_state3 = (((empty_n_2_reg_487 == 1'd1) & (tmp_8_reg_523 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_8_reg_523 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_6_reg_519 == 1'd0) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op78_write_state3 = (((empty_n_2_reg_487 == 1'd1) & (tmp_6_reg_519 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_6_reg_519 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_4_reg_515 == 1'd0) & (tmp_2_reg_511 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op81_write_state3 = (((empty_n_2_reg_487 == 1'd1) & (tmp_4_reg_515 == 1'd1) & (has_context_reg_349 == 1'd1) & (tmp_2_reg_511 == 1'd0)) | ((empty_n_2_reg_487 == 1'd1) & (tmp_4_reg_515 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_2_reg_511 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op84_write_state3 = (((empty_n_2_reg_487 == 1'd1) & (tmp_2_reg_511 == 1'd1) & (has_context_reg_349 == 1'd1)) | ((empty_n_2_reg_487 == 1'd1) & (empty_n_3_reg_483 == 1'd1) & (tmp_2_reg_511 == 1'd1)));
end

assign ap_ready = 1'b0;

assign cosim_dramA_read_resp_V_data_V_din = tmp_data_V_reg_501;

assign cosim_dramA_read_resp_V_data_V_write = cosim_dramA_read_resp_V_last1_update;

assign cosim_dramA_read_resp_V_last1_status = (cosim_dramA_read_resp_V_last_full_n & cosim_dramA_read_resp_V_data_V_full_n);

assign cosim_dramA_read_resp_V_last_din = tmp_last_reg_491;

assign cosim_dramA_read_resp_V_last_write = cosim_dramA_read_resp_V_last1_update;

assign cosim_dramB_read_resp_V_data_V_din = tmp_data_V_reg_501;

assign cosim_dramB_read_resp_V_data_V_write = cosim_dramB_read_resp_V_last1_update;

assign cosim_dramB_read_resp_V_last1_status = (cosim_dramB_read_resp_V_last_full_n & cosim_dramB_read_resp_V_data_V_full_n);

assign cosim_dramB_read_resp_V_last_din = tmp_last_reg_491;

assign cosim_dramB_read_resp_V_last_write = cosim_dramB_read_resp_V_last1_update;

assign cosim_dramC_read_resp_V_data_V_din = tmp_data_V_reg_501;

assign cosim_dramC_read_resp_V_data_V_write = cosim_dramC_read_resp_V_last1_update;

assign cosim_dramC_read_resp_V_last1_status = (cosim_dramC_read_resp_V_last_full_n & cosim_dramC_read_resp_V_data_V_full_n);

assign cosim_dramC_read_resp_V_last_din = tmp_last_reg_491;

assign cosim_dramC_read_resp_V_last_write = cosim_dramC_read_resp_V_last1_update;

assign cosim_dramD_read_resp_V_data_V_din = tmp_data_V_reg_501;

assign cosim_dramD_read_resp_V_data_V_write = cosim_dramD_read_resp_V_last1_update;

assign cosim_dramD_read_resp_V_last1_status = (cosim_dramD_read_resp_V_last_full_n & cosim_dramD_read_resp_V_data_V_full_n);

assign cosim_dramD_read_resp_V_last_din = tmp_last_reg_491;

assign cosim_dramD_read_resp_V_last_write = cosim_dramD_read_resp_V_last1_update;

assign device_pcie_read_resp_V_data_V_din = tmp_data_V_reg_501;

assign device_pcie_read_resp_V_data_V_write = device_pcie_read_resp_V_last1_update;

assign device_pcie_read_resp_V_last1_status = (device_pcie_read_resp_V_last_full_n & device_pcie_read_resp_V_data_V_full_n);

assign device_pcie_read_resp_V_last_din = tmp_last_reg_491;

assign device_pcie_read_resp_V_last_write = device_pcie_read_resp_V_last1_update;

assign empty_n_2_fu_422_p1 = empty_n_nbread_fu_270_p3_0;

assign empty_n_3_fu_410_p1 = pcie_read_mux_context_V_empty_n;

assign empty_n_nbread_fu_270_p3_0 = (pcie_read_resp_V_last_empty_n & pcie_read_resp_V_data_V_empty_n);

assign host_pcie_read_resp_V_data_V_din = tmp_data_V_reg_501;

assign host_pcie_read_resp_V_data_V_write = host_pcie_read_resp_V_last1_update;

assign host_pcie_read_resp_V_last1_status = (host_pcie_read_resp_V_last_full_n & host_pcie_read_resp_V_data_V_full_n);

assign host_pcie_read_resp_V_last_din = tmp_last_reg_491;

assign host_pcie_read_resp_V_last_write = host_pcie_read_resp_V_last1_update;

assign not_s_fu_470_p0 = pcie_read_resp_V_last_dout;

assign not_s_fu_470_p2 = (not_s_fu_470_p0 ^ 1'd1);

assign p_has_context_1_fu_476_p2 = (not_s_fu_470_p2 & ap_phi_mux_has_context_1_phi_fu_374_p4);

assign pcie_read_resp_V_data_V_read = pcie_read_resp_V_last0_update;

assign pcie_read_resp_V_last_read = pcie_read_resp_V_last0_update;

assign tmp_1_fu_464_p2 = ((ap_phi_mux_p_010_1_phi_fu_364_p4 == 8'd5) ? 1'b1 : 1'b0);

assign tmp_2_fu_434_p2 = ((ap_phi_mux_p_010_1_phi_fu_364_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_4_fu_440_p2 = ((ap_phi_mux_p_010_1_phi_fu_364_p4 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_6_fu_446_p2 = ((ap_phi_mux_p_010_1_phi_fu_364_p4 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_8_fu_452_p2 = ((ap_phi_mux_p_010_1_phi_fu_364_p4 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_s_fu_458_p2 = ((ap_phi_mux_p_010_1_phi_fu_364_p4 == 8'd4) ? 1'b1 : 1'b0);

endmodule //pcie_read_resp_multiplexer
