|pianotiles
CLOCK_50 => CLOCK_50.IN4
KEY[0] => always0.IN1
KEY[0] => always0.IN1
KEY[0] => always0.IN1
KEY[0] => LEDR[14].DATAIN
KEY[0] => always0.IN0
KEY[0] => always0.IN1
KEY[1] => always0.IN1
KEY[1] => always0.IN1
KEY[1] => always0.IN1
KEY[1] => LEDR[15].DATAIN
KEY[1] => always0.IN1
KEY[1] => always0.IN1
KEY[2] => always0.IN1
KEY[2] => always0.IN1
KEY[2] => always0.IN1
KEY[2] => LEDR[16].DATAIN
KEY[2] => always0.IN1
KEY[2] => always0.IN1
KEY[3] => always0.IN1
KEY[3] => always0.IN1
KEY[3] => always0.IN1
KEY[3] => LEDR[17].DATAIN
KEY[3] => always0.IN1
KEY[3] => always0.IN1
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_R[8] <= vga_adapter:VGA.VGA_R
VGA_R[9] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_G[8] <= vga_adapter:VGA.VGA_G
VGA_G[9] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
VGA_B[8] <= vga_adapter:VGA.VGA_B
VGA_B[9] <= vga_adapter:VGA.VGA_B
HEX0[0] <= hex_decoder:hd0.port1
HEX0[1] <= hex_decoder:hd0.port1
HEX0[2] <= hex_decoder:hd0.port1
HEX0[3] <= hex_decoder:hd0.port1
HEX0[4] <= hex_decoder:hd0.port1
HEX0[5] <= hex_decoder:hd0.port1
HEX0[6] <= hex_decoder:hd0.port1
HEX1[0] <= hex_decoder:hd1.port1
HEX1[1] <= hex_decoder:hd1.port1
HEX1[2] <= hex_decoder:hd1.port1
HEX1[3] <= hex_decoder:hd1.port1
HEX1[4] <= hex_decoder:hd1.port1
HEX1[5] <= hex_decoder:hd1.port1
HEX1[6] <= hex_decoder:hd1.port1
LEDR[0] <= game_state[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= game_state[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= game_state[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= game_state[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= KEY[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= KEY[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= KEY[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= KEY[3].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~


|pianotiles|random:rng
clk => n1[0].CLK
clk => n1[1].CLK
clk => n1[2].CLK
clk => n1[3].CLK
clk => n1[4].CLK
clk => n1[5].CLK
clk => n1[6].CLK
clk => n1[7].CLK
clk => n1[8].CLK
clk => n0[0].CLK
clk => n0[1].CLK
clk => n0[2].CLK
clk => n0[3].CLK
clk => n0[4].CLK
clk => n0[5].CLK
clk => n0[6].CLK
clk => n0[7].CLK
clk => n0[8].CLK
reset => n1[0].ACLR
reset => n1[1].ACLR
reset => n1[2].ACLR
reset => n1[3].ACLR
reset => n1[4].ACLR
reset => n1[5].ACLR
reset => n1[6].ACLR
reset => n1[7].ACLR
reset => n1[8].ACLR
reset => n0[0].ACLR
reset => n0[1].ACLR
reset => n0[2].ACLR
reset => n0[3].ACLR
reset => n0[4].ACLR
reset => n0[5].ACLR
reset => n0[6].ACLR
reset => n0[7].ACLR
reset => n0[8].ACLR
reset => always0.IN1
num[0] <= n1[0].DB_MAX_OUTPUT_PORT_TYPE
num[1] <= n0[0].DB_MAX_OUTPUT_PORT_TYPE


|pianotiles|vga_player:VGA_PLAYER
clock => color[0]~reg0.CLK
clock => color[1]~reg0.CLK
clock => color[2]~reg0.CLK
clock => reg_y[0]~reg0.CLK
clock => reg_y[1]~reg0.CLK
clock => reg_y[2]~reg0.CLK
clock => reg_y[3]~reg0.CLK
clock => reg_y[4]~reg0.CLK
clock => reg_y[5]~reg0.CLK
clock => reg_y[6]~reg0.CLK
clock => reg_y[7]~reg0.CLK
clock => reg_y[8]~reg0.CLK
clock => reg_y[9]~reg0.CLK
clock => reg_y[10]~reg0.CLK
clock => reg_y[11]~reg0.CLK
clock => reg_y[12]~reg0.CLK
clock => reg_y[13]~reg0.CLK
clock => reg_y[14]~reg0.CLK
clock => reg_y[15]~reg0.CLK
clock => reg_y[16]~reg0.CLK
clock => reg_y[17]~reg0.CLK
clock => reg_y[18]~reg0.CLK
clock => reg_y[19]~reg0.CLK
clock => reg_y[20]~reg0.CLK
clock => reg_y[21]~reg0.CLK
clock => reg_y[22]~reg0.CLK
clock => reg_y[23]~reg0.CLK
clock => reg_y[24]~reg0.CLK
clock => reg_y[25]~reg0.CLK
clock => reg_y[26]~reg0.CLK
clock => reg_y[27]~reg0.CLK
clock => reg_y[28]~reg0.CLK
clock => reg_y[29]~reg0.CLK
clock => reg_y[30]~reg0.CLK
clock => reg_y[31]~reg0.CLK
clock => reg_x[0]~reg0.CLK
clock => reg_x[1]~reg0.CLK
clock => reg_x[2]~reg0.CLK
clock => reg_x[3]~reg0.CLK
clock => reg_x[4]~reg0.CLK
clock => reg_x[5]~reg0.CLK
clock => reg_x[6]~reg0.CLK
clock => reg_x[7]~reg0.CLK
clock => reg_x[8]~reg0.CLK
clock => reg_x[9]~reg0.CLK
clock => reg_x[10]~reg0.CLK
clock => reg_x[11]~reg0.CLK
clock => reg_x[12]~reg0.CLK
clock => reg_x[13]~reg0.CLK
clock => reg_x[14]~reg0.CLK
clock => reg_x[15]~reg0.CLK
clock => reg_x[16]~reg0.CLK
clock => reg_x[17]~reg0.CLK
clock => reg_x[18]~reg0.CLK
clock => reg_x[19]~reg0.CLK
clock => reg_x[20]~reg0.CLK
clock => reg_x[21]~reg0.CLK
clock => reg_x[22]~reg0.CLK
clock => reg_x[23]~reg0.CLK
clock => reg_x[24]~reg0.CLK
clock => reg_x[25]~reg0.CLK
clock => reg_x[26]~reg0.CLK
clock => reg_x[27]~reg0.CLK
clock => reg_x[28]~reg0.CLK
clock => reg_x[29]~reg0.CLK
clock => reg_x[30]~reg0.CLK
clock => reg_x[31]~reg0.CLK
reg_x[0] <= reg_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[1] <= reg_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[2] <= reg_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[3] <= reg_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[4] <= reg_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[5] <= reg_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[6] <= reg_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[7] <= reg_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[8] <= reg_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[9] <= reg_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[10] <= reg_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[11] <= reg_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[12] <= reg_x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[13] <= reg_x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[14] <= reg_x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[15] <= reg_x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[16] <= reg_x[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[17] <= reg_x[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[18] <= reg_x[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[19] <= reg_x[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[20] <= reg_x[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[21] <= reg_x[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[22] <= reg_x[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[23] <= reg_x[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[24] <= reg_x[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[25] <= reg_x[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[26] <= reg_x[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[27] <= reg_x[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[28] <= reg_x[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[29] <= reg_x[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[30] <= reg_x[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_x[31] <= reg_x[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[0] <= reg_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[1] <= reg_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[2] <= reg_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[3] <= reg_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[4] <= reg_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[5] <= reg_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[6] <= reg_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[7] <= reg_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[8] <= reg_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[9] <= reg_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[10] <= reg_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[11] <= reg_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[12] <= reg_y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[13] <= reg_y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[14] <= reg_y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[15] <= reg_y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[16] <= reg_y[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[17] <= reg_y[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[18] <= reg_y[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[19] <= reg_y[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[20] <= reg_y[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[21] <= reg_y[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[22] <= reg_y[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[23] <= reg_y[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[24] <= reg_y[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[25] <= reg_y[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[26] <= reg_y[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[27] <= reg_y[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[28] <= reg_y[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[29] <= reg_y[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[30] <= reg_y[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_y[31] <= reg_y[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_x[0] => LessThan0.IN32
max_x[1] => LessThan0.IN31
max_x[2] => LessThan0.IN30
max_x[3] => LessThan0.IN29
max_x[4] => LessThan0.IN28
max_x[5] => LessThan0.IN27
max_x[6] => LessThan0.IN26
max_x[7] => LessThan0.IN25
max_x[8] => LessThan0.IN24
max_x[9] => LessThan0.IN23
max_x[10] => LessThan0.IN22
max_x[11] => LessThan0.IN21
max_x[12] => LessThan0.IN20
max_x[13] => LessThan0.IN19
max_x[14] => LessThan0.IN18
max_x[15] => LessThan0.IN17
max_x[16] => LessThan0.IN16
max_x[17] => LessThan0.IN15
max_x[18] => LessThan0.IN14
max_x[19] => LessThan0.IN13
max_x[20] => LessThan0.IN12
max_x[21] => LessThan0.IN11
max_x[22] => LessThan0.IN10
max_x[23] => LessThan0.IN9
max_x[24] => LessThan0.IN8
max_x[25] => LessThan0.IN7
max_x[26] => LessThan0.IN6
max_x[27] => LessThan0.IN5
max_x[28] => LessThan0.IN4
max_x[29] => LessThan0.IN3
max_x[30] => LessThan0.IN2
max_x[31] => LessThan0.IN1
max_y[0] => LessThan1.IN32
max_y[1] => LessThan1.IN31
max_y[2] => LessThan1.IN30
max_y[3] => LessThan1.IN29
max_y[4] => LessThan1.IN28
max_y[5] => LessThan1.IN27
max_y[6] => LessThan1.IN26
max_y[7] => LessThan1.IN25
max_y[8] => LessThan1.IN24
max_y[9] => LessThan1.IN23
max_y[10] => LessThan1.IN22
max_y[11] => LessThan1.IN21
max_y[12] => LessThan1.IN20
max_y[13] => LessThan1.IN19
max_y[14] => LessThan1.IN18
max_y[15] => LessThan1.IN17
max_y[16] => LessThan1.IN16
max_y[17] => LessThan1.IN15
max_y[18] => LessThan1.IN14
max_y[19] => LessThan1.IN13
max_y[20] => LessThan1.IN12
max_y[21] => LessThan1.IN11
max_y[22] => LessThan1.IN10
max_y[23] => LessThan1.IN9
max_y[24] => LessThan1.IN8
max_y[25] => LessThan1.IN7
max_y[26] => LessThan1.IN6
max_y[27] => LessThan1.IN5
max_y[28] => LessThan1.IN4
max_y[29] => LessThan1.IN3
max_y[30] => LessThan1.IN2
max_y[31] => LessThan1.IN1
color[0] <= color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color[1] <= color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color[2] <= color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_a[0] => draw_col.DATAA
col_a[0] => draw_col.DATAB
col_a[1] => draw_col.DATAA
col_a[1] => draw_col.DATAB
col_a[2] => draw_col.DATAA
col_a[2] => draw_col.DATAB
col_a[3] => draw_col.DATAA
col_a[3] => draw_col.DATAB
col_a[4] => draw_col.DATAA
col_a[4] => draw_col.DATAB
col_a[5] => draw_col.DATAA
col_a[5] => draw_col.DATAB
col_a[6] => draw_col.DATAA
col_a[6] => draw_col.DATAB
col_a[7] => draw_col.DATAA
col_a[7] => draw_col.DATAB
col_a[8] => draw_col.DATAA
col_a[8] => draw_col.DATAB
col_a[9] => draw_col.DATAA
col_a[9] => draw_col.DATAB
col_a[10] => draw_col.DATAA
col_a[10] => draw_col.DATAB
col_a[11] => draw_col.DATAA
col_a[11] => draw_col.DATAB
col_a[12] => draw_col.DATAA
col_a[12] => draw_col.DATAB
col_a[13] => draw_col.DATAA
col_a[13] => draw_col.DATAB
col_a[14] => draw_col.DATAA
col_a[14] => draw_col.DATAB
col_a[15] => draw_col.DATAA
col_a[15] => draw_col.DATAB
col_a[16] => draw_col.DATAA
col_a[16] => draw_col.DATAB
col_a[17] => draw_col.DATAA
col_a[17] => draw_col.DATAB
col_a[18] => draw_col.DATAA
col_a[18] => draw_col.DATAB
col_a[19] => draw_col.DATAA
col_a[19] => draw_col.DATAB
col_a[20] => draw_col.DATAA
col_a[20] => draw_col.DATAB
col_a[21] => draw_col.DATAA
col_a[21] => draw_col.DATAB
col_a[22] => draw_col.DATAA
col_a[22] => draw_col.DATAB
col_a[23] => draw_col.DATAA
col_a[23] => draw_col.DATAB
col_a[24] => draw_col.DATAA
col_a[24] => draw_col.DATAB
col_a[25] => draw_col.DATAA
col_a[25] => draw_col.DATAB
col_a[26] => draw_col.DATAA
col_a[26] => draw_col.DATAB
col_a[27] => draw_col.DATAA
col_a[27] => draw_col.DATAB
col_a[28] => draw_col.DATAA
col_a[28] => draw_col.DATAB
col_a[29] => draw_col.DATAA
col_a[29] => draw_col.DATAB
col_a[30] => draw_col.DATAA
col_a[30] => draw_col.DATAB
col_a[31] => draw_col.DATAA
col_a[31] => draw_col.DATAB
col_a[32] => draw_col.DATAA
col_a[32] => draw_col.DATAB
col_a[33] => draw_col.DATAA
col_a[33] => draw_col.DATAB
col_a[34] => draw_col.DATAA
col_a[34] => draw_col.DATAB
col_a[35] => draw_col.DATAA
col_a[35] => draw_col.DATAB
col_a[36] => draw_col.DATAA
col_a[36] => draw_col.DATAB
col_a[37] => draw_col.DATAA
col_a[37] => draw_col.DATAB
col_a[38] => draw_col.DATAA
col_a[38] => draw_col.DATAB
col_a[39] => draw_col.DATAA
col_a[39] => draw_col.DATAB
col_a[40] => draw_col.DATAA
col_a[40] => draw_col.DATAB
col_a[41] => draw_col.DATAA
col_a[41] => draw_col.DATAB
col_a[42] => draw_col.DATAA
col_a[42] => draw_col.DATAB
col_a[43] => draw_col.DATAA
col_a[43] => draw_col.DATAB
col_a[44] => draw_col.DATAA
col_a[44] => draw_col.DATAB
col_a[45] => draw_col.DATAA
col_a[45] => draw_col.DATAB
col_a[46] => draw_col.DATAA
col_a[46] => draw_col.DATAB
col_a[47] => draw_col.DATAA
col_a[47] => draw_col.DATAB
col_a[48] => draw_col.DATAA
col_a[48] => draw_col.DATAB
col_a[49] => draw_col.DATAA
col_a[49] => draw_col.DATAB
col_a[50] => draw_col.DATAA
col_a[50] => draw_col.DATAB
col_a[51] => draw_col.DATAA
col_a[51] => draw_col.DATAB
col_a[52] => draw_col.DATAA
col_a[52] => draw_col.DATAB
col_a[53] => draw_col.DATAA
col_a[53] => draw_col.DATAB
col_a[54] => draw_col.DATAA
col_a[54] => draw_col.DATAB
col_a[55] => draw_col.DATAA
col_a[55] => draw_col.DATAB
col_a[56] => draw_col.DATAA
col_a[56] => draw_col.DATAB
col_a[57] => draw_col.DATAA
col_a[57] => draw_col.DATAB
col_a[58] => draw_col.DATAA
col_a[58] => draw_col.DATAB
col_a[59] => draw_col.DATAA
col_a[59] => draw_col.DATAB
col_a[60] => draw_col.DATAA
col_a[60] => draw_col.DATAB
col_a[61] => draw_col.DATAA
col_a[61] => draw_col.DATAB
col_a[62] => draw_col.DATAA
col_a[62] => draw_col.DATAB
col_a[63] => draw_col.DATAA
col_a[63] => draw_col.DATAB
col_a[64] => draw_col.DATAA
col_a[64] => draw_col.DATAB
col_a[65] => draw_col.DATAA
col_a[65] => draw_col.DATAB
col_a[66] => draw_col.DATAA
col_a[66] => draw_col.DATAB
col_a[67] => draw_col.DATAA
col_a[67] => draw_col.DATAB
col_a[68] => draw_col.DATAA
col_a[68] => draw_col.DATAB
col_a[69] => draw_col.DATAA
col_a[69] => draw_col.DATAB
col_a[70] => draw_col.DATAA
col_a[70] => draw_col.DATAB
col_a[71] => draw_col.DATAA
col_a[71] => draw_col.DATAB
col_a[72] => draw_col.DATAA
col_a[72] => draw_col.DATAB
col_a[73] => draw_col.DATAA
col_a[73] => draw_col.DATAB
col_a[74] => draw_col.DATAA
col_a[74] => draw_col.DATAB
col_a[75] => draw_col.DATAA
col_a[75] => draw_col.DATAB
col_a[76] => draw_col.DATAA
col_a[76] => draw_col.DATAB
col_a[77] => draw_col.DATAA
col_a[77] => draw_col.DATAB
col_a[78] => draw_col.DATAA
col_a[78] => draw_col.DATAB
col_a[79] => draw_col.DATAA
col_a[79] => draw_col.DATAB
col_a[80] => draw_col.DATAA
col_a[80] => draw_col.DATAB
col_a[81] => draw_col.DATAA
col_a[81] => draw_col.DATAB
col_a[82] => draw_col.DATAA
col_a[82] => draw_col.DATAB
col_a[83] => draw_col.DATAA
col_a[83] => draw_col.DATAB
col_a[84] => draw_col.DATAA
col_a[84] => draw_col.DATAB
col_a[85] => draw_col.DATAA
col_a[85] => draw_col.DATAB
col_a[86] => draw_col.DATAA
col_a[86] => draw_col.DATAB
col_a[87] => draw_col.DATAA
col_a[87] => draw_col.DATAB
col_a[88] => draw_col.DATAA
col_a[88] => draw_col.DATAB
col_a[89] => draw_col.DATAA
col_a[89] => draw_col.DATAB
col_a[90] => draw_col.DATAA
col_a[90] => draw_col.DATAB
col_a[91] => draw_col.DATAA
col_a[91] => draw_col.DATAB
col_a[92] => draw_col.DATAA
col_a[92] => draw_col.DATAB
col_a[93] => draw_col.DATAA
col_a[93] => draw_col.DATAB
col_a[94] => draw_col.DATAA
col_a[94] => draw_col.DATAB
col_a[95] => draw_col.DATAA
col_a[95] => draw_col.DATAB
col_a[96] => draw_col.DATAA
col_a[96] => draw_col.DATAB
col_a[97] => draw_col.DATAA
col_a[97] => draw_col.DATAB
col_a[98] => draw_col.DATAA
col_a[98] => draw_col.DATAB
col_a[99] => draw_col.DATAA
col_a[99] => draw_col.DATAB
col_a[100] => draw_col.DATAA
col_a[100] => draw_col.DATAB
col_a[101] => draw_col.DATAA
col_a[101] => draw_col.DATAB
col_a[102] => draw_col.DATAA
col_a[102] => draw_col.DATAB
col_a[103] => draw_col.DATAA
col_a[103] => draw_col.DATAB
col_a[104] => draw_col.DATAA
col_a[104] => draw_col.DATAB
col_a[105] => draw_col.DATAA
col_a[105] => draw_col.DATAB
col_a[106] => draw_col.DATAA
col_a[106] => draw_col.DATAB
col_a[107] => draw_col.DATAA
col_a[107] => draw_col.DATAB
col_a[108] => draw_col.DATAA
col_a[108] => draw_col.DATAB
col_a[109] => draw_col.DATAA
col_a[109] => draw_col.DATAB
col_a[110] => draw_col.DATAA
col_a[110] => draw_col.DATAB
col_a[111] => draw_col.DATAA
col_a[111] => draw_col.DATAB
col_a[112] => draw_col.DATAA
col_a[112] => draw_col.DATAB
col_a[113] => draw_col.DATAA
col_a[113] => draw_col.DATAB
col_a[114] => draw_col.DATAA
col_a[114] => draw_col.DATAB
col_a[115] => draw_col.DATAA
col_a[115] => draw_col.DATAB
col_a[116] => draw_col.DATAA
col_a[116] => draw_col.DATAB
col_a[117] => draw_col.DATAA
col_a[117] => draw_col.DATAB
col_a[118] => draw_col.DATAA
col_a[118] => draw_col.DATAB
col_a[119] => draw_col.DATAA
col_a[119] => draw_col.DATAB
col_a[120] => draw_col.DATAA
col_a[120] => draw_col.DATAB
col_a[121] => draw_col.DATAA
col_a[121] => draw_col.DATAB
col_a[122] => draw_col.DATAA
col_a[122] => draw_col.DATAB
col_a[123] => draw_col.DATAA
col_a[123] => draw_col.DATAB
col_a[124] => draw_col.DATAA
col_a[124] => draw_col.DATAB
col_a[125] => draw_col.DATAA
col_a[125] => draw_col.DATAB
col_a[126] => draw_col.DATAA
col_a[126] => draw_col.DATAB
col_a[127] => draw_col.DATAA
col_a[127] => draw_col.DATAB
col_a[128] => draw_col.DATAA
col_a[128] => draw_col.DATAB
col_a[129] => draw_col.DATAA
col_a[129] => draw_col.DATAB
col_a[130] => draw_col.DATAA
col_a[130] => draw_col.DATAB
col_a[131] => draw_col.DATAA
col_a[131] => draw_col.DATAB
col_a[132] => draw_col.DATAA
col_a[132] => draw_col.DATAB
col_a[133] => draw_col.DATAA
col_a[133] => draw_col.DATAB
col_a[134] => draw_col.DATAA
col_a[134] => draw_col.DATAB
col_a[135] => draw_col.DATAA
col_a[135] => draw_col.DATAB
col_a[136] => draw_col.DATAA
col_a[136] => draw_col.DATAB
col_a[137] => draw_col.DATAA
col_a[137] => draw_col.DATAB
col_a[138] => draw_col.DATAA
col_a[138] => draw_col.DATAB
col_a[139] => draw_col.DATAA
col_a[139] => draw_col.DATAB
col_a[140] => draw_col.DATAA
col_a[140] => draw_col.DATAB
col_a[141] => draw_col.DATAA
col_a[141] => draw_col.DATAB
col_a[142] => draw_col.DATAA
col_a[142] => draw_col.DATAB
col_a[143] => draw_col.DATAA
col_a[143] => draw_col.DATAB
col_a[144] => draw_col.DATAA
col_a[144] => draw_col.DATAB
col_a[145] => draw_col.DATAA
col_a[145] => draw_col.DATAB
col_a[146] => draw_col.DATAA
col_a[146] => draw_col.DATAB
col_a[147] => draw_col.DATAA
col_a[147] => draw_col.DATAB
col_a[148] => draw_col.DATAA
col_a[148] => draw_col.DATAB
col_a[149] => draw_col.DATAA
col_a[149] => draw_col.DATAB
col_a[150] => draw_col.DATAA
col_a[150] => draw_col.DATAB
col_a[151] => draw_col.DATAA
col_a[151] => draw_col.DATAB
col_a[152] => draw_col.DATAA
col_a[152] => draw_col.DATAB
col_a[153] => draw_col.DATAA
col_a[153] => draw_col.DATAB
col_a[154] => draw_col.DATAA
col_a[154] => draw_col.DATAB
col_a[155] => draw_col.DATAA
col_a[155] => draw_col.DATAB
col_a[156] => draw_col.DATAA
col_a[156] => draw_col.DATAB
col_a[157] => draw_col.DATAA
col_a[157] => draw_col.DATAB
col_a[158] => draw_col.DATAA
col_a[158] => draw_col.DATAB
col_a[159] => draw_col.DATAA
col_a[159] => draw_col.DATAB
col_a[160] => draw_col.DATAA
col_a[160] => draw_col.DATAB
col_a[161] => draw_col.DATAA
col_a[161] => draw_col.DATAB
col_a[162] => draw_col.DATAA
col_a[162] => draw_col.DATAB
col_a[163] => draw_col.DATAA
col_a[163] => draw_col.DATAB
col_a[164] => draw_col.DATAA
col_a[164] => draw_col.DATAB
col_a[165] => draw_col.DATAA
col_a[165] => draw_col.DATAB
col_a[166] => draw_col.DATAA
col_a[166] => draw_col.DATAB
col_a[167] => draw_col.DATAA
col_a[167] => draw_col.DATAB
col_a[168] => draw_col.DATAA
col_a[168] => draw_col.DATAB
col_a[169] => draw_col.DATAA
col_a[169] => draw_col.DATAB
col_a[170] => draw_col.DATAA
col_a[170] => draw_col.DATAB
col_a[171] => draw_col.DATAA
col_a[171] => draw_col.DATAB
col_a[172] => draw_col.DATAA
col_a[172] => draw_col.DATAB
col_a[173] => draw_col.DATAA
col_a[173] => draw_col.DATAB
col_a[174] => draw_col.DATAA
col_a[174] => draw_col.DATAB
col_a[175] => draw_col.DATAA
col_a[175] => draw_col.DATAB
col_a[176] => draw_col.DATAA
col_a[176] => draw_col.DATAB
col_a[177] => draw_col.DATAA
col_a[177] => draw_col.DATAB
col_a[178] => draw_col.DATAA
col_a[178] => draw_col.DATAB
col_a[179] => draw_col.DATAA
col_a[179] => draw_col.DATAB
col_a[180] => draw_col.DATAA
col_a[180] => draw_col.DATAB
col_a[181] => draw_col.DATAA
col_a[181] => draw_col.DATAB
col_a[182] => draw_col.DATAA
col_a[182] => draw_col.DATAB
col_a[183] => draw_col.DATAA
col_a[183] => draw_col.DATAB
col_a[184] => draw_col.DATAA
col_a[184] => draw_col.DATAB
col_a[185] => draw_col.DATAA
col_a[185] => draw_col.DATAB
col_a[186] => draw_col.DATAA
col_a[186] => draw_col.DATAB
col_a[187] => draw_col.DATAA
col_a[187] => draw_col.DATAB
col_a[188] => draw_col.DATAA
col_a[188] => draw_col.DATAB
col_a[189] => draw_col.DATAA
col_a[189] => draw_col.DATAB
col_a[190] => draw_col.DATAA
col_a[190] => draw_col.DATAB
col_a[191] => draw_col.DATAA
col_a[191] => draw_col.DATAB
col_a[192] => draw_col.DATAA
col_a[192] => draw_col.DATAB
col_a[193] => draw_col.DATAA
col_a[193] => draw_col.DATAB
col_a[194] => draw_col.DATAA
col_a[194] => draw_col.DATAB
col_a[195] => draw_col.DATAA
col_a[195] => draw_col.DATAB
col_a[196] => draw_col.DATAA
col_a[196] => draw_col.DATAB
col_a[197] => draw_col.DATAA
col_a[197] => draw_col.DATAB
col_a[198] => draw_col.DATAA
col_a[198] => draw_col.DATAB
col_a[199] => draw_col.DATAA
col_a[199] => draw_col.DATAB
col_a[200] => draw_col.DATAA
col_a[200] => draw_col.DATAB
col_a[201] => draw_col.DATAA
col_a[201] => draw_col.DATAB
col_a[202] => draw_col.DATAA
col_a[202] => draw_col.DATAB
col_a[203] => draw_col.DATAA
col_a[203] => draw_col.DATAB
col_a[204] => draw_col.DATAA
col_a[204] => draw_col.DATAB
col_a[205] => draw_col.DATAA
col_a[205] => draw_col.DATAB
col_a[206] => draw_col.DATAA
col_a[206] => draw_col.DATAB
col_a[207] => draw_col.DATAA
col_a[207] => draw_col.DATAB
col_a[208] => draw_col.DATAA
col_a[208] => draw_col.DATAB
col_a[209] => draw_col.DATAA
col_a[209] => draw_col.DATAB
col_a[210] => draw_col.DATAA
col_a[210] => draw_col.DATAB
col_a[211] => draw_col.DATAA
col_a[211] => draw_col.DATAB
col_a[212] => draw_col.DATAA
col_a[212] => draw_col.DATAB
col_a[213] => draw_col.DATAA
col_a[213] => draw_col.DATAB
col_a[214] => draw_col.DATAA
col_a[214] => draw_col.DATAB
col_a[215] => draw_col.DATAA
col_a[215] => draw_col.DATAB
col_a[216] => draw_col.DATAA
col_a[216] => draw_col.DATAB
col_a[217] => draw_col.DATAA
col_a[217] => draw_col.DATAB
col_a[218] => draw_col.DATAA
col_a[218] => draw_col.DATAB
col_a[219] => draw_col.DATAA
col_a[219] => draw_col.DATAB
col_a[220] => draw_col.DATAA
col_a[220] => draw_col.DATAB
col_a[221] => draw_col.DATAA
col_a[221] => draw_col.DATAB
col_a[222] => draw_col.DATAA
col_a[222] => draw_col.DATAB
col_a[223] => draw_col.DATAA
col_a[223] => draw_col.DATAB
col_a[224] => draw_col.DATAA
col_a[224] => draw_col.DATAB
col_a[225] => draw_col.DATAA
col_a[225] => draw_col.DATAB
col_a[226] => draw_col.DATAA
col_a[226] => draw_col.DATAB
col_a[227] => draw_col.DATAA
col_a[227] => draw_col.DATAB
col_a[228] => draw_col.DATAA
col_a[228] => draw_col.DATAB
col_a[229] => draw_col.DATAA
col_a[229] => draw_col.DATAB
col_a[230] => draw_col.DATAA
col_a[230] => draw_col.DATAB
col_a[231] => draw_col.DATAA
col_a[231] => draw_col.DATAB
col_a[232] => draw_col.DATAA
col_a[232] => draw_col.DATAB
col_a[233] => draw_col.DATAA
col_a[233] => draw_col.DATAB
col_a[234] => draw_col.DATAA
col_a[234] => draw_col.DATAB
col_a[235] => draw_col.DATAA
col_a[235] => draw_col.DATAB
col_a[236] => draw_col.DATAA
col_a[236] => draw_col.DATAB
col_a[237] => draw_col.DATAA
col_a[237] => draw_col.DATAB
col_a[238] => draw_col.DATAA
col_a[238] => draw_col.DATAB
col_a[239] => draw_col.DATAA
col_a[239] => draw_col.DATAB
col_a[240] => draw_col.DATAA
col_a[240] => draw_col.DATAB
col_a[241] => draw_col.DATAA
col_a[241] => draw_col.DATAB
col_a[242] => draw_col.DATAA
col_a[242] => draw_col.DATAB
col_a[243] => draw_col.DATAA
col_a[243] => draw_col.DATAB
col_a[244] => draw_col.DATAA
col_a[244] => draw_col.DATAB
col_a[245] => draw_col.DATAA
col_a[245] => draw_col.DATAB
col_a[246] => draw_col.DATAA
col_a[246] => draw_col.DATAB
col_a[247] => draw_col.DATAA
col_a[247] => draw_col.DATAB
col_a[248] => draw_col.DATAA
col_a[248] => draw_col.DATAB
col_a[249] => draw_col.DATAA
col_a[249] => draw_col.DATAB
col_a[250] => draw_col.DATAA
col_a[250] => draw_col.DATAB
col_a[251] => draw_col.DATAA
col_a[251] => draw_col.DATAB
col_a[252] => draw_col.DATAA
col_a[252] => draw_col.DATAB
col_a[253] => draw_col.DATAA
col_a[253] => draw_col.DATAB
col_a[254] => draw_col.DATAA
col_a[254] => draw_col.DATAB
col_a[255] => draw_col.DATAA
col_a[255] => draw_col.DATAB
col_b[0] => draw_col.DATAB
col_b[1] => draw_col.DATAB
col_b[2] => draw_col.DATAB
col_b[3] => draw_col.DATAB
col_b[4] => draw_col.DATAB
col_b[5] => draw_col.DATAB
col_b[6] => draw_col.DATAB
col_b[7] => draw_col.DATAB
col_b[8] => draw_col.DATAB
col_b[9] => draw_col.DATAB
col_b[10] => draw_col.DATAB
col_b[11] => draw_col.DATAB
col_b[12] => draw_col.DATAB
col_b[13] => draw_col.DATAB
col_b[14] => draw_col.DATAB
col_b[15] => draw_col.DATAB
col_b[16] => draw_col.DATAB
col_b[17] => draw_col.DATAB
col_b[18] => draw_col.DATAB
col_b[19] => draw_col.DATAB
col_b[20] => draw_col.DATAB
col_b[21] => draw_col.DATAB
col_b[22] => draw_col.DATAB
col_b[23] => draw_col.DATAB
col_b[24] => draw_col.DATAB
col_b[25] => draw_col.DATAB
col_b[26] => draw_col.DATAB
col_b[27] => draw_col.DATAB
col_b[28] => draw_col.DATAB
col_b[29] => draw_col.DATAB
col_b[30] => draw_col.DATAB
col_b[31] => draw_col.DATAB
col_b[32] => draw_col.DATAB
col_b[33] => draw_col.DATAB
col_b[34] => draw_col.DATAB
col_b[35] => draw_col.DATAB
col_b[36] => draw_col.DATAB
col_b[37] => draw_col.DATAB
col_b[38] => draw_col.DATAB
col_b[39] => draw_col.DATAB
col_b[40] => draw_col.DATAB
col_b[41] => draw_col.DATAB
col_b[42] => draw_col.DATAB
col_b[43] => draw_col.DATAB
col_b[44] => draw_col.DATAB
col_b[45] => draw_col.DATAB
col_b[46] => draw_col.DATAB
col_b[47] => draw_col.DATAB
col_b[48] => draw_col.DATAB
col_b[49] => draw_col.DATAB
col_b[50] => draw_col.DATAB
col_b[51] => draw_col.DATAB
col_b[52] => draw_col.DATAB
col_b[53] => draw_col.DATAB
col_b[54] => draw_col.DATAB
col_b[55] => draw_col.DATAB
col_b[56] => draw_col.DATAB
col_b[57] => draw_col.DATAB
col_b[58] => draw_col.DATAB
col_b[59] => draw_col.DATAB
col_b[60] => draw_col.DATAB
col_b[61] => draw_col.DATAB
col_b[62] => draw_col.DATAB
col_b[63] => draw_col.DATAB
col_b[64] => draw_col.DATAB
col_b[65] => draw_col.DATAB
col_b[66] => draw_col.DATAB
col_b[67] => draw_col.DATAB
col_b[68] => draw_col.DATAB
col_b[69] => draw_col.DATAB
col_b[70] => draw_col.DATAB
col_b[71] => draw_col.DATAB
col_b[72] => draw_col.DATAB
col_b[73] => draw_col.DATAB
col_b[74] => draw_col.DATAB
col_b[75] => draw_col.DATAB
col_b[76] => draw_col.DATAB
col_b[77] => draw_col.DATAB
col_b[78] => draw_col.DATAB
col_b[79] => draw_col.DATAB
col_b[80] => draw_col.DATAB
col_b[81] => draw_col.DATAB
col_b[82] => draw_col.DATAB
col_b[83] => draw_col.DATAB
col_b[84] => draw_col.DATAB
col_b[85] => draw_col.DATAB
col_b[86] => draw_col.DATAB
col_b[87] => draw_col.DATAB
col_b[88] => draw_col.DATAB
col_b[89] => draw_col.DATAB
col_b[90] => draw_col.DATAB
col_b[91] => draw_col.DATAB
col_b[92] => draw_col.DATAB
col_b[93] => draw_col.DATAB
col_b[94] => draw_col.DATAB
col_b[95] => draw_col.DATAB
col_b[96] => draw_col.DATAB
col_b[97] => draw_col.DATAB
col_b[98] => draw_col.DATAB
col_b[99] => draw_col.DATAB
col_b[100] => draw_col.DATAB
col_b[101] => draw_col.DATAB
col_b[102] => draw_col.DATAB
col_b[103] => draw_col.DATAB
col_b[104] => draw_col.DATAB
col_b[105] => draw_col.DATAB
col_b[106] => draw_col.DATAB
col_b[107] => draw_col.DATAB
col_b[108] => draw_col.DATAB
col_b[109] => draw_col.DATAB
col_b[110] => draw_col.DATAB
col_b[111] => draw_col.DATAB
col_b[112] => draw_col.DATAB
col_b[113] => draw_col.DATAB
col_b[114] => draw_col.DATAB
col_b[115] => draw_col.DATAB
col_b[116] => draw_col.DATAB
col_b[117] => draw_col.DATAB
col_b[118] => draw_col.DATAB
col_b[119] => draw_col.DATAB
col_b[120] => draw_col.DATAB
col_b[121] => draw_col.DATAB
col_b[122] => draw_col.DATAB
col_b[123] => draw_col.DATAB
col_b[124] => draw_col.DATAB
col_b[125] => draw_col.DATAB
col_b[126] => draw_col.DATAB
col_b[127] => draw_col.DATAB
col_b[128] => draw_col.DATAB
col_b[129] => draw_col.DATAB
col_b[130] => draw_col.DATAB
col_b[131] => draw_col.DATAB
col_b[132] => draw_col.DATAB
col_b[133] => draw_col.DATAB
col_b[134] => draw_col.DATAB
col_b[135] => draw_col.DATAB
col_b[136] => draw_col.DATAB
col_b[137] => draw_col.DATAB
col_b[138] => draw_col.DATAB
col_b[139] => draw_col.DATAB
col_b[140] => draw_col.DATAB
col_b[141] => draw_col.DATAB
col_b[142] => draw_col.DATAB
col_b[143] => draw_col.DATAB
col_b[144] => draw_col.DATAB
col_b[145] => draw_col.DATAB
col_b[146] => draw_col.DATAB
col_b[147] => draw_col.DATAB
col_b[148] => draw_col.DATAB
col_b[149] => draw_col.DATAB
col_b[150] => draw_col.DATAB
col_b[151] => draw_col.DATAB
col_b[152] => draw_col.DATAB
col_b[153] => draw_col.DATAB
col_b[154] => draw_col.DATAB
col_b[155] => draw_col.DATAB
col_b[156] => draw_col.DATAB
col_b[157] => draw_col.DATAB
col_b[158] => draw_col.DATAB
col_b[159] => draw_col.DATAB
col_b[160] => draw_col.DATAB
col_b[161] => draw_col.DATAB
col_b[162] => draw_col.DATAB
col_b[163] => draw_col.DATAB
col_b[164] => draw_col.DATAB
col_b[165] => draw_col.DATAB
col_b[166] => draw_col.DATAB
col_b[167] => draw_col.DATAB
col_b[168] => draw_col.DATAB
col_b[169] => draw_col.DATAB
col_b[170] => draw_col.DATAB
col_b[171] => draw_col.DATAB
col_b[172] => draw_col.DATAB
col_b[173] => draw_col.DATAB
col_b[174] => draw_col.DATAB
col_b[175] => draw_col.DATAB
col_b[176] => draw_col.DATAB
col_b[177] => draw_col.DATAB
col_b[178] => draw_col.DATAB
col_b[179] => draw_col.DATAB
col_b[180] => draw_col.DATAB
col_b[181] => draw_col.DATAB
col_b[182] => draw_col.DATAB
col_b[183] => draw_col.DATAB
col_b[184] => draw_col.DATAB
col_b[185] => draw_col.DATAB
col_b[186] => draw_col.DATAB
col_b[187] => draw_col.DATAB
col_b[188] => draw_col.DATAB
col_b[189] => draw_col.DATAB
col_b[190] => draw_col.DATAB
col_b[191] => draw_col.DATAB
col_b[192] => draw_col.DATAB
col_b[193] => draw_col.DATAB
col_b[194] => draw_col.DATAB
col_b[195] => draw_col.DATAB
col_b[196] => draw_col.DATAB
col_b[197] => draw_col.DATAB
col_b[198] => draw_col.DATAB
col_b[199] => draw_col.DATAB
col_b[200] => draw_col.DATAB
col_b[201] => draw_col.DATAB
col_b[202] => draw_col.DATAB
col_b[203] => draw_col.DATAB
col_b[204] => draw_col.DATAB
col_b[205] => draw_col.DATAB
col_b[206] => draw_col.DATAB
col_b[207] => draw_col.DATAB
col_b[208] => draw_col.DATAB
col_b[209] => draw_col.DATAB
col_b[210] => draw_col.DATAB
col_b[211] => draw_col.DATAB
col_b[212] => draw_col.DATAB
col_b[213] => draw_col.DATAB
col_b[214] => draw_col.DATAB
col_b[215] => draw_col.DATAB
col_b[216] => draw_col.DATAB
col_b[217] => draw_col.DATAB
col_b[218] => draw_col.DATAB
col_b[219] => draw_col.DATAB
col_b[220] => draw_col.DATAB
col_b[221] => draw_col.DATAB
col_b[222] => draw_col.DATAB
col_b[223] => draw_col.DATAB
col_b[224] => draw_col.DATAB
col_b[225] => draw_col.DATAB
col_b[226] => draw_col.DATAB
col_b[227] => draw_col.DATAB
col_b[228] => draw_col.DATAB
col_b[229] => draw_col.DATAB
col_b[230] => draw_col.DATAB
col_b[231] => draw_col.DATAB
col_b[232] => draw_col.DATAB
col_b[233] => draw_col.DATAB
col_b[234] => draw_col.DATAB
col_b[235] => draw_col.DATAB
col_b[236] => draw_col.DATAB
col_b[237] => draw_col.DATAB
col_b[238] => draw_col.DATAB
col_b[239] => draw_col.DATAB
col_b[240] => draw_col.DATAB
col_b[241] => draw_col.DATAB
col_b[242] => draw_col.DATAB
col_b[243] => draw_col.DATAB
col_b[244] => draw_col.DATAB
col_b[245] => draw_col.DATAB
col_b[246] => draw_col.DATAB
col_b[247] => draw_col.DATAB
col_b[248] => draw_col.DATAB
col_b[249] => draw_col.DATAB
col_b[250] => draw_col.DATAB
col_b[251] => draw_col.DATAB
col_b[252] => draw_col.DATAB
col_b[253] => draw_col.DATAB
col_b[254] => draw_col.DATAB
col_b[255] => draw_col.DATAB
col_c[0] => draw_col.DATAB
col_c[1] => draw_col.DATAB
col_c[2] => draw_col.DATAB
col_c[3] => draw_col.DATAB
col_c[4] => draw_col.DATAB
col_c[5] => draw_col.DATAB
col_c[6] => draw_col.DATAB
col_c[7] => draw_col.DATAB
col_c[8] => draw_col.DATAB
col_c[9] => draw_col.DATAB
col_c[10] => draw_col.DATAB
col_c[11] => draw_col.DATAB
col_c[12] => draw_col.DATAB
col_c[13] => draw_col.DATAB
col_c[14] => draw_col.DATAB
col_c[15] => draw_col.DATAB
col_c[16] => draw_col.DATAB
col_c[17] => draw_col.DATAB
col_c[18] => draw_col.DATAB
col_c[19] => draw_col.DATAB
col_c[20] => draw_col.DATAB
col_c[21] => draw_col.DATAB
col_c[22] => draw_col.DATAB
col_c[23] => draw_col.DATAB
col_c[24] => draw_col.DATAB
col_c[25] => draw_col.DATAB
col_c[26] => draw_col.DATAB
col_c[27] => draw_col.DATAB
col_c[28] => draw_col.DATAB
col_c[29] => draw_col.DATAB
col_c[30] => draw_col.DATAB
col_c[31] => draw_col.DATAB
col_c[32] => draw_col.DATAB
col_c[33] => draw_col.DATAB
col_c[34] => draw_col.DATAB
col_c[35] => draw_col.DATAB
col_c[36] => draw_col.DATAB
col_c[37] => draw_col.DATAB
col_c[38] => draw_col.DATAB
col_c[39] => draw_col.DATAB
col_c[40] => draw_col.DATAB
col_c[41] => draw_col.DATAB
col_c[42] => draw_col.DATAB
col_c[43] => draw_col.DATAB
col_c[44] => draw_col.DATAB
col_c[45] => draw_col.DATAB
col_c[46] => draw_col.DATAB
col_c[47] => draw_col.DATAB
col_c[48] => draw_col.DATAB
col_c[49] => draw_col.DATAB
col_c[50] => draw_col.DATAB
col_c[51] => draw_col.DATAB
col_c[52] => draw_col.DATAB
col_c[53] => draw_col.DATAB
col_c[54] => draw_col.DATAB
col_c[55] => draw_col.DATAB
col_c[56] => draw_col.DATAB
col_c[57] => draw_col.DATAB
col_c[58] => draw_col.DATAB
col_c[59] => draw_col.DATAB
col_c[60] => draw_col.DATAB
col_c[61] => draw_col.DATAB
col_c[62] => draw_col.DATAB
col_c[63] => draw_col.DATAB
col_c[64] => draw_col.DATAB
col_c[65] => draw_col.DATAB
col_c[66] => draw_col.DATAB
col_c[67] => draw_col.DATAB
col_c[68] => draw_col.DATAB
col_c[69] => draw_col.DATAB
col_c[70] => draw_col.DATAB
col_c[71] => draw_col.DATAB
col_c[72] => draw_col.DATAB
col_c[73] => draw_col.DATAB
col_c[74] => draw_col.DATAB
col_c[75] => draw_col.DATAB
col_c[76] => draw_col.DATAB
col_c[77] => draw_col.DATAB
col_c[78] => draw_col.DATAB
col_c[79] => draw_col.DATAB
col_c[80] => draw_col.DATAB
col_c[81] => draw_col.DATAB
col_c[82] => draw_col.DATAB
col_c[83] => draw_col.DATAB
col_c[84] => draw_col.DATAB
col_c[85] => draw_col.DATAB
col_c[86] => draw_col.DATAB
col_c[87] => draw_col.DATAB
col_c[88] => draw_col.DATAB
col_c[89] => draw_col.DATAB
col_c[90] => draw_col.DATAB
col_c[91] => draw_col.DATAB
col_c[92] => draw_col.DATAB
col_c[93] => draw_col.DATAB
col_c[94] => draw_col.DATAB
col_c[95] => draw_col.DATAB
col_c[96] => draw_col.DATAB
col_c[97] => draw_col.DATAB
col_c[98] => draw_col.DATAB
col_c[99] => draw_col.DATAB
col_c[100] => draw_col.DATAB
col_c[101] => draw_col.DATAB
col_c[102] => draw_col.DATAB
col_c[103] => draw_col.DATAB
col_c[104] => draw_col.DATAB
col_c[105] => draw_col.DATAB
col_c[106] => draw_col.DATAB
col_c[107] => draw_col.DATAB
col_c[108] => draw_col.DATAB
col_c[109] => draw_col.DATAB
col_c[110] => draw_col.DATAB
col_c[111] => draw_col.DATAB
col_c[112] => draw_col.DATAB
col_c[113] => draw_col.DATAB
col_c[114] => draw_col.DATAB
col_c[115] => draw_col.DATAB
col_c[116] => draw_col.DATAB
col_c[117] => draw_col.DATAB
col_c[118] => draw_col.DATAB
col_c[119] => draw_col.DATAB
col_c[120] => draw_col.DATAB
col_c[121] => draw_col.DATAB
col_c[122] => draw_col.DATAB
col_c[123] => draw_col.DATAB
col_c[124] => draw_col.DATAB
col_c[125] => draw_col.DATAB
col_c[126] => draw_col.DATAB
col_c[127] => draw_col.DATAB
col_c[128] => draw_col.DATAB
col_c[129] => draw_col.DATAB
col_c[130] => draw_col.DATAB
col_c[131] => draw_col.DATAB
col_c[132] => draw_col.DATAB
col_c[133] => draw_col.DATAB
col_c[134] => draw_col.DATAB
col_c[135] => draw_col.DATAB
col_c[136] => draw_col.DATAB
col_c[137] => draw_col.DATAB
col_c[138] => draw_col.DATAB
col_c[139] => draw_col.DATAB
col_c[140] => draw_col.DATAB
col_c[141] => draw_col.DATAB
col_c[142] => draw_col.DATAB
col_c[143] => draw_col.DATAB
col_c[144] => draw_col.DATAB
col_c[145] => draw_col.DATAB
col_c[146] => draw_col.DATAB
col_c[147] => draw_col.DATAB
col_c[148] => draw_col.DATAB
col_c[149] => draw_col.DATAB
col_c[150] => draw_col.DATAB
col_c[151] => draw_col.DATAB
col_c[152] => draw_col.DATAB
col_c[153] => draw_col.DATAB
col_c[154] => draw_col.DATAB
col_c[155] => draw_col.DATAB
col_c[156] => draw_col.DATAB
col_c[157] => draw_col.DATAB
col_c[158] => draw_col.DATAB
col_c[159] => draw_col.DATAB
col_c[160] => draw_col.DATAB
col_c[161] => draw_col.DATAB
col_c[162] => draw_col.DATAB
col_c[163] => draw_col.DATAB
col_c[164] => draw_col.DATAB
col_c[165] => draw_col.DATAB
col_c[166] => draw_col.DATAB
col_c[167] => draw_col.DATAB
col_c[168] => draw_col.DATAB
col_c[169] => draw_col.DATAB
col_c[170] => draw_col.DATAB
col_c[171] => draw_col.DATAB
col_c[172] => draw_col.DATAB
col_c[173] => draw_col.DATAB
col_c[174] => draw_col.DATAB
col_c[175] => draw_col.DATAB
col_c[176] => draw_col.DATAB
col_c[177] => draw_col.DATAB
col_c[178] => draw_col.DATAB
col_c[179] => draw_col.DATAB
col_c[180] => draw_col.DATAB
col_c[181] => draw_col.DATAB
col_c[182] => draw_col.DATAB
col_c[183] => draw_col.DATAB
col_c[184] => draw_col.DATAB
col_c[185] => draw_col.DATAB
col_c[186] => draw_col.DATAB
col_c[187] => draw_col.DATAB
col_c[188] => draw_col.DATAB
col_c[189] => draw_col.DATAB
col_c[190] => draw_col.DATAB
col_c[191] => draw_col.DATAB
col_c[192] => draw_col.DATAB
col_c[193] => draw_col.DATAB
col_c[194] => draw_col.DATAB
col_c[195] => draw_col.DATAB
col_c[196] => draw_col.DATAB
col_c[197] => draw_col.DATAB
col_c[198] => draw_col.DATAB
col_c[199] => draw_col.DATAB
col_c[200] => draw_col.DATAB
col_c[201] => draw_col.DATAB
col_c[202] => draw_col.DATAB
col_c[203] => draw_col.DATAB
col_c[204] => draw_col.DATAB
col_c[205] => draw_col.DATAB
col_c[206] => draw_col.DATAB
col_c[207] => draw_col.DATAB
col_c[208] => draw_col.DATAB
col_c[209] => draw_col.DATAB
col_c[210] => draw_col.DATAB
col_c[211] => draw_col.DATAB
col_c[212] => draw_col.DATAB
col_c[213] => draw_col.DATAB
col_c[214] => draw_col.DATAB
col_c[215] => draw_col.DATAB
col_c[216] => draw_col.DATAB
col_c[217] => draw_col.DATAB
col_c[218] => draw_col.DATAB
col_c[219] => draw_col.DATAB
col_c[220] => draw_col.DATAB
col_c[221] => draw_col.DATAB
col_c[222] => draw_col.DATAB
col_c[223] => draw_col.DATAB
col_c[224] => draw_col.DATAB
col_c[225] => draw_col.DATAB
col_c[226] => draw_col.DATAB
col_c[227] => draw_col.DATAB
col_c[228] => draw_col.DATAB
col_c[229] => draw_col.DATAB
col_c[230] => draw_col.DATAB
col_c[231] => draw_col.DATAB
col_c[232] => draw_col.DATAB
col_c[233] => draw_col.DATAB
col_c[234] => draw_col.DATAB
col_c[235] => draw_col.DATAB
col_c[236] => draw_col.DATAB
col_c[237] => draw_col.DATAB
col_c[238] => draw_col.DATAB
col_c[239] => draw_col.DATAB
col_c[240] => draw_col.DATAB
col_c[241] => draw_col.DATAB
col_c[242] => draw_col.DATAB
col_c[243] => draw_col.DATAB
col_c[244] => draw_col.DATAB
col_c[245] => draw_col.DATAB
col_c[246] => draw_col.DATAB
col_c[247] => draw_col.DATAB
col_c[248] => draw_col.DATAB
col_c[249] => draw_col.DATAB
col_c[250] => draw_col.DATAB
col_c[251] => draw_col.DATAB
col_c[252] => draw_col.DATAB
col_c[253] => draw_col.DATAB
col_c[254] => draw_col.DATAB
col_c[255] => draw_col.DATAB
col_d[0] => draw_col.DATAB
col_d[1] => draw_col.DATAB
col_d[2] => draw_col.DATAB
col_d[3] => draw_col.DATAB
col_d[4] => draw_col.DATAB
col_d[5] => draw_col.DATAB
col_d[6] => draw_col.DATAB
col_d[7] => draw_col.DATAB
col_d[8] => draw_col.DATAB
col_d[9] => draw_col.DATAB
col_d[10] => draw_col.DATAB
col_d[11] => draw_col.DATAB
col_d[12] => draw_col.DATAB
col_d[13] => draw_col.DATAB
col_d[14] => draw_col.DATAB
col_d[15] => draw_col.DATAB
col_d[16] => draw_col.DATAB
col_d[17] => draw_col.DATAB
col_d[18] => draw_col.DATAB
col_d[19] => draw_col.DATAB
col_d[20] => draw_col.DATAB
col_d[21] => draw_col.DATAB
col_d[22] => draw_col.DATAB
col_d[23] => draw_col.DATAB
col_d[24] => draw_col.DATAB
col_d[25] => draw_col.DATAB
col_d[26] => draw_col.DATAB
col_d[27] => draw_col.DATAB
col_d[28] => draw_col.DATAB
col_d[29] => draw_col.DATAB
col_d[30] => draw_col.DATAB
col_d[31] => draw_col.DATAB
col_d[32] => draw_col.DATAB
col_d[33] => draw_col.DATAB
col_d[34] => draw_col.DATAB
col_d[35] => draw_col.DATAB
col_d[36] => draw_col.DATAB
col_d[37] => draw_col.DATAB
col_d[38] => draw_col.DATAB
col_d[39] => draw_col.DATAB
col_d[40] => draw_col.DATAB
col_d[41] => draw_col.DATAB
col_d[42] => draw_col.DATAB
col_d[43] => draw_col.DATAB
col_d[44] => draw_col.DATAB
col_d[45] => draw_col.DATAB
col_d[46] => draw_col.DATAB
col_d[47] => draw_col.DATAB
col_d[48] => draw_col.DATAB
col_d[49] => draw_col.DATAB
col_d[50] => draw_col.DATAB
col_d[51] => draw_col.DATAB
col_d[52] => draw_col.DATAB
col_d[53] => draw_col.DATAB
col_d[54] => draw_col.DATAB
col_d[55] => draw_col.DATAB
col_d[56] => draw_col.DATAB
col_d[57] => draw_col.DATAB
col_d[58] => draw_col.DATAB
col_d[59] => draw_col.DATAB
col_d[60] => draw_col.DATAB
col_d[61] => draw_col.DATAB
col_d[62] => draw_col.DATAB
col_d[63] => draw_col.DATAB
col_d[64] => draw_col.DATAB
col_d[65] => draw_col.DATAB
col_d[66] => draw_col.DATAB
col_d[67] => draw_col.DATAB
col_d[68] => draw_col.DATAB
col_d[69] => draw_col.DATAB
col_d[70] => draw_col.DATAB
col_d[71] => draw_col.DATAB
col_d[72] => draw_col.DATAB
col_d[73] => draw_col.DATAB
col_d[74] => draw_col.DATAB
col_d[75] => draw_col.DATAB
col_d[76] => draw_col.DATAB
col_d[77] => draw_col.DATAB
col_d[78] => draw_col.DATAB
col_d[79] => draw_col.DATAB
col_d[80] => draw_col.DATAB
col_d[81] => draw_col.DATAB
col_d[82] => draw_col.DATAB
col_d[83] => draw_col.DATAB
col_d[84] => draw_col.DATAB
col_d[85] => draw_col.DATAB
col_d[86] => draw_col.DATAB
col_d[87] => draw_col.DATAB
col_d[88] => draw_col.DATAB
col_d[89] => draw_col.DATAB
col_d[90] => draw_col.DATAB
col_d[91] => draw_col.DATAB
col_d[92] => draw_col.DATAB
col_d[93] => draw_col.DATAB
col_d[94] => draw_col.DATAB
col_d[95] => draw_col.DATAB
col_d[96] => draw_col.DATAB
col_d[97] => draw_col.DATAB
col_d[98] => draw_col.DATAB
col_d[99] => draw_col.DATAB
col_d[100] => draw_col.DATAB
col_d[101] => draw_col.DATAB
col_d[102] => draw_col.DATAB
col_d[103] => draw_col.DATAB
col_d[104] => draw_col.DATAB
col_d[105] => draw_col.DATAB
col_d[106] => draw_col.DATAB
col_d[107] => draw_col.DATAB
col_d[108] => draw_col.DATAB
col_d[109] => draw_col.DATAB
col_d[110] => draw_col.DATAB
col_d[111] => draw_col.DATAB
col_d[112] => draw_col.DATAB
col_d[113] => draw_col.DATAB
col_d[114] => draw_col.DATAB
col_d[115] => draw_col.DATAB
col_d[116] => draw_col.DATAB
col_d[117] => draw_col.DATAB
col_d[118] => draw_col.DATAB
col_d[119] => draw_col.DATAB
col_d[120] => draw_col.DATAB
col_d[121] => draw_col.DATAB
col_d[122] => draw_col.DATAB
col_d[123] => draw_col.DATAB
col_d[124] => draw_col.DATAB
col_d[125] => draw_col.DATAB
col_d[126] => draw_col.DATAB
col_d[127] => draw_col.DATAB
col_d[128] => draw_col.DATAB
col_d[129] => draw_col.DATAB
col_d[130] => draw_col.DATAB
col_d[131] => draw_col.DATAB
col_d[132] => draw_col.DATAB
col_d[133] => draw_col.DATAB
col_d[134] => draw_col.DATAB
col_d[135] => draw_col.DATAB
col_d[136] => draw_col.DATAB
col_d[137] => draw_col.DATAB
col_d[138] => draw_col.DATAB
col_d[139] => draw_col.DATAB
col_d[140] => draw_col.DATAB
col_d[141] => draw_col.DATAB
col_d[142] => draw_col.DATAB
col_d[143] => draw_col.DATAB
col_d[144] => draw_col.DATAB
col_d[145] => draw_col.DATAB
col_d[146] => draw_col.DATAB
col_d[147] => draw_col.DATAB
col_d[148] => draw_col.DATAB
col_d[149] => draw_col.DATAB
col_d[150] => draw_col.DATAB
col_d[151] => draw_col.DATAB
col_d[152] => draw_col.DATAB
col_d[153] => draw_col.DATAB
col_d[154] => draw_col.DATAB
col_d[155] => draw_col.DATAB
col_d[156] => draw_col.DATAB
col_d[157] => draw_col.DATAB
col_d[158] => draw_col.DATAB
col_d[159] => draw_col.DATAB
col_d[160] => draw_col.DATAB
col_d[161] => draw_col.DATAB
col_d[162] => draw_col.DATAB
col_d[163] => draw_col.DATAB
col_d[164] => draw_col.DATAB
col_d[165] => draw_col.DATAB
col_d[166] => draw_col.DATAB
col_d[167] => draw_col.DATAB
col_d[168] => draw_col.DATAB
col_d[169] => draw_col.DATAB
col_d[170] => draw_col.DATAB
col_d[171] => draw_col.DATAB
col_d[172] => draw_col.DATAB
col_d[173] => draw_col.DATAB
col_d[174] => draw_col.DATAB
col_d[175] => draw_col.DATAB
col_d[176] => draw_col.DATAB
col_d[177] => draw_col.DATAB
col_d[178] => draw_col.DATAB
col_d[179] => draw_col.DATAB
col_d[180] => draw_col.DATAB
col_d[181] => draw_col.DATAB
col_d[182] => draw_col.DATAB
col_d[183] => draw_col.DATAB
col_d[184] => draw_col.DATAB
col_d[185] => draw_col.DATAB
col_d[186] => draw_col.DATAB
col_d[187] => draw_col.DATAB
col_d[188] => draw_col.DATAB
col_d[189] => draw_col.DATAB
col_d[190] => draw_col.DATAB
col_d[191] => draw_col.DATAB
col_d[192] => draw_col.DATAB
col_d[193] => draw_col.DATAB
col_d[194] => draw_col.DATAB
col_d[195] => draw_col.DATAB
col_d[196] => draw_col.DATAB
col_d[197] => draw_col.DATAB
col_d[198] => draw_col.DATAB
col_d[199] => draw_col.DATAB
col_d[200] => draw_col.DATAB
col_d[201] => draw_col.DATAB
col_d[202] => draw_col.DATAB
col_d[203] => draw_col.DATAB
col_d[204] => draw_col.DATAB
col_d[205] => draw_col.DATAB
col_d[206] => draw_col.DATAB
col_d[207] => draw_col.DATAB
col_d[208] => draw_col.DATAB
col_d[209] => draw_col.DATAB
col_d[210] => draw_col.DATAB
col_d[211] => draw_col.DATAB
col_d[212] => draw_col.DATAB
col_d[213] => draw_col.DATAB
col_d[214] => draw_col.DATAB
col_d[215] => draw_col.DATAB
col_d[216] => draw_col.DATAB
col_d[217] => draw_col.DATAB
col_d[218] => draw_col.DATAB
col_d[219] => draw_col.DATAB
col_d[220] => draw_col.DATAB
col_d[221] => draw_col.DATAB
col_d[222] => draw_col.DATAB
col_d[223] => draw_col.DATAB
col_d[224] => draw_col.DATAB
col_d[225] => draw_col.DATAB
col_d[226] => draw_col.DATAB
col_d[227] => draw_col.DATAB
col_d[228] => draw_col.DATAB
col_d[229] => draw_col.DATAB
col_d[230] => draw_col.DATAB
col_d[231] => draw_col.DATAB
col_d[232] => draw_col.DATAB
col_d[233] => draw_col.DATAB
col_d[234] => draw_col.DATAB
col_d[235] => draw_col.DATAB
col_d[236] => draw_col.DATAB
col_d[237] => draw_col.DATAB
col_d[238] => draw_col.DATAB
col_d[239] => draw_col.DATAB
col_d[240] => draw_col.DATAB
col_d[241] => draw_col.DATAB
col_d[242] => draw_col.DATAB
col_d[243] => draw_col.DATAB
col_d[244] => draw_col.DATAB
col_d[245] => draw_col.DATAB
col_d[246] => draw_col.DATAB
col_d[247] => draw_col.DATAB
col_d[248] => draw_col.DATAB
col_d[249] => draw_col.DATAB
col_d[250] => draw_col.DATAB
col_d[251] => draw_col.DATAB
col_d[252] => draw_col.DATAB
col_d[253] => draw_col.DATAB
col_d[254] => draw_col.DATAB
col_d[255] => draw_col.DATAB


|pianotiles|rate_divider:rd
clock => rate_switch~reg0.CLK
clock => current_rate[0].CLK
clock => current_rate[1].CLK
clock => current_rate[2].CLK
clock => current_rate[3].CLK
clock => current_rate[4].CLK
clock => current_rate[5].CLK
clock => current_rate[6].CLK
clock => current_rate[7].CLK
clock => current_rate[8].CLK
clock => current_rate[9].CLK
clock => current_rate[10].CLK
clock => current_rate[11].CLK
clock => current_rate[12].CLK
clock => current_rate[13].CLK
clock => current_rate[14].CLK
clock => current_rate[15].CLK
clock => current_rate[16].CLK
clock => current_rate[17].CLK
clock => current_rate[18].CLK
clock => current_rate[19].CLK
clock => current_rate[20].CLK
clock => current_rate[21].CLK
clock => current_rate[22].CLK
clock => current_rate[23].CLK
clock => current_rate[24].CLK
clock => current_rate[25].CLK
clock => current_rate[26].CLK
clock => current_rate[27].CLK
clock => current_rate[28].CLK
clock => current_rate[29].CLK
clock => current_rate[30].CLK
clock => current_rate[31].CLK
max_rate[0] => LessThan0.IN64
max_rate[1] => LessThan0.IN63
max_rate[2] => LessThan0.IN62
max_rate[3] => LessThan0.IN61
max_rate[4] => LessThan0.IN60
max_rate[5] => LessThan0.IN59
max_rate[6] => LessThan0.IN58
max_rate[7] => LessThan0.IN57
max_rate[8] => LessThan0.IN56
max_rate[9] => LessThan0.IN55
max_rate[10] => LessThan0.IN54
max_rate[11] => LessThan0.IN53
max_rate[12] => LessThan0.IN52
max_rate[13] => LessThan0.IN51
max_rate[14] => LessThan0.IN50
max_rate[15] => LessThan0.IN49
max_rate[16] => LessThan0.IN48
max_rate[17] => LessThan0.IN47
max_rate[18] => LessThan0.IN46
max_rate[19] => LessThan0.IN45
max_rate[20] => LessThan0.IN44
max_rate[21] => LessThan0.IN43
max_rate[22] => LessThan0.IN42
max_rate[23] => LessThan0.IN41
max_rate[24] => LessThan0.IN40
max_rate[25] => LessThan0.IN39
max_rate[26] => LessThan0.IN38
max_rate[27] => LessThan0.IN37
max_rate[28] => LessThan0.IN36
max_rate[29] => LessThan0.IN35
max_rate[30] => LessThan0.IN34
max_rate[31] => LessThan0.IN33
rate_switch <= rate_switch~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pianotiles|hex_decoder:hd1
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pianotiles|hex_decoder:hd0
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pianotiles|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|pianotiles|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|pianotiles|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_m1g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m1g1:auto_generated.data_a[0]
data_a[1] => altsyncram_m1g1:auto_generated.data_a[1]
data_a[2] => altsyncram_m1g1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_m1g1:auto_generated.address_a[0]
address_a[1] => altsyncram_m1g1:auto_generated.address_a[1]
address_a[2] => altsyncram_m1g1:auto_generated.address_a[2]
address_a[3] => altsyncram_m1g1:auto_generated.address_a[3]
address_a[4] => altsyncram_m1g1:auto_generated.address_a[4]
address_a[5] => altsyncram_m1g1:auto_generated.address_a[5]
address_a[6] => altsyncram_m1g1:auto_generated.address_a[6]
address_a[7] => altsyncram_m1g1:auto_generated.address_a[7]
address_a[8] => altsyncram_m1g1:auto_generated.address_a[8]
address_a[9] => altsyncram_m1g1:auto_generated.address_a[9]
address_a[10] => altsyncram_m1g1:auto_generated.address_a[10]
address_a[11] => altsyncram_m1g1:auto_generated.address_a[11]
address_a[12] => altsyncram_m1g1:auto_generated.address_a[12]
address_a[13] => altsyncram_m1g1:auto_generated.address_a[13]
address_a[14] => altsyncram_m1g1:auto_generated.address_a[14]
address_a[15] => altsyncram_m1g1:auto_generated.address_a[15]
address_a[16] => altsyncram_m1g1:auto_generated.address_a[16]
address_b[0] => altsyncram_m1g1:auto_generated.address_b[0]
address_b[1] => altsyncram_m1g1:auto_generated.address_b[1]
address_b[2] => altsyncram_m1g1:auto_generated.address_b[2]
address_b[3] => altsyncram_m1g1:auto_generated.address_b[3]
address_b[4] => altsyncram_m1g1:auto_generated.address_b[4]
address_b[5] => altsyncram_m1g1:auto_generated.address_b[5]
address_b[6] => altsyncram_m1g1:auto_generated.address_b[6]
address_b[7] => altsyncram_m1g1:auto_generated.address_b[7]
address_b[8] => altsyncram_m1g1:auto_generated.address_b[8]
address_b[9] => altsyncram_m1g1:auto_generated.address_b[9]
address_b[10] => altsyncram_m1g1:auto_generated.address_b[10]
address_b[11] => altsyncram_m1g1:auto_generated.address_b[11]
address_b[12] => altsyncram_m1g1:auto_generated.address_b[12]
address_b[13] => altsyncram_m1g1:auto_generated.address_b[13]
address_b[14] => altsyncram_m1g1:auto_generated.address_b[14]
address_b[15] => altsyncram_m1g1:auto_generated.address_b[15]
address_b[16] => altsyncram_m1g1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m1g1:auto_generated.clock0
clock1 => altsyncram_m1g1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_m1g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m1g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m1g1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pianotiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m1g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => decode_5ua:decode2.data[0]
address_a[13] => decode_5ua:wren_decode_a.data[0]
address_a[14] => decode_5ua:decode2.data[1]
address_a[14] => decode_5ua:wren_decode_a.data[1]
address_a[15] => decode_5ua:decode2.data[2]
address_a[15] => decode_5ua:wren_decode_a.data[2]
address_a[16] => decode_5ua:decode2.data[3]
address_a[16] => decode_5ua:wren_decode_a.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_u9a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_u9a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_u9a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_u9a:rden_decode_b.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_b[0] <= mux_gob:mux3.result[0]
q_b[1] <= mux_gob:mux3.result[1]
q_b[2] <= mux_gob:mux3.result[2]
wren_a => decode_5ua:decode2.enable
wren_a => decode_5ua:wren_decode_a.enable


|pianotiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m1g1:auto_generated|decode_5ua:decode2
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|pianotiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m1g1:auto_generated|decode_u9a:rden_decode_b
data[0] => w_anode508w[1].IN0
data[0] => w_anode525w[1].IN1
data[0] => w_anode535w[1].IN0
data[0] => w_anode545w[1].IN1
data[0] => w_anode555w[1].IN0
data[0] => w_anode565w[1].IN1
data[0] => w_anode575w[1].IN0
data[0] => w_anode585w[1].IN1
data[0] => w_anode595w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode656w[1].IN0
data[0] => w_anode666w[1].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode525w[2].IN0
data[1] => w_anode535w[2].IN1
data[1] => w_anode545w[2].IN1
data[1] => w_anode555w[2].IN0
data[1] => w_anode565w[2].IN0
data[1] => w_anode575w[2].IN1
data[1] => w_anode585w[2].IN1
data[1] => w_anode595w[2].IN0
data[1] => w_anode606w[2].IN0
data[1] => w_anode616w[2].IN1
data[1] => w_anode626w[2].IN1
data[1] => w_anode636w[2].IN0
data[1] => w_anode646w[2].IN0
data[1] => w_anode656w[2].IN1
data[1] => w_anode666w[2].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode525w[3].IN0
data[2] => w_anode535w[3].IN0
data[2] => w_anode545w[3].IN0
data[2] => w_anode555w[3].IN1
data[2] => w_anode565w[3].IN1
data[2] => w_anode575w[3].IN1
data[2] => w_anode585w[3].IN1
data[2] => w_anode595w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN0
data[2] => w_anode626w[3].IN0
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode656w[3].IN1
data[2] => w_anode666w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode595w[1].IN0
data[3] => w_anode606w[1].IN0
data[3] => w_anode616w[1].IN0
data[3] => w_anode626w[1].IN0
data[3] => w_anode636w[1].IN0
data[3] => w_anode646w[1].IN0
data[3] => w_anode656w[1].IN0
data[3] => w_anode666w[1].IN0
eq[0] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode525w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode535w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode545w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode565w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode575w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode595w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE


|pianotiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m1g1:auto_generated|decode_5ua:wren_decode_a
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|pianotiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m1g1:auto_generated|mux_gob:mux3
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => w_mux_outputs712w[2].IN0
data[25] => w_mux_outputs812w[2].IN0
data[26] => w_mux_outputs912w[2].IN0
data[27] => w_mux_outputs712w[2].IN0
data[28] => w_mux_outputs812w[2].IN0
data[29] => w_mux_outputs912w[2].IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs712w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs812w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs912w[2].IN1
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|pianotiles|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|pianotiles|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|pianotiles|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|pianotiles|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


