# Compile of PC.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of fetch_stage.vhd failed with 1 errors.
# 11 compiles, 1 failed with 1 error.
# Compile of fetch_stage.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 01:16:32 on Apr 17,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage_arch)
# Loading work.pc(pc_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# ** Warning: (vsim-3473) Component instance "INST_CACHE_BOX : inst_cache" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage File: D:/Computer arch/Project/ALU Files/fetch_stage.vhd
# ** Warning: (vsim-3473) Component instance "IS_MEM1_BOX : is_mem" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage File: D:/Computer arch/Project/ALU Files/fetch_stage.vhd
# ** Warning: (vsim-3473) Component instance "IS_MEM2_BOX : is_mem" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage File: D:/Computer arch/Project/ALU Files/fetch_stage.vhd
# ** Warning: (vsim-3473) Component instance "USE_IMM_BOX : uses_imm" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage File: D:/Computer arch/Project/ALU Files/fetch_stage.vhd
# ** Warning: (vsim-3473) Component instance "IS_IN_BOX : is_in_inst" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage File: D:/Computer arch/Project/ALU Files/fetch_stage.vhd
# Loading work.registerbuffer(registerbuffer_arch)
# ** Fatal: (vsim-3348) Port length (49) does not match actual length (48) for port "/fetch_stage/FETCH_REG/D".
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/FETCH_REG File: D:/Computer arch/Project/ALU Files/RegisterBuffer.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 01:16:32 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 16
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 01:17:11 on Apr 17,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage_arch)
# Loading work.pc(pc_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# ** Warning: (vsim-3473) Component instance "INST_CACHE_BOX : inst_cache" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage File: D:/Computer arch/Project/ALU Files/fetch_stage.vhd
# ** Warning: (vsim-3473) Component instance "IS_MEM1_BOX : is_mem" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage File: D:/Computer arch/Project/ALU Files/fetch_stage.vhd
# ** Warning: (vsim-3473) Component instance "IS_MEM2_BOX : is_mem" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage File: D:/Computer arch/Project/ALU Files/fetch_stage.vhd
# ** Warning: (vsim-3473) Component instance "USE_IMM_BOX : uses_imm" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage File: D:/Computer arch/Project/ALU Files/fetch_stage.vhd
# ** Warning: (vsim-3473) Component instance "IS_IN_BOX : is_in_inst" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage File: D:/Computer arch/Project/ALU Files/fetch_stage.vhd
# Loading work.registerbuffer(registerbuffer_arch)
quit -sim
# End time: 01:19:08 on Apr 17,2023, Elapsed time: 0:01:57
# Errors: 0, Warnings: 7
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of InstCache.vhd failed with 2 errors.
# Compile of is_in_instr.vhd failed with 1 errors.
# Compile of is_mem.vhd failed with 1 errors.
# Compile of uses_imm.vhd was successful.
# 15 compiles, 3 failed with 4 errors.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of uses_imm.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 01:22:43 on Apr 17,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage_arch)
# Loading work.pc(pc_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.inst_cache(inst_cach_arch)
# ** Fatal: (vsim-3348) Port length (16) does not match actual length (8) for port "/fetch_stage/INST_CACHE_BOX/M0".
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/INST_CACHE_BOX File: D:/Computer arch/Project/ALU Files/InstCache.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 01:22:43 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
# Compile of fetch_stage.vhd failed with 2 errors.
# Compile of fetch_stage.vhd failed with 2 errors.
# Compile of fetch_stage.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 01:25:43 on Apr 17,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage_arch)
# Loading work.pc(pc_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.inst_cache(inst_cach_arch)
# Loading work.is_mem(is_mem_arch)
# Loading work.uses_imm(logicpartimp)
# Loading work.is_in_inst(is_in_inst_arch)
# Loading work.registerbuffer(registerbuffer_arch)
mem save -o {D:/Computer arch/Project/ALU Files/fetch.mem} -f mti -data symbolic -addr hex -wordsperline 1 /fetch_stage/INST_CACHE_BOX/inst_cache
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
add wave -position insertpoint  \
sim:/fetch_stage/CLK \
sim:/fetch_stage/OP_CODE_DECODE_OUT \
sim:/fetch_stage/CAT_DECODE_OUT \
sim:/fetch_stage/PC_PLUS_ONE_FETCH_OUT \
sim:/fetch_stage/OP_CODE_OUT \
sim:/fetch_stage/CAT_OUT \
sim:/fetch_stage/IMM_OR_IN \
sim:/fetch_stage/RDST_ADD \
sim:/fetch_stage/RSRC1_ADD \
sim:/fetch_stage/RSRC2_ADD \
sim:/fetch_stage/PC_OUT \
sim:/fetch_stage/PC_PLUS_ONE \
sim:/fetch_stage/INST_CACHE_OUT
force -freeze sim:/fetch_stage/CLK 1 0, 0 {50 ps} -r 100
run
quit -sim
# End time: 01:31:38 on Apr 17,2023, Elapsed time: 0:05:55
# Errors: 0, Warnings: 7
# Compile of fetch_stage.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 01:32:09 on Apr 17,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage_arch)
# Loading work.pc(pc_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.inst_cache(inst_cach_arch)
# Loading work.is_mem(is_mem_arch)
# Loading work.uses_imm(logicpartimp)
# Loading work.is_in_inst(is_in_inst_arch)
# Loading work.registerbuffer(registerbuffer_arch)
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# 15 compiles, 0 failed with no errors.
mem save -o {D:/Computer arch/Project/ALU Files/fetch.mem} -f mti -data symbolic -addr hex -wordsperline 1 /fetch_stage/INST_CACHE_BOX/inst_cache
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
add wave -position insertpoint  \
sim:/fetch_stage/CLK \
sim:/fetch_stage/OP_CODE_DECODE_OUT \
sim:/fetch_stage/CAT_DECODE_OUT \
sim:/fetch_stage/PC_PLUS_ONE_FETCH_OUT \
sim:/fetch_stage/OP_CODE_OUT \
sim:/fetch_stage/CAT_OUT \
sim:/fetch_stage/IMM_OR_IN \
sim:/fetch_stage/RDST_ADD \
sim:/fetch_stage/RSRC1_ADD \
sim:/fetch_stage/RSRC2_ADD \
sim:/fetch_stage/PC_OUT \
sim:/fetch_stage/PC_PLUS_ONE \
sim:/fetch_stage/INST_CACHE_OUT
add wave -position insertpoint  \
sim:/fetch_stage/RST
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
force -freeze sim:/fetch_stage/RST 1 0
force -freeze sim:/fetch_stage/CLK 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/fetch_stage/RST 0 0
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/fetch_stage/FETCH_REG_OUT
add wave -position insertpoint  \
sim:/fetch_stage/FETCH_REG_IN
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch_stage(fetch_stage_arch)
# Loading work.pc(pc_arch)
# Loading work.uses_imm(logicpartimp)
# Loading work.registerbuffer(registerbuffer_arch)
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
add wave -position insertpoint  \
sim:/fetch_stage/CLK \
sim:/fetch_stage/OP_CODE_DECODE_OUT \
sim:/fetch_stage/CAT_DECODE_OUT \
sim:/fetch_stage/PC_PLUS_ONE_FETCH_OUT \
sim:/fetch_stage/OP_CODE_OUT \
sim:/fetch_stage/CAT_OUT \
sim:/fetch_stage/IMM_OR_IN \
sim:/fetch_stage/RDST_ADD \
sim:/fetch_stage/RSRC1_ADD \
sim:/fetch_stage/RSRC2_ADD \
sim:/fetch_stage/PC_OUT \
sim:/fetch_stage/PC_PLUS_ONE \
sim:/fetch_stage/INST_CACHE_OUT
add wave -position insertpoint  \
sim:/fetch_stage/RST
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
force -freeze sim:/fetch_stage/RST 1 0
force -freeze sim:/fetch_stage/CLK 1 0, 0 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/fetch_stage/RST 0 0
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/fetch_stage/FETCH_REG_OUT
add wave -position insertpoint  \
sim:/fetch_stage/FETCH_REG_IN
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
add wave -position insertpoint  \
sim:/fetch_stage/CLK \
sim:/fetch_stage/OP_CODE_DECODE_OUT \
sim:/fetch_stage/CAT_DECODE_OUT \
sim:/fetch_stage/PC_PLUS_ONE_FETCH_OUT \
sim:/fetch_stage/OP_CODE_OUT \
sim:/fetch_stage/CAT_OUT \
sim:/fetch_stage/IMM_OR_IN \
sim:/fetch_stage/RDST_ADD \
sim:/fetch_stage/RSRC1_ADD \
sim:/fetch_stage/RSRC2_ADD \
sim:/fetch_stage/PC_OUT \
sim:/fetch_stage/PC_PLUS_ONE \
sim:/fetch_stage/INST_CACHE_OUT
add wave -position insertpoint  \
sim:/fetch_stage/RST
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
force -freeze sim:/fetch_stage/RST 1 0
force -freeze sim:/fetch_stage/CLK 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/fetch_stage/RST 0 0
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/fetch_stage/FETCH_REG_OUT
add wave -position insertpoint  \
sim:/fetch_stage/FETCH_REG_IN
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** UI-Msg: (vish-4014) No objects found matching 'add'.
# ** UI-Msg: (vish-4014) No objects found matching 'wave'.
# Unrecognized option: "-position" ignored.
# ** UI-Msg: (vish-4014) No objects found matching 'insertpoint'.
# Error in macro D:\Computer arch\Project\ALU Files\fetch.do line 18
# ** UI-Msg: (vish-4014) No objects found matching 'add'.
# ** UI-Msg: (vish-4014) No objects found matching 'wave'.
# Unrecognized option: "-position" ignored.
# ** UI-Msg: (vish-4014) No objects found matching 'insertpoint'.
#     while executing
# "add wave -position insertpoint  \
# sim:/fetch_stage/CLK \
# sim:/fetch_stage/OP_CODE_DECODE_OUT \
# sim:/fetch_stage/CAT_DECODE_OUT \
# sim:/fetch_stage/PC_P..."
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 01:49:01 on Apr 17,2023, Elapsed time: 0:16:52
# Errors: 0, Warnings: 1
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 01:49:36 on Apr 17,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage_arch)
# Loading work.pc(pc_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.inst_cache(inst_cach_arch)
# Loading work.is_mem(is_mem_arch)
# Loading work.uses_imm(logicpartimp)
# Loading work.is_in_inst(is_in_inst_arch)
# Loading work.registerbuffer(registerbuffer_arch)
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/fetch_stage/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/OP_CODE_DECODE_OUT 04 0
force -freeze sim:/fetch_stage/CAT_DECODE_OUT 1 0
force -freeze sim:/fetch_stage/RST 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/fetch_stage/RST 0 0
run
run
run
run
run
run
run
run
run
restart
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
force -freeze sim:/fetch_stage/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/RST 1 0
force -freeze sim:/fetch_stage/OP_CODE_DECODE_OUT 04 0
force -freeze sim:/fetch_stage/CAT_DECODE_OUT 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/fetch_stage/RST 0 0
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/fetch_stage/IS_MEM1_OUT
restart
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
force -freeze sim:/fetch_stage/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/RST 1 0
force -freeze sim:/fetch_stage/OP_CODE_DECODE_OUT 04 0
force -freeze sim:/fetch_stage/CAT_DECODE_OUT 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/fetch_stage/RST 0 0
run
run
run
run
run
run
run
restart
mem load -i {D:/Computer arch/Project/ALU Files/fetch.mem} /fetch_stage/INST_CACHE_BOX/inst_cache
force -freeze sim:/fetch_stage/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/RST 1 0
force -freeze sim:/fetch_stage/OP_CODE_DECODE_OUT 04 0
force -freeze sim:/fetch_stage/CAT_DECODE_OUT 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/fetch_stage/RST 0 0
run
run
run
run
run
run
run
quit -sim
# End time: 02:14:06 on Apr 17,2023, Elapsed time: 0:24:30
# Errors: 0, Warnings: 1
