/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [35:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_11z & in_data[176]);
  assign celloutsig_1_19z = ~(celloutsig_1_11z & celloutsig_1_7z[2]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z[0] & celloutsig_0_5z[6]);
  assign celloutsig_0_17z = ~(in_data[32] & celloutsig_0_14z[6]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[14] & in_data[105]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_1_11z = ~(celloutsig_1_5z & celloutsig_1_10z);
  assign celloutsig_0_1z = ~in_data[18];
  assign celloutsig_1_3z = ~celloutsig_1_2z;
  assign celloutsig_0_4z = { in_data[90:80], celloutsig_0_1z } === in_data[65:54];
  assign celloutsig_0_13z = in_data[44:26] < { in_data[49:44], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_16z = { in_data[28:3], celloutsig_0_3z, celloutsig_0_7z } < { celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_6z = celloutsig_0_5z[6:0] % { 1'h1, celloutsig_0_5z[6:2], celloutsig_0_4z };
  assign celloutsig_0_14z = in_data[18] ? { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z } : { celloutsig_0_5z[10:7], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_0z = - in_data[181:146];
  assign celloutsig_1_5z = | { celloutsig_1_0z[18:2], celloutsig_1_3z };
  assign celloutsig_0_3z = celloutsig_0_1z & celloutsig_0_0z[11];
  assign celloutsig_1_18z = celloutsig_1_5z & celloutsig_1_16z;
  assign celloutsig_1_1z = in_data[131] & in_data[156];
  assign celloutsig_1_10z = celloutsig_1_5z & celloutsig_1_4z;
  assign celloutsig_0_9z = ~^ { celloutsig_0_5z[1:0], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_5z = { in_data[67:62], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z } >>> { in_data[88:80], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_7z = { in_data[100:99], celloutsig_1_2z } >>> { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_2z = ~((in_data[48] & celloutsig_0_0z[10]) | celloutsig_0_0z[11]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[56:45];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_8z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_8z = celloutsig_0_0z[8:1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
