============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Sep 12 2024  11:57:31 am
  Module:                 ibex_core
  Technology library:     tcbn40lpbwp12t40m1pwc 131
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

              Instance                                    Module                        Cell Count  Cell Area  Net Area   Total Area      Wireload     
-------------------------------------------------------------------------------------------------------------------------------------------------------
ibex_core                                                                                     6723  14994.941     0.000    14994.941 ZeroWireload (S)  
  cs_registers_i                    ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_Dat        1662   4461.274     0.000     4461.274 ZeroWireload (S)  
  ex_block_i                        ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0              2665   4865.347     0.000     4865.347 ZeroWireload (S)  
  gen_regfile_latch.register_file_i ibex_register_file_latch_RV32E0_DataWidth32_DummyI         139    411.600     0.000      411.600 ZeroWireload (S)  
  id_stage_i                        ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_         810   1559.846     0.000     1559.846 ZeroWireload (S)  
  if_stage_i                        ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr4        1025   2670.461     0.000     2670.461 ZeroWireload (S)  
  load_store_unit_i                 ibex_load_store_unit                                       366    906.461     0.000      906.461 ZeroWireload (S)  
  wb_stage_i                        ibex_wb_stage_WritebackStage0                               35     79.262     0.000       79.262 ZeroWireload (S)  
  (S) = wireload was automatically selected
