

================================================================
== Vivado HLS Report for 'sort_knn'
================================================================
* Date:           Wed Oct  2 02:45:05 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.307 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2722|     2722| 27.220 us | 27.220 us |  2722|  2722|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- flatten_outer   |       50|       50|         5|          -|          -|    10|    no    |
        | + flatten_inner  |        3|        3|         1|          -|          -|     3|    no    |
        |- bubble_outer    |     2670|     2670|        89|          -|          -|    30|    no    |
        | + bubble_inner   |       87|       87|         3|          -|          -|    29|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    192|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     21|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    179|    -|
|Register         |        -|      -|     109|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     109|    392|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |dut_mux_305_6_1_1_U18  |dut_mux_305_6_1_1  |        0|      0|  0|  21|    0|
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |Total                  |                   |        0|      0|  0|  21|    0|
    +-----------------------+-------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_420_p2         |     +    |      0|  0|  13|           4|           1|
    |i_fu_557_p2           |     +    |      0|  0|  15|           5|           1|
    |j_1_fu_569_p2         |     +    |      0|  0|  15|           5|           1|
    |j_fu_484_p2           |     +    |      0|  0|  10|           2|           1|
    |ret_V_1_fu_494_p2     |     +    |      0|  0|  44|          37|          37|
    |tmp_2_fu_514_p31      |     +    |      0|  0|  15|           5|           5|
    |ret_V_fu_442_p2       |     -    |      0|  0|  15|           7|           7|
    |sub_ln321_fu_472_p2   |     -    |      0|  0|  15|           5|           5|
    |icmp_ln121_fu_478_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln129_fu_551_p2  |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln130_fu_563_p2  |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln887_fu_414_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_fu_585_p2  |   icmp   |      0|  0|  11|           6|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 192|          92|          76|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  41|          8|    1|          8|
    |i1_0_reg_392                 |   9|          2|    5|         10|
    |i_op_assign_reg_381          |   9|          2|    2|          4|
    |j2_0_reg_403                 |   9|          2|    5|         10|
    |sorted_distances_V_address0  |  21|          4|    5|         20|
    |sorted_distances_V_address1  |  15|          3|    5|         15|
    |sorted_distances_V_d0        |  15|          3|    6|         18|
    |sorted_labels_V_address0     |  21|          4|    5|         20|
    |sorted_labels_V_address1     |  15|          3|    5|         15|
    |sorted_labels_V_d0           |  15|          3|    4|         12|
    |t_V_reg_368                  |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 179|         36|   47|        140|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   7|   0|    7|          0|
    |i1_0_reg_392                    |   5|   0|    5|          0|
    |i_V_reg_744                     |   4|   0|    4|          0|
    |i_op_assign_reg_381             |   2|   0|    2|          0|
    |i_reg_770                       |   5|   0|    5|          0|
    |icmp_ln895_reg_803              |   1|   0|    1|          0|
    |j2_0_reg_403                    |   5|   0|    5|          0|
    |j_1_reg_778                     |   5|   0|    5|          0|
    |lhs_V_reg_749                   |  36|   0|   37|          1|
    |sorted_distances_V_a_1_reg_793  |   5|   0|    5|          0|
    |sorted_distances_V_a_2_reg_798  |   5|   0|    5|          0|
    |sorted_labels_V_addr_1_reg_807  |   5|   0|    5|          0|
    |sorted_labels_V_addr_2_reg_813  |   5|   0|    5|          0|
    |sub_ln321_reg_754               |   5|   0|    5|          0|
    |t_V_reg_368                     |   4|   0|    4|          0|
    |zext_ln131_1_reg_788            |   5|   0|   64|         59|
    |zext_ln131_reg_783              |   5|   0|   64|         59|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 109|   0|  228|        119|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      sort_knn      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      sort_knn      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      sort_knn      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      sort_knn      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      sort_knn      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      sort_knn      | return value |
|knn_set_0_0_V_read           |  in |    6|   ap_none  | knn_set_0_0_V_read |    scalar    |
|knn_set_0_1_V_read           |  in |    6|   ap_none  | knn_set_0_1_V_read |    scalar    |
|knn_set_0_2_V_read           |  in |    6|   ap_none  | knn_set_0_2_V_read |    scalar    |
|knn_set_1_0_V_read           |  in |    6|   ap_none  | knn_set_1_0_V_read |    scalar    |
|knn_set_1_1_V_read           |  in |    6|   ap_none  | knn_set_1_1_V_read |    scalar    |
|knn_set_1_2_V_read           |  in |    6|   ap_none  | knn_set_1_2_V_read |    scalar    |
|knn_set_2_0_V_read           |  in |    6|   ap_none  | knn_set_2_0_V_read |    scalar    |
|knn_set_2_1_V_read           |  in |    6|   ap_none  | knn_set_2_1_V_read |    scalar    |
|knn_set_2_2_V_read           |  in |    6|   ap_none  | knn_set_2_2_V_read |    scalar    |
|knn_set_3_0_V_read           |  in |    6|   ap_none  | knn_set_3_0_V_read |    scalar    |
|knn_set_3_1_V_read           |  in |    6|   ap_none  | knn_set_3_1_V_read |    scalar    |
|knn_set_3_2_V_read           |  in |    6|   ap_none  | knn_set_3_2_V_read |    scalar    |
|knn_set_4_0_V_read           |  in |    6|   ap_none  | knn_set_4_0_V_read |    scalar    |
|knn_set_4_1_V_read           |  in |    6|   ap_none  | knn_set_4_1_V_read |    scalar    |
|knn_set_4_2_V_read           |  in |    6|   ap_none  | knn_set_4_2_V_read |    scalar    |
|knn_set_5_0_V_read           |  in |    6|   ap_none  | knn_set_5_0_V_read |    scalar    |
|knn_set_5_1_V_read           |  in |    6|   ap_none  | knn_set_5_1_V_read |    scalar    |
|knn_set_5_2_V_read           |  in |    6|   ap_none  | knn_set_5_2_V_read |    scalar    |
|knn_set_6_0_V_read           |  in |    6|   ap_none  | knn_set_6_0_V_read |    scalar    |
|knn_set_6_1_V_read           |  in |    6|   ap_none  | knn_set_6_1_V_read |    scalar    |
|knn_set_6_2_V_read           |  in |    6|   ap_none  | knn_set_6_2_V_read |    scalar    |
|knn_set_7_0_V_read           |  in |    6|   ap_none  | knn_set_7_0_V_read |    scalar    |
|knn_set_7_1_V_read           |  in |    6|   ap_none  | knn_set_7_1_V_read |    scalar    |
|knn_set_7_2_V_read           |  in |    6|   ap_none  | knn_set_7_2_V_read |    scalar    |
|knn_set_8_0_V_read           |  in |    6|   ap_none  | knn_set_8_0_V_read |    scalar    |
|knn_set_8_1_V_read           |  in |    6|   ap_none  | knn_set_8_1_V_read |    scalar    |
|knn_set_8_2_V_read           |  in |    6|   ap_none  | knn_set_8_2_V_read |    scalar    |
|knn_set_9_0_V_read           |  in |    6|   ap_none  | knn_set_9_0_V_read |    scalar    |
|knn_set_9_1_V_read           |  in |    6|   ap_none  | knn_set_9_1_V_read |    scalar    |
|knn_set_9_2_V_read           |  in |    6|   ap_none  | knn_set_9_2_V_read |    scalar    |
|sorted_distances_V_address0  | out |    5|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_ce0       | out |    1|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_we0       | out |    1|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_d0        | out |    6|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_q0        |  in |    6|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_address1  | out |    5|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_ce1       | out |    1|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_we1       | out |    1|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_d1        | out |    6|  ap_memory | sorted_distances_V |     array    |
|sorted_distances_V_q1        |  in |    6|  ap_memory | sorted_distances_V |     array    |
|sorted_labels_V_address0     | out |    5|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_ce0          | out |    1|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_we0          | out |    1|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_d0           | out |    4|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_q0           |  in |    4|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_address1     | out |    5|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_ce1          | out |    1|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_we1          | out |    1|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_d1           | out |    4|  ap_memory |   sorted_labels_V  |     array    |
|sorted_labels_V_q1           |  in |    4|  ap_memory |   sorted_labels_V  |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 4 
6 --> 7 
7 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%knn_set_9_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_2_V_read)" [digitrec.cpp:115]   --->   Operation 8 'read' 'knn_set_9_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%knn_set_9_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_1_V_read)" [digitrec.cpp:115]   --->   Operation 9 'read' 'knn_set_9_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%knn_set_9_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_0_V_read)" [digitrec.cpp:115]   --->   Operation 10 'read' 'knn_set_9_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%knn_set_8_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_2_V_read)" [digitrec.cpp:115]   --->   Operation 11 'read' 'knn_set_8_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%knn_set_8_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_1_V_read)" [digitrec.cpp:115]   --->   Operation 12 'read' 'knn_set_8_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%knn_set_8_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_0_V_read)" [digitrec.cpp:115]   --->   Operation 13 'read' 'knn_set_8_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%knn_set_7_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_2_V_read)" [digitrec.cpp:115]   --->   Operation 14 'read' 'knn_set_7_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%knn_set_7_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_1_V_read)" [digitrec.cpp:115]   --->   Operation 15 'read' 'knn_set_7_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%knn_set_7_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_0_V_read)" [digitrec.cpp:115]   --->   Operation 16 'read' 'knn_set_7_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%knn_set_6_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_2_V_read)" [digitrec.cpp:115]   --->   Operation 17 'read' 'knn_set_6_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%knn_set_6_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_1_V_read)" [digitrec.cpp:115]   --->   Operation 18 'read' 'knn_set_6_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%knn_set_6_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_0_V_read)" [digitrec.cpp:115]   --->   Operation 19 'read' 'knn_set_6_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%knn_set_5_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_2_V_read)" [digitrec.cpp:115]   --->   Operation 20 'read' 'knn_set_5_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%knn_set_5_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_1_V_read)" [digitrec.cpp:115]   --->   Operation 21 'read' 'knn_set_5_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%knn_set_5_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_0_V_read)" [digitrec.cpp:115]   --->   Operation 22 'read' 'knn_set_5_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%knn_set_4_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_2_V_read)" [digitrec.cpp:115]   --->   Operation 23 'read' 'knn_set_4_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%knn_set_4_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_1_V_read)" [digitrec.cpp:115]   --->   Operation 24 'read' 'knn_set_4_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%knn_set_4_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_0_V_read)" [digitrec.cpp:115]   --->   Operation 25 'read' 'knn_set_4_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%knn_set_3_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_2_V_read)" [digitrec.cpp:115]   --->   Operation 26 'read' 'knn_set_3_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%knn_set_3_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_1_V_read)" [digitrec.cpp:115]   --->   Operation 27 'read' 'knn_set_3_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%knn_set_3_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_0_V_read)" [digitrec.cpp:115]   --->   Operation 28 'read' 'knn_set_3_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%knn_set_2_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_2_V_read)" [digitrec.cpp:115]   --->   Operation 29 'read' 'knn_set_2_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%knn_set_2_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_1_V_read)" [digitrec.cpp:115]   --->   Operation 30 'read' 'knn_set_2_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%knn_set_2_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_0_V_read)" [digitrec.cpp:115]   --->   Operation 31 'read' 'knn_set_2_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%knn_set_1_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_2_V_read)" [digitrec.cpp:115]   --->   Operation 32 'read' 'knn_set_1_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%knn_set_1_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_1_V_read)" [digitrec.cpp:115]   --->   Operation 33 'read' 'knn_set_1_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%knn_set_1_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_0_V_read)" [digitrec.cpp:115]   --->   Operation 34 'read' 'knn_set_1_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%knn_set_0_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_2_V_read)" [digitrec.cpp:115]   --->   Operation 35 'read' 'knn_set_0_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%knn_set_0_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_1_V_read)" [digitrec.cpp:115]   --->   Operation 36 'read' 'knn_set_0_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%knn_set_0_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_0_V_read)" [digitrec.cpp:115]   --->   Operation 37 'read' 'knn_set_0_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %1" [digitrec.cpp:120]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 0, %0 ], [ %i_V, %flatten_outer_end ]"   --->   Operation 39 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln887 = icmp eq i4 %t_V, -6" [digitrec.cpp:120]   --->   Operation 40 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%i_V = add i4 %t_V, 1" [digitrec.cpp:120]   --->   Operation 42 'add' 'i_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader.preheader, label %flatten_outer_begin" [digitrec.cpp:120]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [digitrec.cpp:120]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6)" [digitrec.cpp:120]   --->   Operation 45 'specregionbegin' 'tmp' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i4 %t_V to i7" [digitrec.cpp:122]   --->   Operation 46 'zext' 'zext_ln1352' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %t_V, i2 0)" [digitrec.cpp:122]   --->   Operation 47 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1352_1 = zext i6 %shl_ln to i7" [digitrec.cpp:122]   --->   Operation 48 'zext' 'zext_ln1352_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.82ns)   --->   "%ret_V = sub i7 %zext_ln1352_1, %zext_ln1352" [digitrec.cpp:122]   --->   Operation 49 'sub' 'ret_V' <Predicate = (!icmp_ln887)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i7 %ret_V to i36" [digitrec.cpp:122]   --->   Operation 50 'sext' 'sext_ln1352' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%lhs_V = zext i36 %sext_ln1352 to i37" [digitrec.cpp:122]   --->   Operation 51 'zext' 'lhs_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %t_V to i5" [digitrec.cpp:122]   --->   Operation 52 'zext' 'zext_ln321' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i4 %t_V to i3" [digitrec.cpp:122]   --->   Operation 53 'trunc' 'trunc_ln321' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln321, i2 0)" [digitrec.cpp:122]   --->   Operation 54 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.78ns)   --->   "%sub_ln321 = sub i5 %shl_ln1, %zext_ln321" [digitrec.cpp:122]   --->   Operation 55 'sub' 'sub_ln321' <Predicate = (!icmp_ln887)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %2" [digitrec.cpp:121]   --->   Operation 56 'br' <Predicate = (!icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader" [digitrec.cpp:129]   --->   Operation 57 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%i_op_assign = phi i2 [ 0, %flatten_outer_begin ], [ %j, %3 ]"   --->   Operation 58 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.95ns)   --->   "%icmp_ln121 = icmp eq i2 %i_op_assign, -1" [digitrec.cpp:121]   --->   Operation 59 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 60 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.56ns)   --->   "%j = add i2 %i_op_assign, 1" [digitrec.cpp:121]   --->   Operation 61 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %flatten_outer_end, label %3" [digitrec.cpp:121]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str7) nounwind" [digitrec.cpp:121]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V = zext i2 %i_op_assign to i37" [digitrec.cpp:122]   --->   Operation 64 'zext' 'rhs_V' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.71ns)   --->   "%ret_V_1 = add nsw i37 %lhs_V, %rhs_V" [digitrec.cpp:122]   --->   Operation 65 'add' 'ret_V_1' <Predicate = (!icmp_ln121)> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i37 %ret_V_1 to i64" [digitrec.cpp:122]   --->   Operation 66 'zext' 'zext_ln544' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i2 %i_op_assign to i5" [digitrec.cpp:122]   --->   Operation 67 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.78ns)   --->   "%add_ln321 = add i5 %sub_ln321, %zext_ln321_1" [digitrec.cpp:122]   --->   Operation 68 'add' 'add_ln321' <Predicate = (!icmp_ln121)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (3.20ns)   --->   "%tmp_2 = call i6 @_ssdm_op_Mux.ap_auto.30i6.i5(i6 %knn_set_0_0_V_read_1, i6 %knn_set_0_1_V_read_1, i6 %knn_set_0_2_V_read_1, i6 %knn_set_1_0_V_read_1, i6 %knn_set_1_1_V_read_1, i6 %knn_set_1_2_V_read_1, i6 %knn_set_2_0_V_read_1, i6 %knn_set_2_1_V_read_1, i6 %knn_set_2_2_V_read_1, i6 %knn_set_3_0_V_read_1, i6 %knn_set_3_1_V_read_1, i6 %knn_set_3_2_V_read_1, i6 %knn_set_4_0_V_read_1, i6 %knn_set_4_1_V_read_1, i6 %knn_set_4_2_V_read_1, i6 %knn_set_5_0_V_read_1, i6 %knn_set_5_1_V_read_1, i6 %knn_set_5_2_V_read_1, i6 %knn_set_6_0_V_read_1, i6 %knn_set_6_1_V_read_1, i6 %knn_set_6_2_V_read_1, i6 %knn_set_7_0_V_read_1, i6 %knn_set_7_1_V_read_1, i6 %knn_set_7_2_V_read_1, i6 %knn_set_8_0_V_read_1, i6 %knn_set_8_1_V_read_1, i6 %knn_set_8_2_V_read_1, i6 %knn_set_9_0_V_read_1, i6 %knn_set_9_1_V_read_1, i6 %knn_set_9_2_V_read_1, i5 %add_ln321)" [digitrec.cpp:122]   --->   Operation 69 'mux' 'tmp_2' <Predicate = (!icmp_ln121)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sorted_distances_V_a = getelementptr [30 x i6]* %sorted_distances_V, i64 0, i64 %zext_ln544" [digitrec.cpp:122]   --->   Operation 70 'getelementptr' 'sorted_distances_V_a' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.32ns)   --->   "store i6 %tmp_2, i6* %sorted_distances_V_a, align 1" [digitrec.cpp:122]   --->   Operation 71 'store' <Predicate = (!icmp_ln121)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sorted_labels_V_addr = getelementptr [30 x i4]* %sorted_labels_V, i64 0, i64 %zext_ln544" [digitrec.cpp:123]   --->   Operation 72 'getelementptr' 'sorted_labels_V_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.32ns)   --->   "store i4 %t_V, i4* %sorted_labels_V_addr, align 1" [digitrec.cpp:123]   --->   Operation 73 'store' <Predicate = (!icmp_ln121)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %2" [digitrec.cpp:121]   --->   Operation 74 'br' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp)" [digitrec.cpp:125]   --->   Operation 75 'specregionend' 'empty_5' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [digitrec.cpp:120]   --->   Operation 76 'br' <Predicate = (icmp_ln121)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.78>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ %i, %bubble_outer_end ], [ 0, %.preheader.preheader ]"   --->   Operation 77 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.36ns)   --->   "%icmp_ln129 = icmp eq i5 %i1_0, -2" [digitrec.cpp:129]   --->   Operation 78 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 79 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.78ns)   --->   "%i = add i5 %i1_0, 1" [digitrec.cpp:129]   --->   Operation 80 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %7, label %bubble_outer_begin" [digitrec.cpp:129]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind" [digitrec.cpp:129]   --->   Operation 82 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str8)" [digitrec.cpp:129]   --->   Operation 83 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.76ns)   --->   "br label %4" [digitrec.cpp:130]   --->   Operation 84 'br' <Predicate = (!icmp_ln129)> <Delay = 1.76>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [digitrec.cpp:141]   --->   Operation 85 'ret' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.10>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%j2_0 = phi i5 [ 0, %bubble_outer_begin ], [ %j_1, %._crit_edge ]"   --->   Operation 86 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.36ns)   --->   "%icmp_ln130 = icmp eq i5 %j2_0, -3" [digitrec.cpp:130]   --->   Operation 87 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)"   --->   Operation 88 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j2_0, 1" [digitrec.cpp:131]   --->   Operation 89 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %bubble_outer_end, label %5" [digitrec.cpp:130]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i5 %j2_0 to i64" [digitrec.cpp:131]   --->   Operation 91 'zext' 'zext_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i5 %j_1 to i64" [digitrec.cpp:131]   --->   Operation 92 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sorted_distances_V_a_1 = getelementptr [30 x i6]* %sorted_distances_V, i64 0, i64 %zext_ln131" [digitrec.cpp:131]   --->   Operation 93 'getelementptr' 'sorted_distances_V_a_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (2.32ns)   --->   "%sorted_distances_V_l = load i6* %sorted_distances_V_a_1, align 1" [digitrec.cpp:131]   --->   Operation 94 'load' 'sorted_distances_V_l' <Predicate = (!icmp_ln130)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%sorted_distances_V_a_2 = getelementptr [30 x i6]* %sorted_distances_V, i64 0, i64 %zext_ln131_1" [digitrec.cpp:131]   --->   Operation 95 'getelementptr' 'sorted_distances_V_a_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (2.32ns)   --->   "%t_V_1 = load i6* %sorted_distances_V_a_2, align 1" [digitrec.cpp:131]   --->   Operation 96 'load' 't_V_1' <Predicate = (!icmp_ln130)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str8, i32 %tmp_1)" [digitrec.cpp:140]   --->   Operation 97 'specregionend' 'empty_8' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:129]   --->   Operation 98 'br' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.64>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str9) nounwind" [digitrec.cpp:130]   --->   Operation 99 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/2] (2.32ns)   --->   "%sorted_distances_V_l = load i6* %sorted_distances_V_a_1, align 1" [digitrec.cpp:131]   --->   Operation 100 'load' 'sorted_distances_V_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_6 : Operation 101 [1/2] (2.32ns)   --->   "%t_V_1 = load i6* %sorted_distances_V_a_2, align 1" [digitrec.cpp:131]   --->   Operation 101 'load' 't_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_6 : Operation 102 [1/1] (1.42ns)   --->   "%icmp_ln895 = icmp ugt i6 %sorted_distances_V_l, %t_V_1" [digitrec.cpp:131]   --->   Operation 102 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %6, label %._crit_edge" [digitrec.cpp:131]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%sorted_labels_V_addr_1 = getelementptr [30 x i4]* %sorted_labels_V, i64 0, i64 %zext_ln131_1" [digitrec.cpp:133]   --->   Operation 104 'getelementptr' 'sorted_labels_V_addr_1' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (2.32ns)   --->   "%l_V = load i4* %sorted_labels_V_addr_1, align 1" [digitrec.cpp:133]   --->   Operation 105 'load' 'l_V' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_6 : Operation 106 [1/1] (2.32ns)   --->   "store i6 %sorted_distances_V_l, i6* %sorted_distances_V_a_2, align 1" [digitrec.cpp:134]   --->   Operation 106 'store' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sorted_labels_V_addr_2 = getelementptr [30 x i4]* %sorted_labels_V, i64 0, i64 %zext_ln131" [digitrec.cpp:135]   --->   Operation 107 'getelementptr' 'sorted_labels_V_addr_2' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_6 : Operation 108 [2/2] (2.32ns)   --->   "%sorted_labels_V_load = load i4* %sorted_labels_V_addr_2, align 1" [digitrec.cpp:135]   --->   Operation 108 'load' 'sorted_labels_V_load' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_6 : Operation 109 [1/1] (2.32ns)   --->   "store i6 %t_V_1, i6* %sorted_distances_V_a_1, align 1" [digitrec.cpp:136]   --->   Operation 109 'store' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>

State 7 <SV = 5> <Delay = 4.64>
ST_7 : Operation 110 [1/2] (2.32ns)   --->   "%l_V = load i4* %sorted_labels_V_addr_1, align 1" [digitrec.cpp:133]   --->   Operation 110 'load' 'l_V' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_7 : Operation 111 [1/2] (2.32ns)   --->   "%sorted_labels_V_load = load i4* %sorted_labels_V_addr_2, align 1" [digitrec.cpp:135]   --->   Operation 111 'load' 'sorted_labels_V_load' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_7 : Operation 112 [1/1] (2.32ns)   --->   "store i4 %sorted_labels_V_load, i4* %sorted_labels_V_addr_1, align 1" [digitrec.cpp:135]   --->   Operation 112 'store' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_7 : Operation 113 [1/1] (2.32ns)   --->   "store i4 %l_V, i4* %sorted_labels_V_addr_2, align 1" [digitrec.cpp:137]   --->   Operation 113 'store' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "br label %._crit_edge" [digitrec.cpp:138]   --->   Operation 114 'br' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br label %4" [digitrec.cpp:130]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ knn_set_0_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_0_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_0_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_1_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_1_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_1_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_2_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_2_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_2_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_3_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_3_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_3_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_4_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_4_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_4_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_5_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_5_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_5_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_6_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_6_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_6_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_7_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_7_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_7_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_8_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_8_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_8_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_9_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_9_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_9_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sorted_distances_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sorted_labels_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
knn_set_9_2_V_read_1   (read             ) [ 00110000]
knn_set_9_1_V_read_1   (read             ) [ 00110000]
knn_set_9_0_V_read_1   (read             ) [ 00110000]
knn_set_8_2_V_read_1   (read             ) [ 00110000]
knn_set_8_1_V_read_1   (read             ) [ 00110000]
knn_set_8_0_V_read_1   (read             ) [ 00110000]
knn_set_7_2_V_read_1   (read             ) [ 00110000]
knn_set_7_1_V_read_1   (read             ) [ 00110000]
knn_set_7_0_V_read_1   (read             ) [ 00110000]
knn_set_6_2_V_read_1   (read             ) [ 00110000]
knn_set_6_1_V_read_1   (read             ) [ 00110000]
knn_set_6_0_V_read_1   (read             ) [ 00110000]
knn_set_5_2_V_read_1   (read             ) [ 00110000]
knn_set_5_1_V_read_1   (read             ) [ 00110000]
knn_set_5_0_V_read_1   (read             ) [ 00110000]
knn_set_4_2_V_read_1   (read             ) [ 00110000]
knn_set_4_1_V_read_1   (read             ) [ 00110000]
knn_set_4_0_V_read_1   (read             ) [ 00110000]
knn_set_3_2_V_read_1   (read             ) [ 00110000]
knn_set_3_1_V_read_1   (read             ) [ 00110000]
knn_set_3_0_V_read_1   (read             ) [ 00110000]
knn_set_2_2_V_read_1   (read             ) [ 00110000]
knn_set_2_1_V_read_1   (read             ) [ 00110000]
knn_set_2_0_V_read_1   (read             ) [ 00110000]
knn_set_1_2_V_read_1   (read             ) [ 00110000]
knn_set_1_1_V_read_1   (read             ) [ 00110000]
knn_set_1_0_V_read_1   (read             ) [ 00110000]
knn_set_0_2_V_read_1   (read             ) [ 00110000]
knn_set_0_1_V_read_1   (read             ) [ 00110000]
knn_set_0_0_V_read_1   (read             ) [ 00110000]
br_ln120               (br               ) [ 01110000]
t_V                    (phi              ) [ 00110000]
icmp_ln887             (icmp             ) [ 00110000]
empty                  (speclooptripcount) [ 00000000]
i_V                    (add              ) [ 01110000]
br_ln120               (br               ) [ 00000000]
specloopname_ln120     (specloopname     ) [ 00000000]
tmp                    (specregionbegin  ) [ 00010000]
zext_ln1352            (zext             ) [ 00000000]
shl_ln                 (bitconcatenate   ) [ 00000000]
zext_ln1352_1          (zext             ) [ 00000000]
ret_V                  (sub              ) [ 00000000]
sext_ln1352            (sext             ) [ 00000000]
lhs_V                  (zext             ) [ 00010000]
zext_ln321             (zext             ) [ 00000000]
trunc_ln321            (trunc            ) [ 00000000]
shl_ln1                (bitconcatenate   ) [ 00000000]
sub_ln321              (sub              ) [ 00010000]
br_ln121               (br               ) [ 00110000]
br_ln129               (br               ) [ 00111111]
i_op_assign            (phi              ) [ 00010000]
icmp_ln121             (icmp             ) [ 00110000]
empty_4                (speclooptripcount) [ 00000000]
j                      (add              ) [ 00110000]
br_ln121               (br               ) [ 00000000]
specloopname_ln121     (specloopname     ) [ 00000000]
rhs_V                  (zext             ) [ 00000000]
ret_V_1                (add              ) [ 00000000]
zext_ln544             (zext             ) [ 00000000]
zext_ln321_1           (zext             ) [ 00000000]
add_ln321              (add              ) [ 00000000]
tmp_2                  (mux              ) [ 00000000]
sorted_distances_V_a   (getelementptr    ) [ 00000000]
store_ln122            (store            ) [ 00000000]
sorted_labels_V_addr   (getelementptr    ) [ 00000000]
store_ln123            (store            ) [ 00000000]
br_ln121               (br               ) [ 00110000]
empty_5                (specregionend    ) [ 00000000]
br_ln120               (br               ) [ 01110000]
i1_0                   (phi              ) [ 00001000]
icmp_ln129             (icmp             ) [ 00001111]
empty_6                (speclooptripcount) [ 00000000]
i                      (add              ) [ 00101111]
br_ln129               (br               ) [ 00000000]
specloopname_ln129     (specloopname     ) [ 00000000]
tmp_1                  (specregionbegin  ) [ 00000111]
br_ln130               (br               ) [ 00001111]
ret_ln141              (ret              ) [ 00000000]
j2_0                   (phi              ) [ 00000100]
icmp_ln130             (icmp             ) [ 00001111]
empty_7                (speclooptripcount) [ 00000000]
j_1                    (add              ) [ 00001111]
br_ln130               (br               ) [ 00000000]
zext_ln131             (zext             ) [ 00000010]
zext_ln131_1           (zext             ) [ 00000010]
sorted_distances_V_a_1 (getelementptr    ) [ 00000010]
sorted_distances_V_a_2 (getelementptr    ) [ 00000010]
empty_8                (specregionend    ) [ 00000000]
br_ln129               (br               ) [ 00101111]
specloopname_ln130     (specloopname     ) [ 00000000]
sorted_distances_V_l   (load             ) [ 00000000]
t_V_1                  (load             ) [ 00000000]
icmp_ln895             (icmp             ) [ 00001111]
br_ln131               (br               ) [ 00000000]
sorted_labels_V_addr_1 (getelementptr    ) [ 00000001]
store_ln134            (store            ) [ 00000000]
sorted_labels_V_addr_2 (getelementptr    ) [ 00000001]
store_ln136            (store            ) [ 00000000]
l_V                    (load             ) [ 00000000]
sorted_labels_V_load   (load             ) [ 00000000]
store_ln135            (store            ) [ 00000000]
store_ln137            (store            ) [ 00000000]
br_ln138               (br               ) [ 00000000]
br_ln130               (br               ) [ 00001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="knn_set_0_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_0_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="knn_set_0_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_0_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="knn_set_0_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_0_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="knn_set_1_0_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_1_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="knn_set_1_1_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_1_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="knn_set_1_2_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_1_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="knn_set_2_0_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_2_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="knn_set_2_1_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_2_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="knn_set_2_2_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_2_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="knn_set_3_0_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_3_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="knn_set_3_1_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_3_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="knn_set_3_2_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_3_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="knn_set_4_0_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="knn_set_4_1_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="knn_set_4_2_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="knn_set_5_0_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_5_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="knn_set_5_1_V_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_5_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="knn_set_5_2_V_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_5_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="knn_set_6_0_V_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_6_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="knn_set_6_1_V_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_6_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="knn_set_6_2_V_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_6_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="knn_set_7_0_V_read">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_7_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="knn_set_7_1_V_read">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_7_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="knn_set_7_2_V_read">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_7_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="knn_set_8_0_V_read">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_8_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="knn_set_8_1_V_read">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_8_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="knn_set_8_2_V_read">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_8_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="knn_set_9_0_V_read">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_9_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="knn_set_9_1_V_read">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_9_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="knn_set_9_2_V_read">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_9_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="sorted_distances_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_distances_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="sorted_labels_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_labels_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.30i6.i5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="knn_set_9_2_V_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_9_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="knn_set_9_1_V_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_9_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="knn_set_9_0_V_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_9_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="knn_set_8_2_V_read_1_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_8_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="knn_set_8_1_V_read_1_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_8_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="knn_set_8_0_V_read_1_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_8_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="knn_set_7_2_V_read_1_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_7_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="knn_set_7_1_V_read_1_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_7_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="knn_set_7_0_V_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_7_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="knn_set_6_2_V_read_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="0"/>
<pin id="175" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_6_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="knn_set_6_1_V_read_1_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_6_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="knn_set_6_0_V_read_1_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_6_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="knn_set_5_2_V_read_1_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="0"/>
<pin id="193" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_5_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="knn_set_5_1_V_read_1_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="0"/>
<pin id="199" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_5_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="knn_set_5_0_V_read_1_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_5_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="knn_set_4_2_V_read_1_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="6" slack="0"/>
<pin id="211" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_4_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="knn_set_4_1_V_read_1_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_4_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="knn_set_4_0_V_read_1_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="0"/>
<pin id="223" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_4_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="knn_set_3_2_V_read_1_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="6" slack="0"/>
<pin id="229" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_3_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="knn_set_3_1_V_read_1_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_3_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="knn_set_3_0_V_read_1_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_3_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="knn_set_2_2_V_read_1_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_2_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="knn_set_2_1_V_read_1_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_2_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="knn_set_2_0_V_read_1_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_2_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="knn_set_1_2_V_read_1_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_1_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="knn_set_1_1_V_read_1_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="0" index="1" bw="6" slack="0"/>
<pin id="271" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_1_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="knn_set_1_0_V_read_1_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_1_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="knn_set_0_2_V_read_1_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="6" slack="0"/>
<pin id="283" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_0_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="knn_set_0_1_V_read_1_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="0" index="1" bw="6" slack="0"/>
<pin id="289" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_0_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="knn_set_0_0_V_read_1_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="0" index="1" bw="6" slack="0"/>
<pin id="295" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_0_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sorted_distances_V_a_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="37" slack="0"/>
<pin id="302" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_distances_V_a/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="0" index="2" bw="0" slack="0"/>
<pin id="339" dir="0" index="4" bw="5" slack="0"/>
<pin id="340" dir="0" index="5" bw="6" slack="2147483647"/>
<pin id="341" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="6" slack="0"/>
<pin id="342" dir="1" index="7" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln122/3 sorted_distances_V_l/5 t_V_1/5 store_ln134/6 store_ln136/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sorted_labels_V_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="37" slack="0"/>
<pin id="315" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_labels_V_addr/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="0"/>
<pin id="360" dir="0" index="4" bw="5" slack="0"/>
<pin id="361" dir="0" index="5" bw="4" slack="2147483647"/>
<pin id="362" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="4" slack="0"/>
<pin id="363" dir="1" index="7" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln123/3 l_V/6 sorted_labels_V_load/6 store_ln135/7 store_ln137/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sorted_distances_V_a_1_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_distances_V_a_1/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sorted_distances_V_a_2_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_distances_V_a_2/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sorted_labels_V_addr_1_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="1"/>
<pin id="348" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_labels_V_addr_1/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sorted_labels_V_addr_2_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="1"/>
<pin id="357" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_labels_V_addr_2/6 "/>
</bind>
</comp>

<comp id="368" class="1005" name="t_V_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="t_V_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="4" slack="0"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="381" class="1005" name="i_op_assign_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="1"/>
<pin id="383" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="i_op_assign_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="2" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="392" class="1005" name="i1_0_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="1"/>
<pin id="394" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="i1_0_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="1" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="403" class="1005" name="j2_0_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="1"/>
<pin id="405" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="j2_0_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln887_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="0" index="1" bw="4" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="i_V_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln1352_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="shl_ln_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln1352_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352_1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="ret_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln1352_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="lhs_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln321_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln321_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shl_ln1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="3" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sub_ln321_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="0"/>
<pin id="475" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln321/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln121_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="j_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="rhs_V_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="ret_V_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="36" slack="1"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln544_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="37" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln321_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_1/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln321_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="1"/>
<pin id="511" dir="0" index="1" bw="2" slack="0"/>
<pin id="512" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="0" index="1" bw="6" slack="2"/>
<pin id="517" dir="0" index="2" bw="6" slack="2"/>
<pin id="518" dir="0" index="3" bw="6" slack="2"/>
<pin id="519" dir="0" index="4" bw="6" slack="2"/>
<pin id="520" dir="0" index="5" bw="6" slack="2"/>
<pin id="521" dir="0" index="6" bw="6" slack="2"/>
<pin id="522" dir="0" index="7" bw="6" slack="2"/>
<pin id="523" dir="0" index="8" bw="6" slack="2"/>
<pin id="524" dir="0" index="9" bw="6" slack="2"/>
<pin id="525" dir="0" index="10" bw="6" slack="2"/>
<pin id="526" dir="0" index="11" bw="6" slack="2"/>
<pin id="527" dir="0" index="12" bw="6" slack="2"/>
<pin id="528" dir="0" index="13" bw="6" slack="2"/>
<pin id="529" dir="0" index="14" bw="6" slack="2"/>
<pin id="530" dir="0" index="15" bw="6" slack="2"/>
<pin id="531" dir="0" index="16" bw="6" slack="2"/>
<pin id="532" dir="0" index="17" bw="6" slack="2"/>
<pin id="533" dir="0" index="18" bw="6" slack="2"/>
<pin id="534" dir="0" index="19" bw="6" slack="2"/>
<pin id="535" dir="0" index="20" bw="6" slack="2"/>
<pin id="536" dir="0" index="21" bw="6" slack="2"/>
<pin id="537" dir="0" index="22" bw="6" slack="2"/>
<pin id="538" dir="0" index="23" bw="6" slack="2"/>
<pin id="539" dir="0" index="24" bw="6" slack="2"/>
<pin id="540" dir="0" index="25" bw="6" slack="2"/>
<pin id="541" dir="0" index="26" bw="6" slack="2"/>
<pin id="542" dir="0" index="27" bw="6" slack="2"/>
<pin id="543" dir="0" index="28" bw="6" slack="2"/>
<pin id="544" dir="0" index="29" bw="6" slack="2"/>
<pin id="545" dir="0" index="30" bw="6" slack="2"/>
<pin id="546" dir="0" index="31" bw="5" slack="0"/>
<pin id="547" dir="1" index="32" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln129_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="i_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln130_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="0"/>
<pin id="565" dir="0" index="1" bw="5" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="j_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln131_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln131_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln895_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="0"/>
<pin id="587" dir="0" index="1" bw="6" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/6 "/>
</bind>
</comp>

<comp id="591" class="1005" name="knn_set_9_2_V_read_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="2"/>
<pin id="593" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_9_2_V_read_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="knn_set_9_1_V_read_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="6" slack="2"/>
<pin id="598" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_9_1_V_read_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="knn_set_9_0_V_read_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="2"/>
<pin id="603" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_9_0_V_read_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="knn_set_8_2_V_read_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="2"/>
<pin id="608" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_8_2_V_read_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="knn_set_8_1_V_read_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="2"/>
<pin id="613" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_8_1_V_read_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="knn_set_8_0_V_read_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="2"/>
<pin id="618" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_8_0_V_read_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="knn_set_7_2_V_read_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="2"/>
<pin id="623" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_7_2_V_read_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="knn_set_7_1_V_read_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="6" slack="2"/>
<pin id="628" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_7_1_V_read_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="knn_set_7_0_V_read_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="2"/>
<pin id="633" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_7_0_V_read_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="knn_set_6_2_V_read_1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="2"/>
<pin id="638" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_6_2_V_read_1 "/>
</bind>
</comp>

<comp id="641" class="1005" name="knn_set_6_1_V_read_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="2"/>
<pin id="643" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_6_1_V_read_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="knn_set_6_0_V_read_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="2"/>
<pin id="648" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_6_0_V_read_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="knn_set_5_2_V_read_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="2"/>
<pin id="653" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_5_2_V_read_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="knn_set_5_1_V_read_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="2"/>
<pin id="658" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_5_1_V_read_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="knn_set_5_0_V_read_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="2"/>
<pin id="663" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_5_0_V_read_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="knn_set_4_2_V_read_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="2"/>
<pin id="668" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_4_2_V_read_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="knn_set_4_1_V_read_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="6" slack="2"/>
<pin id="673" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_4_1_V_read_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="knn_set_4_0_V_read_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="2"/>
<pin id="678" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_4_0_V_read_1 "/>
</bind>
</comp>

<comp id="681" class="1005" name="knn_set_3_2_V_read_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="2"/>
<pin id="683" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_3_2_V_read_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="knn_set_3_1_V_read_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="2"/>
<pin id="688" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_3_1_V_read_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="knn_set_3_0_V_read_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="2"/>
<pin id="693" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_3_0_V_read_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="knn_set_2_2_V_read_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="2"/>
<pin id="698" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_2_2_V_read_1 "/>
</bind>
</comp>

<comp id="701" class="1005" name="knn_set_2_1_V_read_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="2"/>
<pin id="703" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_2_1_V_read_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="knn_set_2_0_V_read_1_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="2"/>
<pin id="708" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_2_0_V_read_1 "/>
</bind>
</comp>

<comp id="711" class="1005" name="knn_set_1_2_V_read_1_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="6" slack="2"/>
<pin id="713" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_1_2_V_read_1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="knn_set_1_1_V_read_1_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="2"/>
<pin id="718" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_1_1_V_read_1 "/>
</bind>
</comp>

<comp id="721" class="1005" name="knn_set_1_0_V_read_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="6" slack="2"/>
<pin id="723" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_1_0_V_read_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="knn_set_0_2_V_read_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="6" slack="2"/>
<pin id="728" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_0_2_V_read_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="knn_set_0_1_V_read_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="6" slack="2"/>
<pin id="733" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_0_1_V_read_1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="knn_set_0_0_V_read_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="2"/>
<pin id="738" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="knn_set_0_0_V_read_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="i_V_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="0"/>
<pin id="746" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="749" class="1005" name="lhs_V_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="37" slack="1"/>
<pin id="751" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="754" class="1005" name="sub_ln321_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="1"/>
<pin id="756" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln321 "/>
</bind>
</comp>

<comp id="762" class="1005" name="j_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="0"/>
<pin id="764" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="770" class="1005" name="i_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="5" slack="0"/>
<pin id="772" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="778" class="1005" name="j_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="0"/>
<pin id="780" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="zext_ln131_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="64" slack="1"/>
<pin id="785" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln131 "/>
</bind>
</comp>

<comp id="788" class="1005" name="zext_ln131_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="64" slack="1"/>
<pin id="790" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln131_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="sorted_distances_V_a_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="5" slack="1"/>
<pin id="795" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sorted_distances_V_a_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="sorted_distances_V_a_2_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="5" slack="1"/>
<pin id="800" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sorted_distances_V_a_2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="icmp_ln895_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="1"/>
<pin id="805" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895 "/>
</bind>
</comp>

<comp id="807" class="1005" name="sorted_labels_V_addr_1_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="1"/>
<pin id="809" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sorted_labels_V_addr_1 "/>
</bind>
</comp>

<comp id="813" class="1005" name="sorted_labels_V_addr_2_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="5" slack="1"/>
<pin id="815" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sorted_labels_V_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="64" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="64" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="56" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="64" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="64" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="64" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="64" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="64" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="64" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="64" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="64" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="64" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="8" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="64" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="2" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="64" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="0" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="98" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="62" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="98" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="98" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="324" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="337"><net_src comp="60" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="98" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="98" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="352"><net_src comp="305" pin="3"/><net_sink comp="305" pin=4"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="98" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="365"><net_src comp="305" pin="7"/><net_sink comp="305" pin=1"/></net>

<net id="366"><net_src comp="318" pin="7"/><net_sink comp="318" pin=4"/></net>

<net id="367"><net_src comp="318" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="371"><net_src comp="66" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="379"><net_src comp="368" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="373" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="384"><net_src comp="84" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="102" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="406"><net_src comp="102" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="418"><net_src comp="373" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="68" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="373" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="74" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="373" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="82" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="373" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="84" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="426" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="373" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="373" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="86" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="84" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="456" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="385" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="88" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="385" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="92" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="385" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="494" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="508"><net_src comp="385" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="548"><net_src comp="96" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="549"><net_src comp="509" pin="2"/><net_sink comp="514" pin=31"/></net>

<net id="550"><net_src comp="514" pin="32"/><net_sink comp="305" pin=1"/></net>

<net id="555"><net_src comp="396" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="104" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="396" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="108" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="407" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="112" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="407" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="108" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="407" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="583"><net_src comp="569" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="589"><net_src comp="305" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="305" pin="7"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="118" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="514" pin=30"/></net>

<net id="599"><net_src comp="124" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="514" pin=29"/></net>

<net id="604"><net_src comp="130" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="514" pin=28"/></net>

<net id="609"><net_src comp="136" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="514" pin=27"/></net>

<net id="614"><net_src comp="142" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="514" pin=26"/></net>

<net id="619"><net_src comp="148" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="514" pin=25"/></net>

<net id="624"><net_src comp="154" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="514" pin=24"/></net>

<net id="629"><net_src comp="160" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="514" pin=23"/></net>

<net id="634"><net_src comp="166" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="514" pin=22"/></net>

<net id="639"><net_src comp="172" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="514" pin=21"/></net>

<net id="644"><net_src comp="178" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="514" pin=20"/></net>

<net id="649"><net_src comp="184" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="514" pin=19"/></net>

<net id="654"><net_src comp="190" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="514" pin=18"/></net>

<net id="659"><net_src comp="196" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="514" pin=17"/></net>

<net id="664"><net_src comp="202" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="514" pin=16"/></net>

<net id="669"><net_src comp="208" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="514" pin=15"/></net>

<net id="674"><net_src comp="214" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="514" pin=14"/></net>

<net id="679"><net_src comp="220" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="514" pin=13"/></net>

<net id="684"><net_src comp="226" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="514" pin=12"/></net>

<net id="689"><net_src comp="232" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="514" pin=11"/></net>

<net id="694"><net_src comp="238" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="514" pin=10"/></net>

<net id="699"><net_src comp="244" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="514" pin=9"/></net>

<net id="704"><net_src comp="250" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="514" pin=8"/></net>

<net id="709"><net_src comp="256" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="514" pin=7"/></net>

<net id="714"><net_src comp="262" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="514" pin=6"/></net>

<net id="719"><net_src comp="268" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="514" pin=5"/></net>

<net id="724"><net_src comp="274" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="514" pin=4"/></net>

<net id="729"><net_src comp="280" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="514" pin=3"/></net>

<net id="734"><net_src comp="286" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="739"><net_src comp="292" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="747"><net_src comp="420" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="752"><net_src comp="452" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="757"><net_src comp="472" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="765"><net_src comp="484" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="773"><net_src comp="557" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="781"><net_src comp="569" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="786"><net_src comp="575" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="791"><net_src comp="580" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="796"><net_src comp="324" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="801"><net_src comp="332" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="806"><net_src comp="585" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="344" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="816"><net_src comp="353" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="318" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_distances_V | {3 6 }
	Port: sorted_labels_V | {3 7 }
 - Input state : 
	Port: sort_knn : knn_set_0_0_V_read | {1 }
	Port: sort_knn : knn_set_0_1_V_read | {1 }
	Port: sort_knn : knn_set_0_2_V_read | {1 }
	Port: sort_knn : knn_set_1_0_V_read | {1 }
	Port: sort_knn : knn_set_1_1_V_read | {1 }
	Port: sort_knn : knn_set_1_2_V_read | {1 }
	Port: sort_knn : knn_set_2_0_V_read | {1 }
	Port: sort_knn : knn_set_2_1_V_read | {1 }
	Port: sort_knn : knn_set_2_2_V_read | {1 }
	Port: sort_knn : knn_set_3_0_V_read | {1 }
	Port: sort_knn : knn_set_3_1_V_read | {1 }
	Port: sort_knn : knn_set_3_2_V_read | {1 }
	Port: sort_knn : knn_set_4_0_V_read | {1 }
	Port: sort_knn : knn_set_4_1_V_read | {1 }
	Port: sort_knn : knn_set_4_2_V_read | {1 }
	Port: sort_knn : knn_set_5_0_V_read | {1 }
	Port: sort_knn : knn_set_5_1_V_read | {1 }
	Port: sort_knn : knn_set_5_2_V_read | {1 }
	Port: sort_knn : knn_set_6_0_V_read | {1 }
	Port: sort_knn : knn_set_6_1_V_read | {1 }
	Port: sort_knn : knn_set_6_2_V_read | {1 }
	Port: sort_knn : knn_set_7_0_V_read | {1 }
	Port: sort_knn : knn_set_7_1_V_read | {1 }
	Port: sort_knn : knn_set_7_2_V_read | {1 }
	Port: sort_knn : knn_set_8_0_V_read | {1 }
	Port: sort_knn : knn_set_8_1_V_read | {1 }
	Port: sort_knn : knn_set_8_2_V_read | {1 }
	Port: sort_knn : knn_set_9_0_V_read | {1 }
	Port: sort_knn : knn_set_9_1_V_read | {1 }
	Port: sort_knn : knn_set_9_2_V_read | {1 }
	Port: sort_knn : sorted_distances_V | {5 6 }
	Port: sort_knn : sorted_labels_V | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln887 : 1
		i_V : 1
		br_ln120 : 2
		zext_ln1352 : 1
		shl_ln : 1
		zext_ln1352_1 : 2
		ret_V : 3
		sext_ln1352 : 4
		lhs_V : 5
		zext_ln321 : 1
		trunc_ln321 : 1
		shl_ln1 : 2
		sub_ln321 : 3
	State 3
		icmp_ln121 : 1
		j : 1
		br_ln121 : 2
		rhs_V : 1
		ret_V_1 : 2
		zext_ln544 : 3
		zext_ln321_1 : 1
		add_ln321 : 2
		tmp_2 : 3
		sorted_distances_V_a : 4
		store_ln122 : 5
		sorted_labels_V_addr : 4
		store_ln123 : 5
	State 4
		icmp_ln129 : 1
		i : 1
		br_ln129 : 2
	State 5
		icmp_ln130 : 1
		j_1 : 1
		br_ln130 : 2
		zext_ln131 : 1
		zext_ln131_1 : 2
		sorted_distances_V_a_1 : 2
		sorted_distances_V_l : 3
		sorted_distances_V_a_2 : 3
		t_V_1 : 4
	State 6
		icmp_ln895 : 1
		br_ln131 : 2
		l_V : 1
		store_ln134 : 1
		sorted_labels_V_load : 1
		store_ln136 : 1
	State 7
		store_ln135 : 1
		store_ln137 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |            i_V_fu_420            |    0    |    13   |
|          |             j_fu_484             |    0    |    10   |
|    add   |          ret_V_1_fu_494          |    0    |    43   |
|          |         add_ln321_fu_509         |    0    |    15   |
|          |             i_fu_557             |    0    |    15   |
|          |            j_1_fu_569            |    0    |    15   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln887_fu_414        |    0    |    9    |
|          |         icmp_ln121_fu_478        |    0    |    8    |
|   icmp   |         icmp_ln129_fu_551        |    0    |    11   |
|          |         icmp_ln130_fu_563        |    0    |    11   |
|          |         icmp_ln895_fu_585        |    0    |    11   |
|----------|----------------------------------|---------|---------|
|    sub   |           ret_V_fu_442           |    0    |    15   |
|          |         sub_ln321_fu_472         |    0    |    15   |
|----------|----------------------------------|---------|---------|
|    mux   |           tmp_2_fu_514           |    0    |    21   |
|----------|----------------------------------|---------|---------|
|          | knn_set_9_2_V_read_1_read_fu_118 |    0    |    0    |
|          | knn_set_9_1_V_read_1_read_fu_124 |    0    |    0    |
|          | knn_set_9_0_V_read_1_read_fu_130 |    0    |    0    |
|          | knn_set_8_2_V_read_1_read_fu_136 |    0    |    0    |
|          | knn_set_8_1_V_read_1_read_fu_142 |    0    |    0    |
|          | knn_set_8_0_V_read_1_read_fu_148 |    0    |    0    |
|          | knn_set_7_2_V_read_1_read_fu_154 |    0    |    0    |
|          | knn_set_7_1_V_read_1_read_fu_160 |    0    |    0    |
|          | knn_set_7_0_V_read_1_read_fu_166 |    0    |    0    |
|          | knn_set_6_2_V_read_1_read_fu_172 |    0    |    0    |
|          | knn_set_6_1_V_read_1_read_fu_178 |    0    |    0    |
|          | knn_set_6_0_V_read_1_read_fu_184 |    0    |    0    |
|          | knn_set_5_2_V_read_1_read_fu_190 |    0    |    0    |
|          | knn_set_5_1_V_read_1_read_fu_196 |    0    |    0    |
|   read   | knn_set_5_0_V_read_1_read_fu_202 |    0    |    0    |
|          | knn_set_4_2_V_read_1_read_fu_208 |    0    |    0    |
|          | knn_set_4_1_V_read_1_read_fu_214 |    0    |    0    |
|          | knn_set_4_0_V_read_1_read_fu_220 |    0    |    0    |
|          | knn_set_3_2_V_read_1_read_fu_226 |    0    |    0    |
|          | knn_set_3_1_V_read_1_read_fu_232 |    0    |    0    |
|          | knn_set_3_0_V_read_1_read_fu_238 |    0    |    0    |
|          | knn_set_2_2_V_read_1_read_fu_244 |    0    |    0    |
|          | knn_set_2_1_V_read_1_read_fu_250 |    0    |    0    |
|          | knn_set_2_0_V_read_1_read_fu_256 |    0    |    0    |
|          | knn_set_1_2_V_read_1_read_fu_262 |    0    |    0    |
|          | knn_set_1_1_V_read_1_read_fu_268 |    0    |    0    |
|          | knn_set_1_0_V_read_1_read_fu_274 |    0    |    0    |
|          | knn_set_0_2_V_read_1_read_fu_280 |    0    |    0    |
|          | knn_set_0_1_V_read_1_read_fu_286 |    0    |    0    |
|          | knn_set_0_0_V_read_1_read_fu_292 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        zext_ln1352_fu_426        |    0    |    0    |
|          |       zext_ln1352_1_fu_438       |    0    |    0    |
|          |           lhs_V_fu_452           |    0    |    0    |
|          |         zext_ln321_fu_456        |    0    |    0    |
|   zext   |           rhs_V_fu_490           |    0    |    0    |
|          |         zext_ln544_fu_499        |    0    |    0    |
|          |        zext_ln321_1_fu_505       |    0    |    0    |
|          |         zext_ln131_fu_575        |    0    |    0    |
|          |        zext_ln131_1_fu_580       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           shl_ln_fu_430          |    0    |    0    |
|          |          shl_ln1_fu_464          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |        sext_ln1352_fu_448        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |        trunc_ln321_fu_460        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   212   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         i1_0_reg_392         |    5   |
|          i_V_reg_744         |    4   |
|      i_op_assign_reg_381     |    2   |
|           i_reg_770          |    5   |
|      icmp_ln895_reg_803      |    1   |
|         j2_0_reg_403         |    5   |
|          j_1_reg_778         |    5   |
|           j_reg_762          |    2   |
| knn_set_0_0_V_read_1_reg_736 |    6   |
| knn_set_0_1_V_read_1_reg_731 |    6   |
| knn_set_0_2_V_read_1_reg_726 |    6   |
| knn_set_1_0_V_read_1_reg_721 |    6   |
| knn_set_1_1_V_read_1_reg_716 |    6   |
| knn_set_1_2_V_read_1_reg_711 |    6   |
| knn_set_2_0_V_read_1_reg_706 |    6   |
| knn_set_2_1_V_read_1_reg_701 |    6   |
| knn_set_2_2_V_read_1_reg_696 |    6   |
| knn_set_3_0_V_read_1_reg_691 |    6   |
| knn_set_3_1_V_read_1_reg_686 |    6   |
| knn_set_3_2_V_read_1_reg_681 |    6   |
| knn_set_4_0_V_read_1_reg_676 |    6   |
| knn_set_4_1_V_read_1_reg_671 |    6   |
| knn_set_4_2_V_read_1_reg_666 |    6   |
| knn_set_5_0_V_read_1_reg_661 |    6   |
| knn_set_5_1_V_read_1_reg_656 |    6   |
| knn_set_5_2_V_read_1_reg_651 |    6   |
| knn_set_6_0_V_read_1_reg_646 |    6   |
| knn_set_6_1_V_read_1_reg_641 |    6   |
| knn_set_6_2_V_read_1_reg_636 |    6   |
| knn_set_7_0_V_read_1_reg_631 |    6   |
| knn_set_7_1_V_read_1_reg_626 |    6   |
| knn_set_7_2_V_read_1_reg_621 |    6   |
| knn_set_8_0_V_read_1_reg_616 |    6   |
| knn_set_8_1_V_read_1_reg_611 |    6   |
| knn_set_8_2_V_read_1_reg_606 |    6   |
| knn_set_9_0_V_read_1_reg_601 |    6   |
| knn_set_9_1_V_read_1_reg_596 |    6   |
| knn_set_9_2_V_read_1_reg_591 |    6   |
|         lhs_V_reg_749        |   37   |
|sorted_distances_V_a_1_reg_793|    5   |
|sorted_distances_V_a_2_reg_798|    5   |
|sorted_labels_V_addr_1_reg_807|    5   |
|sorted_labels_V_addr_2_reg_813|    5   |
|       sub_ln321_reg_754      |    5   |
|          t_V_reg_368         |    4   |
|     zext_ln131_1_reg_788     |   64   |
|      zext_ln131_reg_783      |   64   |
+------------------------------+--------+
|             Total            |   403  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_305 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_305 |  p1  |   2  |   6  |   12   ||    9    |
| grp_access_fu_305 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_318 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_318 |  p1  |   2  |   4  |    8   ||    9    |
| grp_access_fu_318 |  p2  |   3  |   0  |    0   ||    15   |
|    t_V_reg_368    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   63   ||  12.566 ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   212  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   87   |
|  Register |    -   |   403  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   403  |   299  |
+-----------+--------+--------+--------+
