ACROSS. ARTEMIS CROSS-domain architecture. http://www.across-project.eu.
Andritsopoulos, F., Papastefanos, S., Georgakarakos, G., and Doumenis, G. 2007. Reliable multicast H.264 video streaming for surveillance applications. In Proceedings of the IEEE 18th International Symposium on Personal, Indoor and Mobile Radio Communications.
Atom Z530. 2009. Intel® Atom#8482; processor Z5xx series. http://download.intel.com/design/processor/datashts/319535.pdf.
AUTOSAR. AUTomotive open system architecture. http://www.autosar.org.
Thomas G. Baker, Lessons Learned Integrating COTS into Systems, Proceedings of the First International Conference on COTS-Based Software Systems, p.21-30, February 04-06, 2002
David R. Butenhof, Programming with POSIX threads, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1997
Vladimir Čakarević , Petar Radojković , Javier Verdú , Alex Pajuelo , Francisco J. Cazorla , Mario Nemirovsky , Mateo Valero, Characterizing the resource-sharing levels in the UltraSPARC T2 processor, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669173]
Chevalier, F. L. and Maria, S. 2006. STAP processing without noise-only reference: requirements and solutions. In Proceedings of the International Conference on Radar.
Core2Quad. Intel® Core#8482;2Quad extreme processor QX9000 and Intel® Core#8482; Quad processor Q9000 series datasheet. http://www.intel.com/design/processor/datashts/318726.htm?wapkw=(datasheet+q9000).
CoreMark. The embedded microprocessor benchmark consortium benchmark suite. http://www.coremark. org.
Cullmann, C., Ferdinand, C., Gebhard, G., Grund, D., Maiza, C., Reineke, J., Triquet, B., and Wilhelm, R. 2010. Predictability considerations in the design of multi-core embedded systems. In Proceedings of the Symposium on Embedded Real Time Software and Systems (ERTS).
Andrea Detti , Pierpaolo Loreti , Nicola Blefari-Melazzi , Francesco Fedi, Streaming H.264 scalable video over data distribution service in a wireless environment, Proceedings of the 2010 IEEE International Symposium on A World of Wireless, Mobile and Multimedia Networks (WoWMoM), p.1-3, June 14-17, 2010[doi>10.1109/WOWMOM.2010.5534937]
Deverge, J.-F. and Puaut, I. 2005. Safe measurement-based WCET estimation. In Proceedings of the 5th International Workshop on Worst-Case Execution Time Analysis.
Doucette, D. and Fedorova, A. 2007. Base vectors: A potential technique for microarchitectural classification of applications. In Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture.
Duranton, M., Yehia, S., De Sutter, B., De Bosschere, K., Cohen, A., Falsafi, B., Gaydadjiev, G., Katevenis, M., Maebe, J., Munk, H., Navarro, N., Ramirez, A., Temam, O., and Valero, M. The HiPEAC vision. High performance and embedded architecture and compilation. http://www.HiPEAC.net.
EEMBC. The embedded microprocessor benchmark consortium benchmark suite. http://www.eembc.org.
EMPRESS. Incremental verification and validation practices, EMPRESS public deliverable. http://www.empress-itea.org/.
Fritts, J. E., Steiling, F. W., and Tucek, J. A. Mediabench II video: Expediting the next generation of video systems research. http://mathcs.slu.edu/~fritts/papers/fritts_spie05_mbvideo.pdf.
GENESYS. GENeric Embedded SYStem Platform. http://www.genesys-platform.eu.
Gereffi, G. 1999. A Commodity Chains Framework for Analyzing Global Industries. Duke University.
Gioiosa, R., Petrini, F., Davis, K., and Lebaillif-Delamare, F. 2003. Analysis of system overhead on parallel computers. In Proceedings of the ACM/IEEE Conference on Supercomputing.
Andreas Hansson , Kees Goossens , Marco Bekooij , Jos Huisken, CoMPSoC: A template for composable and predictable multi-processor system on chips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-24, January 2009[doi>10.1145/1455229.1455231]
Higgins, K. J. 2004. Video IP project boosts networks profile. Netw. Comput.
Intel Corporation 2011. Intel® 64 and IA-32 Architectures Software Developer's Manual.
Raimund Kirner , Peter Puschner, Obstacles in Worst-Case Execution Time Analysis, Proceedings of the 2008 11th IEEE Symposium on Object Oriented Real-Time Distributed Computing, p.333-339, May 05-07, 2008[doi>10.1109/ISORC.2008.65]
Kirner, R., Puschner, P., and Wenzel, I. 2004. Measurement-based worst-case execution time analysis using automatic test-data generation. In Proceedings of the IEEE Workshop on Software Technologies for Future Embedded and Ubiquitous Systems (SEUS).
Kirner, R., Wenzel, I., Rieder, B., and Puschner, P. 2005. Using measurements as a complement to static worst-case execution time analysis. In Intelligent Systems at the Service of Mankind, Vol. 2, UBooks Verlag.
MERASA. Multi-core execution of hard real-time applications supporting analysability. http://www. merasa.org.
Mezzetti, E. and Vardanega, T. 2011. On the industrial fitness of WCET analysis. In Proceedings of the 11th International Workshop on Worst-Case Execution Time Analysis (WCET '11). C. Healy, Ed., OCG, Austrian Computer Society.
Natale, M. D. and Sangiovanni-Vincentelli, A. 2010. Moving from federated to integrated architectures in automotive: The role of standards, methods and tools. Proc. IEEE.
Marco Paolieri , Eduardo Quiñones , Francisco J. Cazorla , Guillem Bernat , Mateo Valero, Hardware support for WCET analysis of hard real-time multicore systems, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555764]
M. Paolieri , E. Quinones , F. J. Cazorla , M. Valero, An Analyzable Memory Controller for Hard Real-Time CMPs, IEEE Embedded Systems Letters, v.1 n.4, p.86-90, December 2009[doi>10.1109/LES.2010.2041634]
Rodolfo Pellizzoni , Andreas Schranzhofer , Jian-Jia Chen , Marco Caccamo , Lothar Thiele, Worst case delay analysis for memory interference in multicore systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Rodolfo Pellizzoni , Andreas Schranzhofer , Jian-Jia Chen , Marco Caccamo , Lothar Thiele, Worst case delay analysis for memory interference in multicore systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Pentium, D. 2007. Intel® Pentium® D processor 900 Sequence and Intel® Pentium® processor extreme edition 955, 965. http://www.intel.com/Assets/PDF/datasheet/310306.pdf.
Fabrizio Petrini , Darren J. Kerbyson , Scott Pakin, The Case of the Missing Supercomputer Performance: Achieving Optimal Performance on the 8,192 Processors of ASCI Q, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, p.55, November 15-21, 2003, Phoenix, AZ, USA[doi>10.1145/1048935.1050204]
PREDATOR. PREDATOR consortium. http://www.predator-project.eu.
PRET. Precision timed (PRET) machines. http://chess.eecs.berkeley.edu/pret.
Peter Puschner , Alan Burns, Guest Editorial: A Review of Worst-Case Execution-TimeAnalysis, Real-Time Systems, v.18 n.2/3, p.115-128, May 2000[doi>10.1023/A:1008119029962]
Petar Radojkovic , Vladimir Cakarevic , Javier Verdú , Alejandro Pajuelo , Roberto Gioiosa , Francisco J. Cazorla , Mario Nemirovsky , Mateo Valero, Measuring Operating System Overhead on CMT Processors, Proceedings of the 2008 20th International Symposium on Computer Architecture and High Performance Computing, p.133-140, October 29-November 01, 2008[doi>10.1109/SBAC-PAD.2008.19]
Rieder, B., Wenzel, I., Steinhammer, K., and Puschner, P. 2007. Using a runtime measurement device with measurement-based WCET analysis. In Proceedings of the International Embedded Systems Symposium (IESS'07).
Schaefer, S., Scholz, B., Petters, S. M., and Heiser, G. 2006. Static analysis support for measurement-based WCET analysis. In Proceedings of the 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications.
Simon Schliecker , Mircea Negrean , Gabriela Nicolescu , Pierre Paulin , Rolf Ernst, Reliable performance analysis of a multicore multithreaded system-on-chip, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450172]
TTA. Time-triggered architecture. http://www.vmars.tuwien.ac.at/projects/tta.
Theo Ungerer , Francisco Cazorla , Pascal Sainrat , Guillem Bernat , Zlatko Petrov , Christine Rochange , Eduardo Quinones , Mike Gerdes , Marco Paolieri , Julian Wolf , Hugues Casse , Sascha Uhrig , Irakli Guliashvili , Michael Houston , Floria Kluge , Stefan Metzlaff , Jorg Mische, Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability, IEEE Micro, v.30 n.5, p.66-75, September 2010[doi>10.1109/MM.2010.78]
Watkins, C. and Walter, R. 2007. Transitioning from federated avionics architectures to Integrated Modular Avionics. In Proceedings of the 26th Digital Avionics Systems Conference (DASC '07).
Wenzel, I., Kirner, R., Rieder, B., and Puschner, P. 2008. Measurement-based timing analysis. In Proceedings of 3rd International Symposium on Leveraging Applications of Formal Methods, Verification and Validation.
Reinhard Wilhelm , Jakob Engblom , Andreas Ermedahl , Niklas Holsti , Stephan Thesing , David Whalley , Guillem Bernat , Christian Ferdinand , Reinhold Heckmann , Tulika Mitra , Frank Mueller , Isabelle Puaut , Peter Puschner , Jan Staschulat , Per Stenström, The worst-case execution-time problem—overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-53, April 2008[doi>10.1145/1347375.1347389]
