Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5aec76d607a64f66aec9a7367b81be83 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_simple_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_simple xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'Z' on this module [D:/VivadoProyects/1-SesionGuiada/1-SesionGuiada.srcs/sim_1/new/testbench_simple.sv:34]
ERROR: [VRFC 10-3180] cannot find port 'Y' on this module [D:/VivadoProyects/1-SesionGuiada/1-SesionGuiada.srcs/sim_1/new/testbench_simple.sv:33]
ERROR: [VRFC 10-3180] cannot find port 'X' on this module [D:/VivadoProyects/1-SesionGuiada/1-SesionGuiada.srcs/sim_1/new/testbench_simple.sv:32]
ERROR: [VRFC 10-3180] cannot find port 'C' on this module [D:/VivadoProyects/1-SesionGuiada/1-SesionGuiada.srcs/sim_1/new/testbench_simple.sv:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
