[04/22 21:26:59      0s] 
[04/22 21:26:59      0s] Cadence Innovus(TM) Implementation System.
[04/22 21:26:59      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/22 21:26:59      0s] 
[04/22 21:26:59      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[04/22 21:26:59      0s] Options:	-no_gui 
[04/22 21:26:59      0s] Date:		Wed Apr 22 21:26:59 2020
[04/22 21:26:59      0s] Host:		ece-linlabsrv01.ece.gatech.edu (x86_64 w/Linux 3.10.0-1062.7.1.el7.x86_64) (14cores*112cpus*Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz 19712KB)
[04/22 21:26:59      0s] OS:		Red Hat Enterprise Linux Server release 7.8 (Maipo)
[04/22 21:26:59      0s] 
[04/22 21:26:59      0s] License:
[04/22 21:26:59      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[04/22 21:26:59      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/22 21:27:11     11s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[04/22 21:27:11     11s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[04/22 21:27:11     11s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[04/22 21:27:11     11s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[04/22 21:27:11     11s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[04/22 21:27:11     11s] @(#)CDS: CPE v17.12-s076
[04/22 21:27:11     11s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[04/22 21:27:11     11s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[04/22 21:27:11     11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/22 21:27:11     11s] @(#)CDS: RCDB 11.10
[04/22 21:27:11     11s] --- Running on ece-linlabsrv01.ece.gatech.edu (x86_64 w/Linux 3.10.0-1062.7.1.el7.x86_64) (14cores*112cpus*Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz 19712KB) ---
[04/22 21:27:11     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW.

[04/22 21:27:11     11s] Change the soft stacksize limit to 0.2%RAM (383 mbytes). Set global soft_stack_size_limit to change the value.
[04/22 21:27:11     11s] 
[04/22 21:27:11     11s] **INFO:  MMMC transition support version v31-84 
[04/22 21:27:11     11s] 
[04/22 21:27:11     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/22 21:27:11     11s] <CMD> suppressMessage ENCEXT-2799
[04/22 21:27:21     11s] <CMD> set init_verilog PRESENT_ENC_MAPPED.v
[04/22 21:27:21     11s] <CMD> set init_lef_file gscl45nm.lef
[04/22 21:27:21     11s] <CMD> set init_mmmc_file Default.view
[04/22 21:27:21     11s] <CMD> init_design
[04/22 21:27:21     11s] #% Begin Load MMMC data ... (date=04/22 21:27:21, mem=362.7M)
[04/22 21:27:22     11s] #% End Load MMMC data ... (date=04/22 21:27:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=362.8M, current mem=362.8M)
[04/22 21:27:22     11s] 
[04/22 21:27:22     11s] Loading LEF file gscl45nm.lef ...
[04/22 21:27:22     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
[04/22 21:27:22     11s] Set DBUPerIGU to M2 pitch 380.
[04/22 21:27:22     11s] 
[04/22 21:27:22     11s] viaInitial starts at Wed Apr 22 21:27:22 2020
viaInitial ends at Wed Apr 22 21:27:22 2020
Loading view definition file from Default.view
[04/22 21:27:22     11s] Reading gscl45nm_ls timing library '/nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf' ...
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. (File /nethome/mwhite93/Documents/6133/ece6133_timing_budgeting/innovus/gscl45nm.tlf)
[04/22 21:27:22     11s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/22 21:27:22     11s] Read 31 cells in library 'gscl45nm' 
[04/22 21:27:22     11s] *** End library_loading (cpu=0.00min, real=0.00min, mem=18.7M, fe_cpu=0.20min, fe_real=0.38min, fe_mem=458.5M) ***
[04/22 21:27:22     11s] #% Begin Load netlist data ... (date=04/22 21:27:22, mem=397.7M)
[04/22 21:27:22     11s] *** Begin netlist parsing (mem=458.5M) ***
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NOR3X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NOR3X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NOR2X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NOR2X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NAND3X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NAND3X1' is defined in LEF but not in the timing library.
[04/22 21:27:22     11s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/22 21:27:22     11s] To increase the message display limit, refer to the product command reference manual.
[04/22 21:27:22     11s] Created 31 new cells from 1 timing libraries.
[04/22 21:27:22     11s] Reading netlist ...
[04/22 21:27:22     11s] Backslashed names will retain backslash and a trailing blank character.
[04/22 21:27:22     11s] Reading verilog netlist 'PRESENT_ENC_MAPPED.v'
[04/22 21:27:22     11s] 
[04/22 21:27:22     11s] *** Memory Usage v#1 (Current mem = 458.461M, initial mem = 179.902M) ***
[04/22 21:27:22     11s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=458.5M) ***
[04/22 21:27:22     11s] #% End Load netlist data ... (date=04/22 21:27:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=397.7M, current mem=376.8M)
[04/22 21:27:22     11s] Top level cell is PresentEnc.
[04/22 21:27:22     11s] Hooked 31 DB cells to tlib cells.
[04/22 21:27:22     11s] Starting recursive module instantiation check.
[04/22 21:27:22     11s] No recursion found.
[04/22 21:27:22     11s] Building hierarchical netlist for Cell PresentEnc ...
[04/22 21:27:22     11s] *** Netlist is unique.
[04/22 21:27:22     11s] Set DBUPerIGU to techSite CoreSite width 760.
[04/22 21:27:22     11s] ** info: there are 59 modules.
[04/22 21:27:22     11s] ** info: there are 1840 stdCell insts.
[04/22 21:27:22     11s] 
[04/22 21:27:22     11s] *** Memory Usage v#1 (Current mem = 499.137M, initial mem = 179.902M) ***
[04/22 21:27:22     11s] Horizontal Layer M1 offset = 190 (guessed)
[04/22 21:27:22     11s] Vertical Layer M2 offset = 190 (guessed)
[04/22 21:27:22     11s] Suggestion: specify LAYER OFFSET in LEF file
[04/22 21:27:22     11s] Reason: hard to extract LAYER OFFSET from standard cells
[04/22 21:27:22     11s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[04/22 21:27:22     11s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[04/22 21:27:22     11s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[04/22 21:27:22     11s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[04/22 21:27:22     11s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[04/22 21:27:22     11s] Set Default Net Delay as 1000 ps.
[04/22 21:27:22     11s] Set Default Net Load as 0.5 pF. 
[04/22 21:27:22     11s] Set Default Input Pin Transition as 0.1 ps.
[04/22 21:27:22     12s] Extraction setup Delayed 
[04/22 21:27:22     12s] *Info: initialize multi-corner CTS.
[04/22 21:27:22     12s] Reading timing constraints file 'constraints.sdc' ...
[04/22 21:27:22     12s] Current (total cpu=0:00:12.1, real=0:00:23.0, peak res=498.7M, current mem=498.7M)
[04/22 21:27:22     12s] ERROR (CTE-2): scripts aborted prematurely, turning off message_verbosity.
[04/22 21:27:22     12s] 
[04/22 21:27:22     12s] 
[04/22 21:27:22     12s] ERROR (CTE-27): Reading of timing constraints file aborted prematurely missing operand at _@_
[04/22 21:27:22     12s] in expression "10 *_@_"
[04/22 21:27:22     12s]     (parsing expression "10 *")
[04/22 21:27:22     12s]     invoked from within
[04/22 21:27:22     12s] "expr 10 * [load_of gscl45nm/INVX1/A]"
[04/22 21:27:22     12s]     invoked from within
[04/22 21:27:22     12s] "set_load [expr 10 * [load_of gscl45nm/INVX1/A]] [all_outputs]"
[04/22 21:27:22     12s]     (file "constraints.sdc" line 11)
[04/22 21:27:22     12s] ---
[04/22 21:27:22     12s]     invoked from within
[04/22 21:27:22     12s] "__source constraints.sdc"
[04/22 21:27:22     12s]     ("uplevel" body line 1)
[04/22 21:27:22     12s]     invoked from within
[04/22 21:27:22     12s] "uplevel #0 __source constraints.sdc"
[04/22 21:27:22     12s]     ("eval" body line 1)
[04/22 21:27:22     12s]     invoked from within
[04/22 21:27:22     12s] "eval "uplevel #0 $::syn2ambit::source_cmd $::syn2ambit::tcl_file_G"".
[04/22 21:27:22     12s] 
[04/22 21:27:22     12s] WARNING (CTE-25): Line: 11 of File constraints.sdc : Skipped unsupported command: load_of
[04/22 21:27:22     12s] 
[04/22 21:27:22     12s] 
[04/22 21:27:22     12s] Creating Cell Server ...(0, 1, 1, 1)
[04/22 21:27:22     12s] Summary for sequential cells identification: 
[04/22 21:27:22     12s]   Identified SBFF number: 3
[04/22 21:27:22     12s]   Identified MBFF number: 0
[04/22 21:27:22     12s]   Identified SB Latch number: 0
[04/22 21:27:22     12s]   Identified MB Latch number: 0
[04/22 21:27:22     12s]   Not identified SBFF number: 0
[04/22 21:27:22     12s]   Not identified MBFF number: 0
[04/22 21:27:22     12s]   Not identified SB Latch number: 0
[04/22 21:27:22     12s]   Not identified MB Latch number: 0
[04/22 21:27:22     12s]   Number of sequential cells which are not FFs: 1
[04/22 21:27:22     12s] Total number of combinational cells: 25
[04/22 21:27:22     12s] Total number of sequential cells: 4
[04/22 21:27:22     12s] Total number of tristate cells: 2
[04/22 21:27:22     12s] Total number of level shifter cells: 0
[04/22 21:27:22     12s] Total number of power gating cells: 0
[04/22 21:27:22     12s] Total number of isolation cells: 0
[04/22 21:27:22     12s] Total number of power switch cells: 0
[04/22 21:27:22     12s] Total number of pulse generator cells: 0
[04/22 21:27:22     12s] Total number of always on buffers: 0
[04/22 21:27:22     12s] Total number of retention cells: 0
[04/22 21:27:22     12s] List of usable buffers: BUFX2 BUFX4
[04/22 21:27:22     12s] Total number of usable buffers: 2
[04/22 21:27:22     12s] List of unusable buffers:
[04/22 21:27:22     12s] Total number of unusable buffers: 0
[04/22 21:27:22     12s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[04/22 21:27:22     12s] Total number of usable inverters: 4
[04/22 21:27:22     12s] List of unusable inverters:
[04/22 21:27:22     12s] Total number of unusable inverters: 0
[04/22 21:27:22     12s] List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
[04/22 21:27:22     12s] Total number of identified usable delay cells: 3
[04/22 21:27:22     12s] List of identified unusable delay cells:
[04/22 21:27:22     12s] Total number of identified unusable delay cells: 0
[04/22 21:27:22     12s] Creating Cell Server, finished. 
[04/22 21:27:22     12s] 
[04/22 21:27:22     12s] Deleting Cell Server ...
[04/22 21:27:22     12s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[04/22 21:27:22     12s] Extraction setup Started 
[04/22 21:27:22     12s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/22 21:27:22     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 21:27:22     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 21:27:22     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 21:27:22     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 21:27:22     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 21:27:22     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 21:27:22     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 21:27:22     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 21:27:22     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 21:27:22     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/22 21:27:22     12s] Type 'man IMPEXT-2773' for more detail.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 21:27:22     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/22 21:27:22     12s] Summary of Active RC-Corners : 
[04/22 21:27:22     12s]  
[04/22 21:27:22     12s]  Analysis View: present_enc_av
[04/22 21:27:22     12s]     RC-Corner Name        : default_rc_corner
[04/22 21:27:22     12s]     RC-Corner Index       : 0
[04/22 21:27:22     12s]     RC-Corner Temperature : 25 Celsius
[04/22 21:27:22     12s]     RC-Corner Cap Table   : ''
[04/22 21:27:22     12s]     RC-Corner PreRoute Res Factor         : 1
[04/22 21:27:22     12s]     RC-Corner PreRoute Cap Factor         : 1
[04/22 21:27:22     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/22 21:27:22     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/22 21:27:22     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/22 21:27:22     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[04/22 21:27:22     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/22 21:27:22     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/22 21:27:22     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/22 21:27:22     12s] 
[04/22 21:27:22     12s] *** Summary of all messages that are not suppressed in this session:
[04/22 21:27:22     12s] Severity  ID               Count  Summary                                  
[04/22 21:27:22     12s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[04/22 21:27:22     12s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[04/22 21:27:22     12s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[04/22 21:27:22     12s] WARNING   IMPVL-159           62  Pin '%s' of cell '%s' is defined in LEF ...
[04/22 21:27:22     12s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[04/22 21:27:22     12s] *** Message Summary: 103 warning(s), 0 error(s)
[04/22 21:27:22     12s] 
[04/22 21:27:22     12s] <CMD> floorPlan -r {1 [0.7 [0 0 0 0]]}
[04/22 21:27:22     12s] Horizontal Layer M1 offset = 190 (guessed)
[04/22 21:27:22     12s] Vertical Layer M2 offset = 190 (guessed)
[04/22 21:27:22     12s] Suggestion: specify LAYER OFFSET in LEF file
[04/22 21:27:22     12s] Reason: hard to extract LAYER OFFSET from standard cells
[04/22 21:27:22     12s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[04/22 21:27:22     12s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[04/22 21:27:22     12s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[04/22 21:27:22     12s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[04/22 21:27:22     12s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[04/22 21:27:22     12s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/22 21:27:22     12s] <CMD> createGuide regText 0 0 75 75
[04/22 21:27:22     12s] <CMD> createGuide regKey 0 0 75 75
[04/22 21:27:22     12s] <CMD> createGuide mux_80 0 0 75 75
[04/22 21:27:22     12s] <CMD> createGuide mux_64 0 0 75 75
[04/22 21:27:22     12s] <CMD> definePartition -hinst regText
[04/22 21:27:22     12s] Creating partition Reg_width64.
[04/22 21:27:22     12s] <CMD> definePartition -hinst regKey
[04/22 21:27:22     12s] Creating partition Reg_width80.
[04/22 21:27:22     12s] <CMD> definePartition -hinst mux_80
[04/22 21:27:22     12s] Creating partition AsyncMux_width80.
[04/22 21:27:22     12s] <CMD> definePartition -hinst mux_64
[04/22 21:27:22     12s] Creating partition AsyncMux_width64.
[04/22 21:27:22     12s] <CMD> place_design
[04/22 21:27:22     12s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[04/22 21:27:22     12s] *** Starting placeDesign default flow ***
[04/22 21:27:22     12s] *** Start deleteBufferTree ***
[04/22 21:27:22     12s] Info: Detect buffers to remove automatically.
[04/22 21:27:22     12s] Analyzing netlist ...
[04/22 21:27:22     12s] Updating netlist
[04/22 21:27:22     12s] AAE DB initialization (MEM=668.23 CPU=0:00:00.1 REAL=0:00:00.0) 
[04/22 21:27:22     12s] siFlow : Timing analysis mode is single, using late cdB files
[04/22 21:27:22     12s] Start AAE Lib Loading. (MEM=668.23)
[04/22 21:27:22     12s] End AAE Lib Loading. (MEM=870.512 CPU=0:00:00.0 Real=0:00:00.0)
[04/22 21:27:22     12s] 
[04/22 21:27:22     12s] *summary: 408 instances (buffers/inverters) removed
[04/22 21:27:22     12s] *** Finish deleteBufferTree (0:00:00.3) ***
[04/22 21:27:22     12s] **INFO: Enable pre-place timing setting for timing analysis
[04/22 21:27:22     12s] Set Using Default Delay Limit as 101.
[04/22 21:27:22     12s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/22 21:27:22     12s] Set Default Net Delay as 0 ps.
[04/22 21:27:22     12s] Set Default Net Load as 0 pF. 
[04/22 21:27:23     12s] **INFO: Analyzing IO path groups for slack adjustment
[04/22 21:27:23     12s] Effort level <high> specified for reg2reg_tmp.181552 path_group
[04/22 21:27:23     12s] #################################################################################
[04/22 21:27:23     12s] # Design Stage: PreRoute
[04/22 21:27:23     12s] # Design Name: PresentEnc
[04/22 21:27:23     12s] # Design Mode: 90nm
[04/22 21:27:23     12s] # Analysis Mode: MMMC Non-OCV 
[04/22 21:27:23     12s] # Parasitics Mode: No SPEF/RCDB
[04/22 21:27:23     12s] # Signoff Settings: SI Off 
[04/22 21:27:23     12s] #################################################################################
[04/22 21:27:23     12s] Calculate delays in Single mode...
[04/22 21:27:23     12s] Topological Sorting (REAL = 0:00:00.0, MEM = 873.5M, InitMEM = 873.5M)
[04/22 21:27:23     12s] Start delay calculation (fullDC) (1 T). (MEM=873.527)
[04/22 21:27:23     12s] End AAE Lib Interpolated Model. (MEM=889.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:27:23     12s] First Iteration Infinite Tw... 
[04/22 21:27:23     13s] Total number of fetched objects 1579
[04/22 21:27:23     13s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:27:23     13s] End delay calculation. (MEM=922.285 CPU=0:00:00.1 REAL=0:00:00.0)
[04/22 21:27:23     13s] End delay calculation (fullDC). (MEM=824.914 CPU=0:00:00.3 REAL=0:00:00.0)
[04/22 21:27:23     13s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 824.9M) ***
[04/22 21:27:23     13s] **INFO: Disable pre-place timing setting for timing analysis
[04/22 21:27:23     13s] Set Using Default Delay Limit as 1000.
[04/22 21:27:23     13s] Set Default Net Delay as 1000 ps.
[04/22 21:27:23     13s] Set Default Net Load as 0.5 pF. 
[04/22 21:27:23     13s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/22 21:27:23     13s] Deleted 0 physical inst  (cell - / prefix -).
[04/22 21:27:23     13s] Extracting standard cell pins and blockage ...... 
[04/22 21:27:23     13s] Pin and blockage extraction finished
[04/22 21:27:23     13s] Extracting macro/IO cell pins and blockage ...... 
[04/22 21:27:23     13s] Pin and blockage extraction finished
[04/22 21:27:23     13s] *** Starting "NanoPlace(TM) placement v#10 (mem=810.8M)" ...
[04/22 21:27:23     13s] total jobs 77
[04/22 21:27:23     13s] multi thread init TemplateIndex for each ta. thread num 1
[04/22 21:27:23     13s] Wait...
[04/22 21:27:23     13s] *** Build Buffered Sizing Timing Model
[04/22 21:27:23     13s] (cpu=0:00:00.0 mem=810.8M) ***
[04/22 21:27:23     13s] *** Build Virtual Sizing Timing Model
[04/22 21:27:23     13s] (cpu=0:00:00.0 mem=810.8M) ***
[04/22 21:27:23     13s] No user setting net weight.
[04/22 21:27:23     13s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/22 21:27:23     13s] Scan chains were not defined.
[04/22 21:27:23     13s] #std cell=1432 (0 fixed + 1432 movable) #block=0 (0 floating + 0 preplaced)
[04/22 21:27:23     13s] #ioInst=0 #net=1579 #term=4621 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=212
[04/22 21:27:23     13s] stdCell: 1432 single + 0 double + 0 multi
[04/22 21:27:23     13s] Total standard cell length = 1.9553 (mm), area = 0.0048 (mm^2)
[04/22 21:27:23     13s] Core basic site is CoreSite
[04/22 21:27:23     13s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:23     13s] Estimated cell power/ground rail width = 0.308 um
[04/22 21:27:23     13s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 21:27:23     13s] Mark StBox On SiteArr starts
[04/22 21:27:23     13s] Mark StBox On SiteArr ends
[04/22 21:27:23     13s] spiAuditVddOnBottomForRows for llg="default" starts
[04/22 21:27:23     13s] spiAuditVddOnBottomForRows ends
[04/22 21:27:23     13s] 
[04/22 21:27:23     13s] Apply auto density screen in pre-place stage.
[04/22 21:27:23     13s] 
[04/22 21:27:23     13s] Skip auto density screen.
[04/22 21:27:23     13s] 
[04/22 21:27:23     13s] Average module density = 25.585.
[04/22 21:27:23     13s] Density for module 'mux_64' = 0.534.
[04/22 21:27:23     13s]        = stdcell_area 352 sites (330 um^2) / alloc_area 659 sites (619 um^2).
[04/22 21:27:23     13s] Density for module 'mux_80' = 0.534.
[04/22 21:27:23     13s]        = stdcell_area 440 sites (413 um^2) / alloc_area 824 sites (774 um^2).
[04/22 21:27:23     13s] Density for module 'regKey' = 0.534.
[04/22 21:27:23     13s]        = stdcell_area 1322 sites (1240 um^2) / alloc_area 2475 sites (2323 um^2).
[04/22 21:27:23     13s] Density for module 'regText' = 0.534.
[04/22 21:27:23     13s]        = stdcell_area 1058 sites (993 um^2) / alloc_area 1981 sites (1859 um^2).
[04/22 21:27:23     13s] Density for the rest of the design = 65.817.
[04/22 21:27:23     13s]        = stdcell_area 1974 sites (1853 um^2) / alloc_area 30 sites (28 um^2).
[04/22 21:27:23     13s] Density for the design = 0.862.
[04/22 21:27:23     13s]        = stdcell_area 5146 sites (4830 um^2) / alloc_area 5970 sites (5603 um^2).
[04/22 21:27:23     13s] Pin Density = 0.7740.
[04/22 21:27:23     13s]             = total # of pins 4621 / total area 5970.
[04/22 21:27:23     13s] 
[04/22 21:27:23     13s] 
[04/22 21:27:23     13s] 
[04/22 21:27:23     13s] Initial padding reaches pin density 0.667 for mux_64
[04/22 21:27:23     13s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.203
[04/22 21:27:23     13s] Initial padding increases density from 0.534 to 0.740 for mux_64
[04/22 21:27:23     13s] Initial padding reaches pin density 0.667 for mux_80
[04/22 21:27:23     13s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.504
[04/22 21:27:23     13s] Initial padding increases density from 0.534 to 0.740 for mux_80
[04/22 21:27:23     13s] Initial padding reaches pin density 0.667 for regKey
[04/22 21:27:23     13s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.097
[04/22 21:27:23     13s] Initial padding increases density from 0.534 to 0.741 for regKey
[04/22 21:27:23     13s] Initial padding reaches pin density 0.667 for regText
[04/22 21:27:23     13s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.195
[04/22 21:27:23     13s] Initial padding increases density from 0.534 to 0.742 for regText
[04/22 21:27:23     13s] 
[04/22 21:27:23     13s] === lastAutoLevel = 6 
[04/22 21:27:23     13s] [adp] 0:1:0:1
[04/22 21:27:23     13s] Clock gating cells determined by native netlist tracing.
[04/22 21:27:24     13s] Iteration  1: Total net bbox = 3.448e-11 (2.53e-11 9.13e-12)
[04/22 21:27:24     13s]               Est.  stn bbox = 3.539e-11 (2.61e-11 9.31e-12)
[04/22 21:27:24     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 781.8M
[04/22 21:27:24     13s] Iteration  2: Total net bbox = 3.448e-11 (2.53e-11 9.13e-12)
[04/22 21:27:24     13s]               Est.  stn bbox = 3.539e-11 (2.61e-11 9.31e-12)
[04/22 21:27:24     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 782.8M
[04/22 21:27:24     13s] exp_mt_sequential is set from setPlaceMode option to 1
[04/22 21:27:24     13s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/22 21:27:24     13s] place_exp_mt_interval set to default 32
[04/22 21:27:24     13s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/22 21:27:24     13s] Iteration  3: Total net bbox = 2.683e+02 (2.67e+02 1.00e+00)
[04/22 21:27:24     13s]               Est.  stn bbox = 3.035e+02 (3.02e+02 1.29e+00)
[04/22 21:27:24     13s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 798.8M
[04/22 21:27:24     13s] Total number of setup views is 1.
[04/22 21:27:24     13s] Total number of active setup views is 1.
[04/22 21:27:24     13s] Active setup views:
[04/22 21:27:24     13s]     present_enc_av
[04/22 21:27:25     13s] Iteration  4: Total net bbox = 6.522e+03 (3.62e+03 2.90e+03)
[04/22 21:27:25     13s]               Est.  stn bbox = 7.541e+03 (4.14e+03 3.40e+03)
[04/22 21:27:25     13s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 798.8M
[04/22 21:27:25     14s] Iteration  5: Total net bbox = 8.140e+03 (4.89e+03 3.25e+03)
[04/22 21:27:25     14s]               Est.  stn bbox = 9.414e+03 (5.54e+03 3.88e+03)
[04/22 21:27:25     14s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 798.8M
[04/22 21:27:26     14s] Iteration  6: Total net bbox = 1.086e+04 (6.87e+03 4.00e+03)
[04/22 21:27:26     14s]               Est.  stn bbox = 1.231e+04 (7.61e+03 4.70e+03)
[04/22 21:27:26     14s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 799.8M
[04/22 21:27:26     15s] Iteration  7: Total net bbox = 1.212e+04 (7.70e+03 4.42e+03)
[04/22 21:27:26     15s]               Est.  stn bbox = 1.358e+04 (8.42e+03 5.16e+03)
[04/22 21:27:26     15s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 799.8M
[04/22 21:27:27     16s] Iteration  8: Total net bbox = 1.059e+04 (4.85e+03 5.74e+03)
[04/22 21:27:27     16s]               Est.  stn bbox = 1.194e+04 (5.49e+03 6.45e+03)
[04/22 21:27:27     16s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 799.8M
[04/22 21:27:27     16s] Starting Early Global Route rough congestion estimation: mem = 799.8M
[04/22 21:27:27     16s] (I)       Reading DB...
[04/22 21:27:27     16s] (I)       before initializing RouteDB syMemory usage = 800.8 MB
[04/22 21:27:27     16s] (I)       congestionReportName   : 
[04/22 21:27:27     16s] (I)       layerRangeFor2DCongestion : 
[04/22 21:27:27     16s] (I)       buildTerm2TermWires    : 1
[04/22 21:27:27     16s] (I)       doTrackAssignment      : 1
[04/22 21:27:27     16s] (I)       dumpBookshelfFiles     : 0
[04/22 21:27:27     16s] (I)       numThreads             : 1
[04/22 21:27:27     16s] (I)       bufferingAwareRouting  : false
[04/22 21:27:27     16s] [NR-eGR] honorMsvRouteConstraint: false
[04/22 21:27:27     16s] (I)       honorPin               : false
[04/22 21:27:27     16s] (I)       honorPinGuide          : true
[04/22 21:27:27     16s] (I)       honorPartition         : false
[04/22 21:27:27     16s] (I)       allowPartitionCrossover: false
[04/22 21:27:27     16s] (I)       honorSingleEntry       : true
[04/22 21:27:27     16s] (I)       honorSingleEntryStrong : true
[04/22 21:27:27     16s] (I)       handleViaSpacingRule   : false
[04/22 21:27:27     16s] (I)       handleEolSpacingRule   : false
[04/22 21:27:27     16s] (I)       PDConstraint           : none
[04/22 21:27:27     16s] (I)       expBetterNDRHandling   : false
[04/22 21:27:27     16s] [NR-eGR] honorClockSpecNDR      : 0
[04/22 21:27:27     16s] (I)       routingEffortLevel     : 3
[04/22 21:27:27     16s] (I)       effortLevel            : standard
[04/22 21:27:27     16s] [NR-eGR] minRouteLayer          : 2
[04/22 21:27:27     16s] [NR-eGR] maxRouteLayer          : 127
[04/22 21:27:27     16s] (I)       relaxedTopLayerCeiling : 127
[04/22 21:27:27     16s] (I)       relaxedBottomLayerFloor: 2
[04/22 21:27:27     16s] (I)       numRowsPerGCell        : 2
[04/22 21:27:27     16s] (I)       speedUpLargeDesign     : 0
[04/22 21:27:27     16s] (I)       multiThreadingTA       : 1
[04/22 21:27:27     16s] (I)       blkAwareLayerSwitching : 1
[04/22 21:27:27     16s] (I)       optimizationMode       : false
[04/22 21:27:27     16s] (I)       routeSecondPG          : false
[04/22 21:27:27     16s] (I)       scenicRatioForLayerRelax: 0.00
[04/22 21:27:27     16s] (I)       detourLimitForLayerRelax: 0.00
[04/22 21:27:27     16s] (I)       punchThroughDistance   : 500.00
[04/22 21:27:27     16s] (I)       scenicBound            : 1.15
[04/22 21:27:27     16s] (I)       maxScenicToAvoidBlk    : 100.00
[04/22 21:27:27     16s] (I)       source-to-sink ratio   : 0.00
[04/22 21:27:27     16s] (I)       targetCongestionRatioH : 1.00
[04/22 21:27:27     16s] (I)       targetCongestionRatioV : 1.00
[04/22 21:27:27     16s] (I)       layerCongestionRatio   : 0.70
[04/22 21:27:27     16s] (I)       m1CongestionRatio      : 0.10
[04/22 21:27:27     16s] (I)       m2m3CongestionRatio    : 0.70
[04/22 21:27:27     16s] (I)       localRouteEffort       : 1.00
[04/22 21:27:27     16s] (I)       numSitesBlockedByOneVia: 8.00
[04/22 21:27:27     16s] (I)       supplyScaleFactorH     : 1.00
[04/22 21:27:27     16s] (I)       supplyScaleFactorV     : 1.00
[04/22 21:27:27     16s] (I)       highlight3DOverflowFactor: 0.00
[04/22 21:27:27     16s] (I)       doubleCutViaModelingRatio: 0.00
[04/22 21:27:27     16s] (I)       routeVias              : 
[04/22 21:27:27     16s] (I)       readTROption           : true
[04/22 21:27:27     16s] (I)       extraSpacingFactor     : 1.00
[04/22 21:27:27     16s] [NR-eGR] numTracksPerClockWire  : 0
[04/22 21:27:27     16s] (I)       routeSelectedNetsOnly  : false
[04/22 21:27:27     16s] (I)       clkNetUseMaxDemand     : false
[04/22 21:27:27     16s] (I)       extraDemandForClocks   : 0
[04/22 21:27:27     16s] (I)       steinerRemoveLayers    : false
[04/22 21:27:27     16s] (I)       demoteLayerScenicScale : 1.00
[04/22 21:27:27     16s] (I)       nonpreferLayerCostScale : 100.00
[04/22 21:27:27     16s] (I)       similarTopologyRoutingFast : false
[04/22 21:27:27     16s] (I)       spanningTreeRefinement : false
[04/22 21:27:27     16s] (I)       spanningTreeRefinementAlpha : 0.50
[04/22 21:27:27     16s] (I)       starting read tracks
[04/22 21:27:27     16s] (I)       build grid graph
[04/22 21:27:27     16s] (I)       build grid graph start
[04/22 21:27:27     16s] [NR-eGR] Layer1 has no routable track
[04/22 21:27:27     16s] [NR-eGR] Layer2 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer3 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer4 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer5 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer6 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer7 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer8 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer9 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer10 has single uniform track structure
[04/22 21:27:27     16s] (I)       build grid graph end
[04/22 21:27:27     16s] (I)       numViaLayers=10
[04/22 21:27:27     16s] (I)       Reading via M2_M1_viaB for layer: 0 
[04/22 21:27:27     16s] (I)       Reading via M3_M2_viaB for layer: 1 
[04/22 21:27:27     16s] (I)       Reading via M4_M3_viaB for layer: 2 
[04/22 21:27:27     16s] (I)       Reading via M5_M4_via for layer: 3 
[04/22 21:27:27     16s] (I)       Reading via M6_M5_via for layer: 4 
[04/22 21:27:27     16s] (I)       Reading via M7_M6_via for layer: 5 
[04/22 21:27:27     16s] (I)       Reading via M8_M7_via for layer: 6 
[04/22 21:27:27     16s] (I)       Reading via M9_M8_via for layer: 7 
[04/22 21:27:27     16s] (I)       Reading via M10_M9_via for layer: 8 
[04/22 21:27:27     16s] (I)       end build via table
[04/22 21:27:27     16s] [NR-eGR] numRoutingBlks=0 numInstBlks=151 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/22 21:27:27     16s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/22 21:27:27     16s] (I)       readDataFromPlaceDB
[04/22 21:27:27     16s] (I)       Read net information..
[04/22 21:27:27     16s] [NR-eGR] Read numTotalNets=1435  numIgnoredNets=0
[04/22 21:27:27     16s] (I)       Read testcase time = 0.000 seconds
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] (I)       read default dcut vias
[04/22 21:27:27     16s] (I)       Reading via M2_M1_via for layer: 0 
[04/22 21:27:27     16s] (I)       Reading via M3_M2_via for layer: 1 
[04/22 21:27:27     16s] (I)       Reading via M4_M3_via for layer: 2 
[04/22 21:27:27     16s] (I)       Reading via M5_M4_via for layer: 3 
[04/22 21:27:27     16s] (I)       Reading via M6_M5_via for layer: 4 
[04/22 21:27:27     16s] (I)       Reading via M7_M6_via for layer: 5 
[04/22 21:27:27     16s] (I)       Reading via M8_M7_via for layer: 6 
[04/22 21:27:27     16s] (I)       Reading via M9_M8_via for layer: 7 
[04/22 21:27:27     16s] (I)       Reading via M10_M9_via for layer: 8 
[04/22 21:27:27     16s] (I)       build grid graph start
[04/22 21:27:27     16s] (I)       build grid graph end
[04/22 21:27:27     16s] (I)       Model blockage into capacity
[04/22 21:27:27     16s] (I)       Read numBlocks=604  numPreroutedWires=0  numCapScreens=0
[04/22 21:27:27     16s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer2 : 2923297250  (13.04%)
[04/22 21:27:27     16s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer9 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer10 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       Modeling time = 0.000 seconds
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] (I)       Number of ignored nets = 0
[04/22 21:27:27     16s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/22 21:27:27     16s] (I)       Number of clock nets = 1.  Ignored: No
[04/22 21:27:27     16s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/22 21:27:27     16s] (I)       Number of special nets = 0.  Ignored: Yes
[04/22 21:27:27     16s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/22 21:27:27     16s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/22 21:27:27     16s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/22 21:27:27     16s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/22 21:27:27     16s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/22 21:27:27     16s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/22 21:27:27     16s] (I)       Before initializing earlyGlobalRoute syMemory usage = 800.8 MB
[04/22 21:27:27     16s] (I)       Ndr track 0 does not exist
[04/22 21:27:27     16s] (I)       Layer1  viaCost=200.00
[04/22 21:27:27     16s] (I)       Layer2  viaCost=200.00
[04/22 21:27:27     16s] (I)       Layer3  viaCost=200.00
[04/22 21:27:27     16s] (I)       Layer4  viaCost=100.00
[04/22 21:27:27     16s] (I)       Layer5  viaCost=100.00
[04/22 21:27:27     16s] (I)       Layer6  viaCost=100.00
[04/22 21:27:27     16s] (I)       Layer7  viaCost=100.00
[04/22 21:27:27     16s] (I)       Layer8  viaCost=100.00
[04/22 21:27:27     16s] (I)       Layer9  viaCost=100.00
[04/22 21:27:27     16s] (I)       ---------------------Grid Graph Info--------------------
[04/22 21:27:27     16s] (I)       routing area        :  (0, 0) - (151240, 148200)
[04/22 21:27:27     16s] (I)       core area           :  (0, 0) - (151240, 148200)
[04/22 21:27:27     16s] (I)       Site Width          :   760  (dbu)
[04/22 21:27:27     16s] (I)       Row Height          :  4940  (dbu)
[04/22 21:27:27     16s] (I)       GCell Width         :  9880  (dbu)
[04/22 21:27:27     16s] (I)       GCell Height        :  9880  (dbu)
[04/22 21:27:27     16s] (I)       grid                :    16    15    10
[04/22 21:27:27     16s] (I)       vertical capacity   :     0  9880     0  9880     0  9880     0  9880     0  9880
[04/22 21:27:27     16s] (I)       horizontal capacity :     0     0  9880     0  9880     0  9880     0  9880     0
[04/22 21:27:27     16s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[04/22 21:27:27     16s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[04/22 21:27:27     16s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[04/22 21:27:27     16s] (I)       First Track Coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[04/22 21:27:27     16s] (I)       Num tracks per GCell: 38.00 26.00 26.00 17.64 17.33 17.64  5.20  5.88  2.89  2.94
[04/22 21:27:27     16s] (I)       Total num of tracks :     0   398   390   269   259   269    77    89    43    44
[04/22 21:27:27     16s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/22 21:27:27     16s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/22 21:27:27     16s] (I)       --------------------------------------------------------
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] [NR-eGR] ============ Routing rule table ============
[04/22 21:27:27     16s] [NR-eGR] Rule id 0. Nets 1435 
[04/22 21:27:27     16s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/22 21:27:27     16s] [NR-eGR] Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[04/22 21:27:27     16s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/22 21:27:27     16s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/22 21:27:27     16s] [NR-eGR] ========================================
[04/22 21:27:27     16s] [NR-eGR] 
[04/22 21:27:27     16s] (I)       After initializing earlyGlobalRoute syMemory usage = 800.8 MB
[04/22 21:27:27     16s] (I)       Loading and dumping file time : 0.00 seconds
[04/22 21:27:27     16s] (I)       ============= Initialization =============
[04/22 21:27:27     16s] (I)       numLocalWires=1703  numGlobalNetBranches=484  numLocalNetBranches=369
[04/22 21:27:27     16s] (I)       totalPins=4265  totalGlobalPin=3059 (71.72%)
[04/22 21:27:27     16s] (I)       total 2D Cap : 27551 = (12304 H, 15247 V)
[04/22 21:27:27     16s] (I)       ============  Phase 1a Route ============
[04/22 21:27:27     16s] (I)       Phase 1a runs 0.00 seconds
[04/22 21:27:27     16s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/22 21:27:27     16s] (I)       Usage: 2595 = (1216 H, 1379 V) = (9.88% H, 9.04% V) = (6.007e+03um H, 6.812e+03um V)
[04/22 21:27:27     16s] (I)       
[04/22 21:27:27     16s] (I)       ============  Phase 1b Route ============
[04/22 21:27:27     16s] (I)       Usage: 2595 = (1216 H, 1379 V) = (9.88% H, 9.04% V) = (6.007e+03um H, 6.812e+03um V)
[04/22 21:27:27     16s] (I)       
[04/22 21:27:27     16s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/22 21:27:27     16s] Finished Early Global Route rough congestion estimation: mem = 800.8M
[04/22 21:27:27     16s] earlyGlobalRoute rough estimation gcell size 2 row height
[04/22 21:27:27     16s] Congestion driven padding in post-place stage.
[04/22 21:27:27     16s] Congestion driven padding increases utilization from 1.068 to 1.017
[04/22 21:27:27     16s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 800.8M
[04/22 21:27:27     16s] Global placement CDP skipped at cutLevel 7.
[04/22 21:27:27     16s] Iteration  9: Total net bbox = 2.860e+04 (1.51e+04 1.35e+04)
[04/22 21:27:27     16s]               Est.  stn bbox = 3.087e+04 (1.63e+04 1.46e+04)
[04/22 21:27:27     16s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 800.8M
[04/22 21:27:27     16s] Iteration 10: Total net bbox = 2.860e+04 (1.51e+04 1.35e+04)
[04/22 21:27:27     16s]               Est.  stn bbox = 3.087e+04 (1.63e+04 1.46e+04)
[04/22 21:27:27     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 800.8M
[04/22 21:27:27     16s] Iteration 11: Total net bbox = 2.860e+04 (1.51e+04 1.35e+04)
[04/22 21:27:27     16s]               Est.  stn bbox = 3.087e+04 (1.63e+04 1.46e+04)
[04/22 21:27:27     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 800.8M
[04/22 21:27:27     16s] *** cost = 2.860e+04 (1.51e+04 1.35e+04) (cpu for global=0:00:02.9) real=0:00:04.0***
[04/22 21:27:27     16s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[04/22 21:27:27     16s] Solver runtime cpu: 0:00:02.8 real: 0:00:02.7
[04/22 21:27:27     16s] Core Placement runtime cpu: 0:00:02.9 real: 0:00:04.0
[04/22 21:27:27     16s] **WARN: (IMPSP-9517):	Partitions detected, skip scanReorder.
[04/22 21:27:27     16s] #spOpts: mergeVia=F 
[04/22 21:27:27     16s] Core basic site is CoreSite
[04/22 21:27:27     16s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:27     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 21:27:27     16s] Mark StBox On SiteArr starts
[04/22 21:27:27     16s] Mark StBox On SiteArr ends
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=800.8MB).
[04/22 21:27:27     16s] *** Starting refinePlace (0:00:16.3 mem=800.8M) ***
[04/22 21:27:27     16s] Total net bbox length = 2.860e+04 (1.513e+04 1.347e+04) (ext = 1.773e+04)
[04/22 21:27:27     16s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/22 21:27:27     16s] Starting refinePlace ...
[04/22 21:27:27     16s] default core: bins with density >  0.75 =   50 % ( 6 / 12 )
[04/22 21:27:27     16s] Density distribution unevenness ratio = 26.529%
[04/22 21:27:27     16s]   Spread Effort: high, standalone mode, useDDP on.
[04/22 21:27:27     16s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=800.8MB) @(0:00:16.3 - 0:00:16.3).
[04/22 21:27:27     16s] Move report: preRPlace moves 1432 insts, mean move: 11.06 um, max move: 47.48 um
[04/22 21:27:27     16s] 	Max move on inst (regKey/reg_reg[21]): (42.61, 46.63) --> (20.14, 71.63)
[04/22 21:27:27     16s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: DFFSR, constraint:Fence
[04/22 21:27:27     16s] 	Violation at original loc: Region/Fence Violation
[04/22 21:27:27     16s] wireLenOptFixPriorityInst 0 inst fixed
[04/22 21:27:27     16s] Placement tweakage begins.
[04/22 21:27:27     16s] wire length = 2.139e+04
[04/22 21:27:27     16s] wire length = 1.980e+04
[04/22 21:27:27     16s] Placement tweakage ends.
[04/22 21:27:27     16s] Move report: tweak moves 751 insts, mean move: 7.61 um, max move: 45.41 um
[04/22 21:27:27     16s] 	Max move on inst (mixer/s1/U16): (3.42, 17.29) --> (0.00, 59.28)
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[1]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[0]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[62]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[78]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[17]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[63]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[24]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[18]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[16]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[47]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[59]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[0]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[79]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[42]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[48]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regKey/reg_reg[16]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[22]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[54]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[20]'.
[04/22 21:27:27     16s] **WARN: (IMPSP-266):	Constraint box too small for instance 'regText/reg_reg[26]'.
[04/22 21:27:27     16s] **WARN: (EMS-27):	Message (IMPSP-266) has exceeded the current message display limit of 20.
[04/22 21:27:27     16s] To increase the message display limit, refer to the product command reference manual.
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (2.280 41.990), there is no legal location for instance "regText/reg_reg[1]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (3.040 34.580), there is no legal location for instance "regText/reg_reg[0]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (4.560 37.050), there is no legal location for instance "regText/reg_reg[62]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (6.080 44.460), there is no legal location for instance "regKey/reg_reg[78]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (7.220 29.640), there is no legal location for instance "regKey/reg_reg[17]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (9.500 59.280), there is no legal location for instance "regText/reg_reg[63]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (9.880 37.050), there is no legal location for instance "regText/reg_reg[24]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (10.640 32.110), there is no legal location for instance "regKey/reg_reg[18]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (12.160 29.640), there is no legal location for instance "regText/reg_reg[16]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (12.920 61.750), there is no legal location for instance "regText/reg_reg[47]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (13.680 39.520), there is no legal location for instance "regKey/reg_reg[59]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (14.060 37.050), there is no legal location for instance "regKey/reg_reg[0]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (14.060 56.810), there is no legal location for instance "regKey/reg_reg[79]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (14.440 46.930), there is no legal location for instance "regKey/reg_reg[42]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (15.200 64.220), there is no legal location for instance "regText/reg_reg[48]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (15.580 14.820), there is no legal location for instance "regKey/reg_reg[16]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (15.580 19.760), there is no legal location for instance "regText/reg_reg[22]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (16.340 34.580), there is no legal location for instance "regText/reg_reg[54]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (16.720 17.290), there is no legal location for instance "regText/reg_reg[20]" ( cell: "DFFSR" ) due to "Other_Violations".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (IMPSP-2040):	Within search radius 316.160 um from center (1.520 22.230), there is no legal location for instance "count/cnt_reg[4]" ( cell: "DFFSR" ) due to "Placement_Blockage_Violation".
[04/22 21:27:27     16s] Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] **WARN: (EMS-27):	Message (IMPSP-2040) has exceeded the current message display limit of 20.
[04/22 21:27:27     16s] To increase the message display limit, refer to the product command reference manual.
[04/22 21:27:27     16s] Move report: legalization moves 123 insts, mean move: 0.19 um, max move: 0.19 um
[04/22 21:27:27     16s] 	Max move on inst (mux_64/U94): (62.89, 41.99) --> (62.70, 41.99)
[04/22 21:27:27     16s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=803.9MB) @(0:00:16.4 - 0:00:16.7).
[04/22 21:27:27     16s] **ERROR: (IMPSP-2021):	Could not legalize <1432> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
[04/22 21:27:27     16s] Move report: Detail placement moves 1432 insts, mean move: 11.75 um, max move: 39.75 um
[04/22 21:27:27     16s] 	Max move on inst (regKey/reg_reg[76]): (32.79, 44.53) --> (20.14, 71.63)
[04/22 21:27:27     16s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 803.9MB
[04/22 21:27:27     16s] Statistics of distance of Instance movement in refine placement:
[04/22 21:27:27     16s]   maximum (X+Y) =        39.75 um
[04/22 21:27:27     16s]   inst (regKey/reg_reg[76]) with max move: (32.787, 44.5255) -> (20.14, 71.63)
[04/22 21:27:27     16s]   mean    (X+Y) =        11.75 um
[04/22 21:27:27     16s] Summary Report:
[04/22 21:27:27     16s] Instances move: 1432 (out of 1432 movable)
[04/22 21:27:27     16s] Instances flipped: 0
[04/22 21:27:27     16s] Mean displacement: 11.75 um
[04/22 21:27:27     16s] Max displacement: 39.75 um (Instance: regKey/reg_reg[76]) (32.787, 44.5255) -> (20.14, 71.63)
[04/22 21:27:27     16s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: DFFSR, constraint:Fence
[04/22 21:27:27     16s] 	Violation at original loc: Region/Fence Violation
[04/22 21:27:27     16s] Total instances moved : 1432
[04/22 21:27:27     16s] Total net bbox length = 3.275e+04 (1.670e+04 1.605e+04) (ext = 1.630e+04)
[04/22 21:27:27     16s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 803.9MB
[04/22 21:27:27     16s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=803.9MB) @(0:00:16.3 - 0:00:16.7).
[04/22 21:27:27     16s] *** Finished refinePlace (0:00:16.7 mem=803.9M) ***
[04/22 21:27:27     16s] *** End of Placement (cpu=0:00:03.5, real=0:00:04.0, mem=803.9M) ***
[04/22 21:27:27     16s] #spOpts: mergeVia=F 
[04/22 21:27:27     16s] Core basic site is CoreSite
[04/22 21:27:27     16s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:27     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 21:27:27     16s] Mark StBox On SiteArr starts
[04/22 21:27:27     16s] Mark StBox On SiteArr ends
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] default core: bins with density >  0.75 = 66.7 % ( 8 / 12 )
[04/22 21:27:27     16s] Density distribution unevenness ratio = 10.560%
[04/22 21:27:27     16s] *** Free Virtual Timing Model ...(mem=803.9M)
[04/22 21:27:27     16s] Starting congestion repair ...
[04/22 21:27:27     16s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[04/22 21:27:27     16s] Starting Early Global Route congestion estimation: mem = 789.8M
[04/22 21:27:27     16s] (I)       Reading DB...
[04/22 21:27:27     16s] (I)       before initializing RouteDB syMemory usage = 789.8 MB
[04/22 21:27:27     16s] (I)       congestionReportName   : 
[04/22 21:27:27     16s] (I)       layerRangeFor2DCongestion : 
[04/22 21:27:27     16s] (I)       buildTerm2TermWires    : 1
[04/22 21:27:27     16s] (I)       doTrackAssignment      : 1
[04/22 21:27:27     16s] (I)       dumpBookshelfFiles     : 0
[04/22 21:27:27     16s] (I)       numThreads             : 1
[04/22 21:27:27     16s] (I)       bufferingAwareRouting  : false
[04/22 21:27:27     16s] [NR-eGR] honorMsvRouteConstraint: false
[04/22 21:27:27     16s] (I)       honorPin               : false
[04/22 21:27:27     16s] (I)       honorPinGuide          : true
[04/22 21:27:27     16s] (I)       honorPartition         : false
[04/22 21:27:27     16s] (I)       allowPartitionCrossover: false
[04/22 21:27:27     16s] (I)       honorSingleEntry       : true
[04/22 21:27:27     16s] (I)       honorSingleEntryStrong : true
[04/22 21:27:27     16s] (I)       handleViaSpacingRule   : false
[04/22 21:27:27     16s] (I)       handleEolSpacingRule   : false
[04/22 21:27:27     16s] (I)       PDConstraint           : none
[04/22 21:27:27     16s] (I)       expBetterNDRHandling   : false
[04/22 21:27:27     16s] [NR-eGR] honorClockSpecNDR      : 0
[04/22 21:27:27     16s] (I)       routingEffortLevel     : 3
[04/22 21:27:27     16s] (I)       effortLevel            : standard
[04/22 21:27:27     16s] [NR-eGR] minRouteLayer          : 2
[04/22 21:27:27     16s] [NR-eGR] maxRouteLayer          : 127
[04/22 21:27:27     16s] (I)       relaxedTopLayerCeiling : 127
[04/22 21:27:27     16s] (I)       relaxedBottomLayerFloor: 2
[04/22 21:27:27     16s] (I)       numRowsPerGCell        : 1
[04/22 21:27:27     16s] (I)       speedUpLargeDesign     : 0
[04/22 21:27:27     16s] (I)       multiThreadingTA       : 1
[04/22 21:27:27     16s] (I)       blkAwareLayerSwitching : 1
[04/22 21:27:27     16s] (I)       optimizationMode       : false
[04/22 21:27:27     16s] (I)       routeSecondPG          : false
[04/22 21:27:27     16s] (I)       scenicRatioForLayerRelax: 0.00
[04/22 21:27:27     16s] (I)       detourLimitForLayerRelax: 0.00
[04/22 21:27:27     16s] (I)       punchThroughDistance   : 500.00
[04/22 21:27:27     16s] (I)       scenicBound            : 1.15
[04/22 21:27:27     16s] (I)       maxScenicToAvoidBlk    : 100.00
[04/22 21:27:27     16s] (I)       source-to-sink ratio   : 0.00
[04/22 21:27:27     16s] (I)       targetCongestionRatioH : 1.00
[04/22 21:27:27     16s] (I)       targetCongestionRatioV : 1.00
[04/22 21:27:27     16s] (I)       layerCongestionRatio   : 0.70
[04/22 21:27:27     16s] (I)       m1CongestionRatio      : 0.10
[04/22 21:27:27     16s] (I)       m2m3CongestionRatio    : 0.70
[04/22 21:27:27     16s] (I)       localRouteEffort       : 1.00
[04/22 21:27:27     16s] (I)       numSitesBlockedByOneVia: 8.00
[04/22 21:27:27     16s] (I)       supplyScaleFactorH     : 1.00
[04/22 21:27:27     16s] (I)       supplyScaleFactorV     : 1.00
[04/22 21:27:27     16s] (I)       highlight3DOverflowFactor: 0.00
[04/22 21:27:27     16s] (I)       doubleCutViaModelingRatio: 0.00
[04/22 21:27:27     16s] (I)       routeVias              : 
[04/22 21:27:27     16s] (I)       readTROption           : true
[04/22 21:27:27     16s] (I)       extraSpacingFactor     : 1.00
[04/22 21:27:27     16s] [NR-eGR] numTracksPerClockWire  : 0
[04/22 21:27:27     16s] (I)       routeSelectedNetsOnly  : false
[04/22 21:27:27     16s] (I)       clkNetUseMaxDemand     : false
[04/22 21:27:27     16s] (I)       extraDemandForClocks   : 0
[04/22 21:27:27     16s] (I)       steinerRemoveLayers    : false
[04/22 21:27:27     16s] (I)       demoteLayerScenicScale : 1.00
[04/22 21:27:27     16s] (I)       nonpreferLayerCostScale : 100.00
[04/22 21:27:27     16s] (I)       similarTopologyRoutingFast : false
[04/22 21:27:27     16s] (I)       spanningTreeRefinement : false
[04/22 21:27:27     16s] (I)       spanningTreeRefinementAlpha : 0.50
[04/22 21:27:27     16s] (I)       starting read tracks
[04/22 21:27:27     16s] (I)       build grid graph
[04/22 21:27:27     16s] (I)       build grid graph start
[04/22 21:27:27     16s] [NR-eGR] Layer1 has no routable track
[04/22 21:27:27     16s] [NR-eGR] Layer2 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer3 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer4 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer5 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer6 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer7 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer8 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer9 has single uniform track structure
[04/22 21:27:27     16s] [NR-eGR] Layer10 has single uniform track structure
[04/22 21:27:27     16s] (I)       build grid graph end
[04/22 21:27:27     16s] (I)       numViaLayers=10
[04/22 21:27:27     16s] (I)       Reading via M2_M1_viaB for layer: 0 
[04/22 21:27:27     16s] (I)       Reading via M3_M2_viaB for layer: 1 
[04/22 21:27:27     16s] (I)       Reading via M4_M3_viaB for layer: 2 
[04/22 21:27:27     16s] (I)       Reading via M5_M4_via for layer: 3 
[04/22 21:27:27     16s] (I)       Reading via M6_M5_via for layer: 4 
[04/22 21:27:27     16s] (I)       Reading via M7_M6_via for layer: 5 
[04/22 21:27:27     16s] (I)       Reading via M8_M7_via for layer: 6 
[04/22 21:27:27     16s] (I)       Reading via M9_M8_via for layer: 7 
[04/22 21:27:27     16s] (I)       Reading via M10_M9_via for layer: 8 
[04/22 21:27:27     16s] (I)       end build via table
[04/22 21:27:27     16s] [NR-eGR] numRoutingBlks=0 numInstBlks=151 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/22 21:27:27     16s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/22 21:27:27     16s] (I)       readDataFromPlaceDB
[04/22 21:27:27     16s] (I)       Read net information..
[04/22 21:27:27     16s] [NR-eGR] Read numTotalNets=1435  numIgnoredNets=0
[04/22 21:27:27     16s] (I)       Read testcase time = 0.000 seconds
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] (I)       read default dcut vias
[04/22 21:27:27     16s] (I)       Reading via M2_M1_via for layer: 0 
[04/22 21:27:27     16s] (I)       Reading via M3_M2_via for layer: 1 
[04/22 21:27:27     16s] (I)       Reading via M4_M3_via for layer: 2 
[04/22 21:27:27     16s] (I)       Reading via M5_M4_via for layer: 3 
[04/22 21:27:27     16s] (I)       Reading via M6_M5_via for layer: 4 
[04/22 21:27:27     16s] (I)       Reading via M7_M6_via for layer: 5 
[04/22 21:27:27     16s] (I)       Reading via M8_M7_via for layer: 6 
[04/22 21:27:27     16s] (I)       Reading via M9_M8_via for layer: 7 
[04/22 21:27:27     16s] (I)       Reading via M10_M9_via for layer: 8 
[04/22 21:27:27     16s] (I)       build grid graph start
[04/22 21:27:27     16s] (I)       build grid graph end
[04/22 21:27:27     16s] (I)       Model blockage into capacity
[04/22 21:27:27     16s] (I)       Read numBlocks=604  numPreroutedWires=0  numCapScreens=0
[04/22 21:27:27     16s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer2 : 2885842000  (12.88%)
[04/22 21:27:27     16s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer9 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       blocked area on Layer10 : 0  (0.00%)
[04/22 21:27:27     16s] (I)       Modeling time = 0.000 seconds
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] (I)       Number of ignored nets = 0
[04/22 21:27:27     16s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/22 21:27:27     16s] (I)       Number of clock nets = 1.  Ignored: No
[04/22 21:27:27     16s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/22 21:27:27     16s] (I)       Number of special nets = 0.  Ignored: Yes
[04/22 21:27:27     16s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/22 21:27:27     16s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/22 21:27:27     16s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/22 21:27:27     16s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/22 21:27:27     16s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/22 21:27:27     16s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/22 21:27:27     16s] (I)       Before initializing earlyGlobalRoute syMemory usage = 789.8 MB
[04/22 21:27:27     16s] (I)       Ndr track 0 does not exist
[04/22 21:27:27     16s] (I)       Layer1  viaCost=200.00
[04/22 21:27:27     16s] (I)       Layer2  viaCost=200.00
[04/22 21:27:27     16s] (I)       Layer3  viaCost=200.00
[04/22 21:27:27     16s] (I)       Layer4  viaCost=100.00
[04/22 21:27:27     16s] (I)       Layer5  viaCost=100.00
[04/22 21:27:27     16s] (I)       Layer6  viaCost=100.00
[04/22 21:27:27     16s] (I)       Layer7  viaCost=100.00
[04/22 21:27:27     16s] (I)       Layer8  viaCost=100.00
[04/22 21:27:27     16s] (I)       Layer9  viaCost=100.00
[04/22 21:27:27     16s] (I)       ---------------------Grid Graph Info--------------------
[04/22 21:27:27     16s] (I)       routing area        :  (0, 0) - (151240, 148200)
[04/22 21:27:27     16s] (I)       core area           :  (0, 0) - (151240, 148200)
[04/22 21:27:27     16s] (I)       Site Width          :   760  (dbu)
[04/22 21:27:27     16s] (I)       Row Height          :  4940  (dbu)
[04/22 21:27:27     16s] (I)       GCell Width         :  4940  (dbu)
[04/22 21:27:27     16s] (I)       GCell Height        :  4940  (dbu)
[04/22 21:27:27     16s] (I)       grid                :    31    30    10
[04/22 21:27:27     16s] (I)       vertical capacity   :     0  4940     0  4940     0  4940     0  4940     0  4940
[04/22 21:27:27     16s] (I)       horizontal capacity :     0     0  4940     0  4940     0  4940     0  4940     0
[04/22 21:27:27     16s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[04/22 21:27:27     16s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[04/22 21:27:27     16s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[04/22 21:27:27     16s] (I)       First Track Coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[04/22 21:27:27     16s] (I)       Num tracks per GCell: 19.00 13.00 13.00  8.82  8.67  8.82  2.60  2.94  1.44  1.47
[04/22 21:27:27     16s] (I)       Total num of tracks :     0   398   390   269   259   269    77    89    43    44
[04/22 21:27:27     16s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/22 21:27:27     16s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/22 21:27:27     16s] (I)       --------------------------------------------------------
[04/22 21:27:27     16s] 
[04/22 21:27:27     16s] [NR-eGR] ============ Routing rule table ============
[04/22 21:27:27     16s] [NR-eGR] Rule id 0. Nets 1435 
[04/22 21:27:27     16s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/22 21:27:27     16s] [NR-eGR] Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[04/22 21:27:27     16s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/22 21:27:27     16s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/22 21:27:27     16s] [NR-eGR] ========================================
[04/22 21:27:27     16s] [NR-eGR] 
[04/22 21:27:27     16s] (I)       After initializing earlyGlobalRoute syMemory usage = 789.8 MB
[04/22 21:27:27     16s] (I)       Loading and dumping file time : 0.00 seconds
[04/22 21:27:27     16s] (I)       ============= Initialization =============
[04/22 21:27:27     16s] (I)       totalPins=4265  totalGlobalPin=4030 (94.49%)
[04/22 21:27:27     16s] (I)       total 2D Cap : 54635 = (23839 H, 30796 V)
[04/22 21:27:27     16s] [NR-eGR] Layer group 1: route 1435 net(s) in layer range [2, 10]
[04/22 21:27:27     16s] (I)       ============  Phase 1a Route ============
[04/22 21:27:27     16s] (I)       Phase 1a runs 0.00 seconds
[04/22 21:27:27     16s] (I)       Usage: 7667 = (3819 H, 3848 V) = (16.02% H, 12.50% V) = (9.433e+03um H, 9.505e+03um V)
[04/22 21:27:27     16s] (I)       
[04/22 21:27:27     16s] (I)       ============  Phase 1b Route ============
[04/22 21:27:27     16s] (I)       Usage: 7667 = (3819 H, 3848 V) = (16.02% H, 12.50% V) = (9.433e+03um H, 9.505e+03um V)
[04/22 21:27:27     16s] (I)       
[04/22 21:27:27     16s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.893749e+04um
[04/22 21:27:27     16s] (I)       ============  Phase 1c Route ============
[04/22 21:27:27     16s] (I)       Usage: 7667 = (3819 H, 3848 V) = (16.02% H, 12.50% V) = (9.433e+03um H, 9.505e+03um V)
[04/22 21:27:27     16s] (I)       
[04/22 21:27:27     16s] (I)       ============  Phase 1d Route ============
[04/22 21:27:27     16s] (I)       Usage: 7667 = (3819 H, 3848 V) = (16.02% H, 12.50% V) = (9.433e+03um H, 9.505e+03um V)
[04/22 21:27:27     16s] (I)       
[04/22 21:27:27     16s] (I)       ============  Phase 1e Route ============
[04/22 21:27:27     16s] (I)       Phase 1e runs 0.00 seconds
[04/22 21:27:27     16s] (I)       Usage: 7667 = (3819 H, 3848 V) = (16.02% H, 12.50% V) = (9.433e+03um H, 9.505e+03um V)
[04/22 21:27:27     16s] (I)       
[04/22 21:27:27     16s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.893749e+04um
[04/22 21:27:27     16s] [NR-eGR] 
[04/22 21:27:27     16s] (I)       ============  Phase 1l Route ============
[04/22 21:27:27     16s] (I)       Phase 1l runs 0.01 seconds
[04/22 21:27:27     16s] (I)       
[04/22 21:27:27     16s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/22 21:27:27     16s] [NR-eGR]                OverCon            
[04/22 21:27:27     16s] [NR-eGR]                 #Gcell     %Gcell
[04/22 21:27:27     16s] [NR-eGR] Layer              (0)    OverCon 
[04/22 21:27:27     16s] [NR-eGR] ------------------------------------
[04/22 21:27:27     16s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/22 21:27:27     16s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/22 21:27:27     16s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/22 21:27:27     16s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/22 21:27:27     16s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/22 21:27:27     16s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/22 21:27:27     16s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/22 21:27:27     16s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/22 21:27:27     16s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[04/22 21:27:27     16s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[04/22 21:27:27     16s] [NR-eGR] ------------------------------------
[04/22 21:27:27     16s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/22 21:27:27     16s] [NR-eGR] 
[04/22 21:27:27     16s] (I)       Total Global Routing Runtime: 0.01 seconds
[04/22 21:27:27     16s] (I)       total 2D Cap : 54848 = (23839 H, 31009 V)
[04/22 21:27:27     16s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/22 21:27:27     16s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/22 21:27:27     16s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 789.8M
[04/22 21:27:27     16s] [hotspot] +------------+---------------+---------------+
[04/22 21:27:27     16s] [hotspot] |            |   max hotspot | total hotspot |
[04/22 21:27:27     16s] [hotspot] +------------+---------------+---------------+
[04/22 21:27:27     16s] [hotspot] | normalized |          0.00 |          0.00 |
[04/22 21:27:27     16s] [hotspot] +------------+---------------+---------------+
[04/22 21:27:27     16s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/22 21:27:27     16s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/22 21:27:27     16s] Skipped repairing congestion.
[04/22 21:27:27     16s] Starting Early Global Route wiring: mem = 789.8M
[04/22 21:27:27     16s] (I)       ============= track Assignment ============
[04/22 21:27:27     16s] (I)       extract Global 3D Wires
[04/22 21:27:27     16s] (I)       Extract Global WL : time=0.00
[04/22 21:27:27     16s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/22 21:27:27     16s] (I)       Initialization real time=0.00 seconds
[04/22 21:27:27     16s] (I)       Run Multi-thread track assignment
[04/22 21:27:27     16s] (I)       merging nets...
[04/22 21:27:27     16s] (I)       merging nets done
[04/22 21:27:27     16s] (I)       Kernel real time=0.02 seconds
[04/22 21:27:27     16s] (I)       End Greedy Track Assignment
[04/22 21:27:27     16s] [NR-eGR] --------------------------------------------------------------------------
[04/22 21:27:27     16s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 4265
[04/22 21:27:27     16s] [NR-eGR] Layer2(metal2)(V) length: 5.596306e+03um, number of vias: 5774
[04/22 21:27:27     16s] [NR-eGR] Layer3(metal3)(H) length: 5.664061e+03um, number of vias: 1841
[04/22 21:27:27     16s] [NR-eGR] Layer4(metal4)(V) length: 4.391567e+03um, number of vias: 1656
[04/22 21:27:27     16s] [NR-eGR] Layer5(metal5)(H) length: 4.199529e+03um, number of vias: 44
[04/22 21:27:27     16s] [NR-eGR] Layer6(metal6)(V) length: 3.070400e+02um, number of vias: 16
[04/22 21:27:27     16s] [NR-eGR] Layer7(metal7)(H) length: 9.443000e+01um, number of vias: 2
[04/22 21:27:27     16s] [NR-eGR] Layer8(metal8)(V) length: 1.140000e+01um, number of vias: 2
[04/22 21:27:27     16s] [NR-eGR] Layer9(metal9)(H) length: 3.360000e+00um, number of vias: 0
[04/22 21:27:27     16s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[04/22 21:27:27     16s] [NR-eGR] Total length: 2.026769e+04um, number of vias: 13600
[04/22 21:27:27     16s] [NR-eGR] --------------------------------------------------------------------------
[04/22 21:27:27     16s] [NR-eGR] Total clock nets wire length: 7.884795e+02um 
[04/22 21:27:27     16s] [NR-eGR] --------------------------------------------------------------------------
[04/22 21:27:27     16s] Early Global Route wiring runtime: 0.02 seconds, mem = 789.8M
[04/22 21:27:27     16s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/22 21:27:28     16s] *** Finishing placeDesign default flow ***
[04/22 21:27:28     16s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 779.9M **
[04/22 21:27:28     16s] 
[04/22 21:27:28     16s] *** Summary of all messages that are not suppressed in this session:
[04/22 21:27:28     16s] Severity  ID               Count  Summary                                  
[04/22 21:27:28     16s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/22 21:27:28     16s] WARNING   IMPSP-266          722  Constraint box too small for instance '%...
[04/22 21:27:28     16s] WARNING   IMPSP-9517           1  Partitions detected, skip scanReorder.   
[04/22 21:27:28     16s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[04/22 21:27:28     16s] WARNING   IMPSP-2040          38  Within search radius %.3f um from center...
[04/22 21:27:28     16s] *** Message Summary: 762 warning(s), 1 error(s)
[04/22 21:27:28     16s] 
[04/22 21:27:28     16s] <CMD> routeDesign -globalDetail
[04/22 21:27:28     16s] #% Begin routeDesign (date=04/22 21:27:28, mem=571.6M)
[04/22 21:27:28     16s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 545.73 (MB), peak = 571.57 (MB)
[04/22 21:27:28     16s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/22 21:27:28     16s] #default_rc_corner has no qx tech file defined
[04/22 21:27:28     16s] #No active RC corner or QRC tech file is missing.
[04/22 21:27:28     16s] #**INFO: setDesignMode -flowEffort standard
[04/22 21:27:28     16s] #**INFO: mulit-cut via swapping is disabled by user.
[04/22 21:27:28     16s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/22 21:27:28     16s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[04/22 21:27:28     16s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[04/22 21:27:28     16s] Core basic site is CoreSite
[04/22 21:27:28     16s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:28     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 21:27:28     16s] Mark StBox On SiteArr starts
[04/22 21:27:28     16s] Mark StBox On SiteArr ends
[04/22 21:27:28     16s] Begin checking placement ... (start mem=779.9M, init mem=779.9M)
[04/22 21:27:28     16s] Overlapping with other instance:	124
[04/22 21:27:28     16s] Orientation Violation:	719
[04/22 21:27:28     16s] *info: Placed = 1432          
[04/22 21:27:28     16s] *info: Unplaced = 0           
[04/22 21:27:28     16s] Placement Density:86.19%(4830/5603)
[04/22 21:27:28     16s] Placement Density (including fixed std cells):86.19%(4830/5603)
[04/22 21:27:28     16s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=779.9M)
[04/22 21:27:28     16s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[04/22 21:27:28     16s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[04/22 21:27:28     16s] #**INFO: auto set of routeWithTimingDriven to true
[04/22 21:27:28     16s] #**INFO: auto set of routeWithSiDriven to true
[04/22 21:27:28     16s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/22 21:27:28     16s] 
[04/22 21:27:28     16s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/22 21:27:28     16s] *** Changed status on (0) nets in Clock.
[04/22 21:27:28     16s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=779.9M) ***
[04/22 21:27:28     16s] % Begin globalDetailRoute (date=04/22 21:27:28, mem=546.0M)
[04/22 21:27:28     16s] 
[04/22 21:27:28     16s] globalDetailRoute
[04/22 21:27:28     16s] 
[04/22 21:27:28     16s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[04/22 21:27:28     16s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[04/22 21:27:28     16s] #setNanoRouteMode -routeWithSiDriven true
[04/22 21:27:28     16s] #setNanoRouteMode -routeWithTimingDriven true
[04/22 21:27:28     16s] #Start globalDetailRoute on Wed Apr 22 21:27:28 2020
[04/22 21:27:28     16s] #
[04/22 21:27:28     16s] #Generating timing data, please wait...
[04/22 21:27:28     16s] #1579 total nets, 0 already routed, 0 will ignore in trialRoute
[04/22 21:27:28     16s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/22 21:27:28     16s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/22 21:27:28     16s] #Dump tif for version 2.1
[04/22 21:27:28     17s] End AAE Lib Interpolated Model. (MEM=806.898 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:27:28     17s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_viaB' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 21:27:28     17s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2_viaB' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 21:27:28     17s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4_M3_viaB' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 21:27:28     17s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M5_M4_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 21:27:28     17s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M6_M5_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 21:27:28     17s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M7_M6_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 21:27:28     17s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M8_M7_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 21:27:28     17s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M9_M8_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[44]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[42]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[40]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[39]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:28     17s] Total number of fetched objects 1579
[04/22 21:27:29     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[04/22 21:27:29     17s] End delay calculation. (MEM=890.68 CPU=0:00:00.6 REAL=0:00:01.0)
[04/22 21:27:29     17s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/22 21:27:29     17s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 565.37 (MB), peak = 587.57 (MB)
[04/22 21:27:29     17s] #Done generating timing data.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[63] of net plaintext[63] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[62] of net plaintext[62] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[61] of net plaintext[61] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[60] of net plaintext[60] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[59] of net plaintext[59] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[58] of net plaintext[58] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[57] of net plaintext[57] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[56] of net plaintext[56] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[55] of net plaintext[55] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[54] of net plaintext[54] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[53] of net plaintext[53] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[52] of net plaintext[52] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[51] of net plaintext[51] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[50] of net plaintext[50] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[49] of net plaintext[49] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[48] of net plaintext[48] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[47] of net plaintext[47] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[46] of net plaintext[46] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[45] of net plaintext[45] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[44] of net plaintext[44] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:27:29     17s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[04/22 21:27:29     17s] #To increase the message display limit, refer to the product command reference manual.
[04/22 21:27:29     17s] ### Net info: total nets: 1790
[04/22 21:27:29     17s] ### Net info: dirty nets: 0
[04/22 21:27:29     17s] ### Net info: marked as disconnected nets: 0
[04/22 21:27:29     17s] ### Net info: fully routed nets: 0
[04/22 21:27:29     17s] ### Net info: trivial (single pin) nets: 0
[04/22 21:27:29     17s] ### Net info: unrouted nets: 1790
[04/22 21:27:29     17s] ### Net info: re-extraction nets: 0
[04/22 21:27:29     17s] ### Net info: ignored nets: 0
[04/22 21:27:29     17s] ### Net info: skip routing nets: 0
[04/22 21:27:29     17s] ### import route signature (0) =  100691253
[04/22 21:27:29     17s] ### import violation signature (0) = 1905142130
[04/22 21:27:29     17s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[04/22 21:27:29     17s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[04/22 21:27:29     17s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[04/22 21:27:29     17s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[04/22 21:27:29     17s] #Start reading timing information from file .timing_file_181552.tif.gz ...
[04/22 21:27:29     17s] #Read in timing information for 212 ports, 1432 instances from timing file .timing_file_181552.tif.gz.
[04/22 21:27:29     17s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[04/22 21:27:29     18s] #RTESIG:78da85ce3d0b83301804e0cefd152fd121856a737e24b816bab645daaea21035200a49fc
[04/22 21:27:29     18s] #       ff957615bdf51e8e0bc2cfad24061523899c28f20a742fa100914428905ea0aaa57a5fd9
[04/22 21:27:29     18s] #       31081fcf570a4982b819bdeeb43dd3ecb425a7bd376377fa13a9406d3d384dbc99a661d5
[04/22 21:27:29     18s] #       40a4621f2191c47ad3f58cb8f37669d65d8682bc9d37b732b51c8fc52fc4db61aafd3acc
[04/22 21:27:29     18s] #       91ed8ee5501be6f005c19e643d
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #RTESIG:78da85ce3d0b83301804e0cefd152fd121856a737e24b816bab645daaea21035200a49fc
[04/22 21:27:29     18s] #       ff957615bdf51e8e0bc2cfad24061523899c28f20a742fa100914428905ea0aaa57a5fd9
[04/22 21:27:29     18s] #       31081fcf570a4982b819bdeeb43dd3ecb425a7bd376377fa13a9406d3d384dbc99a661d5
[04/22 21:27:29     18s] #       40a4621f2191c47ad3f58cb8f37669d65d8682bc9d37b732b51c8fc52fc4db61aafd3acc
[04/22 21:27:29     18s] #       91ed8ee5501be6f005c19e643d
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Start routing data preparation on Wed Apr 22 21:27:29 2020
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0650.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0650.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[04/22 21:27:29     18s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[04/22 21:27:29     18s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[04/22 21:27:29     18s] #Minimum voltage of a net in the design = 0.000.
[04/22 21:27:29     18s] #Maximum voltage of a net in the design = 1.100.
[04/22 21:27:29     18s] #Voltage range [0.000 - 1.100] has 1790 nets.
[04/22 21:27:29     18s] # metal1       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1300
[04/22 21:27:29     18s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1450
[04/22 21:27:29     18s] # metal3       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[04/22 21:27:29     18s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[04/22 21:27:29     18s] # metal5       H   Track-Pitch = 0.2850    Line-2-Via Pitch = 0.2800
[04/22 21:27:29     18s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[04/22 21:27:29     18s] # metal7       H   Track-Pitch = 0.9500    Line-2-Via Pitch = 0.8000
[04/22 21:27:29     18s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[04/22 21:27:29     18s] # metal9       H   Track-Pitch = 1.7100    Line-2-Via Pitch = 1.6000
[04/22 21:27:29     18s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances regKey/U259 regKey/reg_reg[53]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances s_x_9/U34 s_x_9/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances s_x_5/U26 s_x_5/U29. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances regText/U127 regText/reg_reg[37]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances regKey/U303 regKey/reg_reg[72]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances regText/U235 regText/U236. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances mux_80/U99 mux_80/U100. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances SM/U27 count/cnt_reg[2]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances s_x_8/U31 s_x_8/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances U249 s_x_14/U21. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances SM/U31 count/cnt_reg[3]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances regKey/U89 regKey/reg_reg[11]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances s_x_14/U14 s_x_14/U37. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances regText/U199 regText/U200. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances mixer/s1/U12 mixer/s1/U34. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances SM/U14 SM/U12. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances SM/U13 SM/U4. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances regText/U197 regText/U198. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances U278 s_x_0/U31. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (NRDB-2111) Found overlapping instances s_x_10/U11 s_x_10/U36. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:27:29     18s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:27:29     18s] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[04/22 21:27:29     18s] #To increase the message display limit, refer to the product command reference manual.
[04/22 21:27:29     18s] #WARNING (NRDB-2110) Found 62 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[04/22 21:27:29     18s] #Regenerating Ggrids automatically.
[04/22 21:27:29     18s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1900.
[04/22 21:27:29     18s] #Using automatically generated G-grids.
[04/22 21:27:29     18s] #Done routing data preparation.
[04/22 21:27:29     18s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 562.30 (MB), peak = 595.36 (MB)
[04/22 21:27:29     18s] #Merging special wires...
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Finished routing data preparation on Wed Apr 22 21:27:29 2020
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Cpu time = 00:00:00
[04/22 21:27:29     18s] #Elapsed time = 00:00:00
[04/22 21:27:29     18s] #Increased memory = 6.86 (MB)
[04/22 21:27:29     18s] #Total memory = 562.50 (MB)
[04/22 21:27:29     18s] #Peak memory = 595.36 (MB)
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Start global routing on Wed Apr 22 21:27:29 2020
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Number of eco nets is 0
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Start global routing data preparation on Wed Apr 22 21:27:29 2020
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Start routing resource analysis on Wed Apr 22 21:27:29 2020
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Routing resource analysis is done on Wed Apr 22 21:27:29 2020
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #  Resource Analysis:
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/22 21:27:29     18s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/22 21:27:29     18s] #  --------------------------------------------------------------
[04/22 21:27:29     18s] #  metal1         H         390           0         702    92.88%
[04/22 21:27:29     18s] #  metal2         V         398           0         702     0.00%
[04/22 21:27:29     18s] #  metal3         H         390           0         702     0.00%
[04/22 21:27:29     18s] #  metal4         V         264           0         702     0.00%
[04/22 21:27:29     18s] #  metal5         H         259           0         702     0.00%
[04/22 21:27:29     18s] #  metal6         V         264           0         702     0.00%
[04/22 21:27:29     18s] #  metal7         H          77           0         702     0.00%
[04/22 21:27:29     18s] #  metal8         V          89           0         702     0.00%
[04/22 21:27:29     18s] #  metal9         H          43           0         702     0.00%
[04/22 21:27:29     18s] #  metal10        V          44           0         702     3.70%
[04/22 21:27:29     18s] #  --------------------------------------------------------------
[04/22 21:27:29     18s] #  Total                   2218       0.00%        7020     9.66%
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Global routing data preparation is done on Wed Apr 22 21:27:29 2020
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 562.96 (MB), peak = 595.36 (MB)
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 562.98 (MB), peak = 595.36 (MB)
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #start global routing iteration 1...
[04/22 21:27:29     18s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 568.46 (MB), peak = 595.36 (MB)
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #start global routing iteration 2...
[04/22 21:27:29     18s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 569.36 (MB), peak = 595.36 (MB)
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Total number of trivial nets (e.g. < 2 pins) = 355 (skipped).
[04/22 21:27:29     18s] #Total number of routable nets = 1435.
[04/22 21:27:29     18s] #Total number of nets in the design = 1790.
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #1435 routable nets have only global wires.
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Routed nets constraints summary:
[04/22 21:27:29     18s] #-----------------------------
[04/22 21:27:29     18s] #        Rules   Unconstrained  
[04/22 21:27:29     18s] #-----------------------------
[04/22 21:27:29     18s] #      Default            1435  
[04/22 21:27:29     18s] #-----------------------------
[04/22 21:27:29     18s] #        Total            1435  
[04/22 21:27:29     18s] #-----------------------------
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Routing constraints summary of the whole design:
[04/22 21:27:29     18s] #-----------------------------
[04/22 21:27:29     18s] #        Rules   Unconstrained  
[04/22 21:27:29     18s] #-----------------------------
[04/22 21:27:29     18s] #      Default            1435  
[04/22 21:27:29     18s] #-----------------------------
[04/22 21:27:29     18s] #        Total            1435  
[04/22 21:27:29     18s] #-----------------------------
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #                 OverCon          
[04/22 21:27:29     18s] #                  #Gcell    %Gcell
[04/22 21:27:29     18s] #     Layer           (1)   OverCon
[04/22 21:27:29     18s] #  --------------------------------
[04/22 21:27:29     18s] #  metal1        0(0.00%)   (0.00%)
[04/22 21:27:29     18s] #  metal2        0(0.00%)   (0.00%)
[04/22 21:27:29     18s] #  metal3        0(0.00%)   (0.00%)
[04/22 21:27:29     18s] #  metal4        0(0.00%)   (0.00%)
[04/22 21:27:29     18s] #  metal5        0(0.00%)   (0.00%)
[04/22 21:27:29     18s] #  metal6        0(0.00%)   (0.00%)
[04/22 21:27:29     18s] #  metal7        0(0.00%)   (0.00%)
[04/22 21:27:29     18s] #  metal8        0(0.00%)   (0.00%)
[04/22 21:27:29     18s] #  metal9        0(0.00%)   (0.00%)
[04/22 21:27:29     18s] #  metal10       0(0.00%)   (0.00%)
[04/22 21:27:29     18s] #  --------------------------------
[04/22 21:27:29     18s] #     Total      0(0.00%)   (0.00%)
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/22 21:27:29     18s] #  Overflow after GR: 0.00% H + 0.00% V
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] [hotspot] +------------+---------------+---------------+
[04/22 21:27:29     18s] [hotspot] |            |   max hotspot | total hotspot |
[04/22 21:27:29     18s] [hotspot] +------------+---------------+---------------+
[04/22 21:27:29     18s] [hotspot] | normalized |          0.00 |          0.00 |
[04/22 21:27:29     18s] [hotspot] +------------+---------------+---------------+
[04/22 21:27:29     18s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/22 21:27:29     18s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/22 21:27:29     18s] #Complete Global Routing.
[04/22 21:27:29     18s] #Total wire length = 17831 um.
[04/22 21:27:29     18s] #Total half perimeter of net bounding box = 18108 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal1 = 0 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal2 = 6983 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal3 = 8767 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal4 = 1841 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal5 = 239 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal6 = 0 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal7 = 0 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal8 = 0 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal9 = 0 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal10 = 0 um.
[04/22 21:27:29     18s] #Total number of vias = 7390
[04/22 21:27:29     18s] #Up-Via Summary (total 7390):
[04/22 21:27:29     18s] #           
[04/22 21:27:29     18s] #-----------------------
[04/22 21:27:29     18s] # metal1           4090
[04/22 21:27:29     18s] # metal2           2960
[04/22 21:27:29     18s] # metal3            320
[04/22 21:27:29     18s] # metal4             20
[04/22 21:27:29     18s] #-----------------------
[04/22 21:27:29     18s] #                  7390 
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Max overcon = 0 track.
[04/22 21:27:29     18s] #Total overcon = 0.00%.
[04/22 21:27:29     18s] #Worst layer Gcell overcon rate = 0.00%.
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Global routing statistics:
[04/22 21:27:29     18s] #Cpu time = 00:00:00
[04/22 21:27:29     18s] #Elapsed time = 00:00:00
[04/22 21:27:29     18s] #Increased memory = 7.62 (MB)
[04/22 21:27:29     18s] #Total memory = 570.18 (MB)
[04/22 21:27:29     18s] #Peak memory = 595.36 (MB)
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Finished global routing on Wed Apr 22 21:27:29 2020
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] ### route signature (4) = 1640568957
[04/22 21:27:29     18s] ### violation signature (3) = 1905142130
[04/22 21:27:29     18s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 566.96 (MB), peak = 595.36 (MB)
[04/22 21:27:29     18s] #Start Track Assignment.
[04/22 21:27:29     18s] #Done with 2026 horizontal wires in 1 hboxes and 2059 vertical wires in 1 hboxes.
[04/22 21:27:29     18s] #Done with 553 horizontal wires in 1 hboxes and 510 vertical wires in 1 hboxes.
[04/22 21:27:29     18s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Track assignment summary:
[04/22 21:27:29     18s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/22 21:27:29     18s] #------------------------------------------------------------------------
[04/22 21:27:29     18s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 21:27:29     18s] # metal2      7004.47 	  0.18%  	  0.00% 	  0.10%
[04/22 21:27:29     18s] # metal3      8735.98 	  0.14%  	  0.00% 	  0.00%
[04/22 21:27:29     18s] # metal4      1864.13 	  0.06%  	  0.00% 	  0.00%
[04/22 21:27:29     18s] # metal5       238.17 	  0.00%  	  0.00% 	  0.00%
[04/22 21:27:29     18s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 21:27:29     18s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 21:27:29     18s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 21:27:29     18s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 21:27:29     18s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 21:27:29     18s] #------------------------------------------------------------------------
[04/22 21:27:29     18s] # All       17842.74  	  0.15% 	  0.00% 	  0.00%
[04/22 21:27:29     18s] #Complete Track Assignment.
[04/22 21:27:29     18s] #Total wire length = 19332 um.
[04/22 21:27:29     18s] #Total half perimeter of net bounding box = 18108 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal1 = 881 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal2 = 7035 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal3 = 9299 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal4 = 1877 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal5 = 240 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal6 = 0 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal7 = 0 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal8 = 0 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal9 = 0 um.
[04/22 21:27:29     18s] #Total wire length on LAYER metal10 = 0 um.
[04/22 21:27:29     18s] #Total number of vias = 7390
[04/22 21:27:29     18s] #Up-Via Summary (total 7390):
[04/22 21:27:29     18s] #           
[04/22 21:27:29     18s] #-----------------------
[04/22 21:27:29     18s] # metal1           4090
[04/22 21:27:29     18s] # metal2           2960
[04/22 21:27:29     18s] # metal3            320
[04/22 21:27:29     18s] # metal4             20
[04/22 21:27:29     18s] #-----------------------
[04/22 21:27:29     18s] #                  7390 
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] ### route signature (8) =  716269534
[04/22 21:27:29     18s] ### violation signature (7) = 1905142130
[04/22 21:27:29     18s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 568.23 (MB), peak = 595.36 (MB)
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/22 21:27:29     18s] #Cpu time = 00:00:01
[04/22 21:27:29     18s] #Elapsed time = 00:00:01
[04/22 21:27:29     18s] #Increased memory = 12.90 (MB)
[04/22 21:27:29     18s] #Total memory = 568.46 (MB)
[04/22 21:27:29     18s] #Peak memory = 595.36 (MB)
[04/22 21:27:29     18s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[04/22 21:27:29     18s] #
[04/22 21:27:29     18s] #Start Detail Routing..
[04/22 21:27:29     18s] #start initial detail routing ...
[04/22 21:27:44     32s] #   number of violations = 57
[04/22 21:27:44     32s] #
[04/22 21:27:44     32s] #    By Layer and Type :
[04/22 21:27:44     32s] #	         MetSpc    Short     Loop   Totals
[04/22 21:27:44     32s] #	metal1        2       50        0       52
[04/22 21:27:44     32s] #	metal2        3        0        2        5
[04/22 21:27:44     32s] #	Totals        5       50        2       57
[04/22 21:27:44     32s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 699.77 (MB), peak = 699.78 (MB)
[04/22 21:27:44     32s] #start 1st optimization iteration ...
[04/22 21:27:45     33s] #   number of violations = 3
[04/22 21:27:45     33s] #
[04/22 21:27:45     33s] #    By Layer and Type :
[04/22 21:27:45     33s] #	         MetSpc    Short   Totals
[04/22 21:27:45     33s] #	metal1        1        1        2
[04/22 21:27:45     33s] #	metal2        1        0        1
[04/22 21:27:45     33s] #	Totals        2        1        3
[04/22 21:27:45     33s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 699.97 (MB), peak = 699.97 (MB)
[04/22 21:27:45     33s] #start 2nd optimization iteration ...
[04/22 21:27:45     34s] #   number of violations = 1
[04/22 21:27:45     34s] #
[04/22 21:27:45     34s] #    By Layer and Type :
[04/22 21:27:45     34s] #	          Short   Totals
[04/22 21:27:45     34s] #	metal1        1        1
[04/22 21:27:45     34s] #	Totals        1        1
[04/22 21:27:45     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 699.97 (MB), peak = 699.97 (MB)
[04/22 21:27:45     34s] #start 3rd optimization iteration ...
[04/22 21:27:45     34s] #   number of violations = 1
[04/22 21:27:45     34s] #
[04/22 21:27:45     34s] #    By Layer and Type :
[04/22 21:27:45     34s] #	          Short   Totals
[04/22 21:27:45     34s] #	metal1        1        1
[04/22 21:27:45     34s] #	Totals        1        1
[04/22 21:27:45     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 699.97 (MB), peak = 699.97 (MB)
[04/22 21:27:45     34s] #start 4th optimization iteration ...
[04/22 21:27:45     34s] #   number of violations = 1
[04/22 21:27:45     34s] #
[04/22 21:27:45     34s] #    By Layer and Type :
[04/22 21:27:45     34s] #	          Short   Totals
[04/22 21:27:45     34s] #	metal1        1        1
[04/22 21:27:45     34s] #	Totals        1        1
[04/22 21:27:45     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 699.97 (MB), peak = 699.97 (MB)
[04/22 21:27:45     34s] #start 5th optimization iteration ...
[04/22 21:27:45     34s] #   number of violations = 1
[04/22 21:27:45     34s] #
[04/22 21:27:45     34s] #    By Layer and Type :
[04/22 21:27:45     34s] #	          Short   Totals
[04/22 21:27:45     34s] #	metal1        1        1
[04/22 21:27:45     34s] #	Totals        1        1
[04/22 21:27:45     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 699.97 (MB), peak = 699.97 (MB)
[04/22 21:27:45     34s] #start 6th optimization iteration ...
[04/22 21:27:45     34s] #   number of violations = 1
[04/22 21:27:45     34s] #
[04/22 21:27:45     34s] #    By Layer and Type :
[04/22 21:27:45     34s] #	          Short   Totals
[04/22 21:27:45     34s] #	metal1        1        1
[04/22 21:27:45     34s] #	Totals        1        1
[04/22 21:27:45     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 700.08 (MB), peak = 700.08 (MB)
[04/22 21:27:45     34s] #start 7th optimization iteration ...
[04/22 21:27:45     34s] #   number of violations = 1
[04/22 21:27:45     34s] #
[04/22 21:27:45     34s] #    By Layer and Type :
[04/22 21:27:45     34s] #	          Short   Totals
[04/22 21:27:45     34s] #	metal1        1        1
[04/22 21:27:45     34s] #	Totals        1        1
[04/22 21:27:45     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 700.08 (MB), peak = 700.08 (MB)
[04/22 21:27:45     34s] #start 8th optimization iteration ...
[04/22 21:27:45     34s] #   number of violations = 1
[04/22 21:27:45     34s] #
[04/22 21:27:45     34s] #    By Layer and Type :
[04/22 21:27:45     34s] #	          Short   Totals
[04/22 21:27:45     34s] #	metal1        1        1
[04/22 21:27:45     34s] #	Totals        1        1
[04/22 21:27:45     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 700.08 (MB), peak = 700.08 (MB)
[04/22 21:27:45     34s] #start 9th optimization iteration ...
[04/22 21:27:45     34s] #   number of violations = 1
[04/22 21:27:45     34s] #
[04/22 21:27:45     34s] #    By Layer and Type :
[04/22 21:27:45     34s] #	          Short   Totals
[04/22 21:27:45     34s] #	metal1        1        1
[04/22 21:27:45     34s] #	Totals        1        1
[04/22 21:27:45     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 700.08 (MB), peak = 700.08 (MB)
[04/22 21:27:45     34s] #start 10th optimization iteration ...
[04/22 21:27:45     34s] #   number of violations = 1
[04/22 21:27:45     34s] #
[04/22 21:27:45     34s] #    By Layer and Type :
[04/22 21:27:45     34s] #	          Short   Totals
[04/22 21:27:45     34s] #	metal1        1        1
[04/22 21:27:45     34s] #	Totals        1        1
[04/22 21:27:45     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 700.08 (MB), peak = 700.08 (MB)
[04/22 21:27:45     34s] #start 11th optimization iteration ...
[04/22 21:27:45     34s] #   number of violations = 1
[04/22 21:27:45     34s] #
[04/22 21:27:45     34s] #    By Layer and Type :
[04/22 21:27:45     34s] #	          Short   Totals
[04/22 21:27:45     34s] #	metal1        1        1
[04/22 21:27:45     34s] #	Totals        1        1
[04/22 21:27:45     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 700.09 (MB), peak = 700.09 (MB)
[04/22 21:27:45     34s] #start 12th optimization iteration ...
[04/22 21:27:46     34s] #   number of violations = 1
[04/22 21:27:46     34s] #
[04/22 21:27:46     34s] #    By Layer and Type :
[04/22 21:27:46     34s] #	         MetSpc   Totals
[04/22 21:27:46     34s] #	metal1        1        1
[04/22 21:27:46     34s] #	Totals        1        1
[04/22 21:27:46     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 700.09 (MB), peak = 700.09 (MB)
[04/22 21:27:46     34s] #Complete Detail Routing.
[04/22 21:27:46     34s] #Total wire length = 19595 um.
[04/22 21:27:46     34s] #Total half perimeter of net bounding box = 18108 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal1 = 425 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal2 = 6974 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal3 = 8302 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal4 = 3404 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal5 = 491 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal6 = 0 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal7 = 0 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal8 = 0 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal9 = 0 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal10 = 0 um.
[04/22 21:27:46     34s] #Total number of vias = 9025
[04/22 21:27:46     34s] #Up-Via Summary (total 9025):
[04/22 21:27:46     34s] #           
[04/22 21:27:46     34s] #-----------------------
[04/22 21:27:46     34s] # metal1           4320
[04/22 21:27:46     34s] # metal2           3628
[04/22 21:27:46     34s] # metal3            982
[04/22 21:27:46     34s] # metal4             95
[04/22 21:27:46     34s] #-----------------------
[04/22 21:27:46     34s] #                  9025 
[04/22 21:27:46     34s] #
[04/22 21:27:46     34s] #Total number of DRC violations = 1
[04/22 21:27:46     34s] #Total number of overlapping instance violations = 1
[04/22 21:27:46     34s] #Total number of violations on LAYER metal1 = 1
[04/22 21:27:46     34s] #Total number of violations on LAYER metal2 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal3 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal4 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal5 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal6 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal7 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal8 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal9 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal10 = 0
[04/22 21:27:46     34s] ### route signature (37) = 2139304623
[04/22 21:27:46     34s] ### violation signature (36) = 1605137092
[04/22 21:27:46     34s] #Cpu time = 00:00:16
[04/22 21:27:46     34s] #Elapsed time = 00:00:16
[04/22 21:27:46     34s] #Increased memory = 6.19 (MB)
[04/22 21:27:46     34s] #Total memory = 574.66 (MB)
[04/22 21:27:46     34s] #Peak memory = 700.09 (MB)
[04/22 21:27:46     34s] #
[04/22 21:27:46     34s] #Start Post Routing Optimization.
[04/22 21:27:46     34s] #start 1st post routing optimization iteration ...
[04/22 21:27:46     34s] #    number of DRC violations = 1
[04/22 21:27:46     34s] #
[04/22 21:27:46     34s] #    By Layer and Type :
[04/22 21:27:46     34s] #	         MetSpc   Totals
[04/22 21:27:46     34s] #	metal1        1        1
[04/22 21:27:46     34s] #	Totals        1        1
[04/22 21:27:46     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 575.49 (MB), peak = 700.09 (MB)
[04/22 21:27:46     34s] #Complete Post Routing Optimization.
[04/22 21:27:46     34s] #Cpu time = 00:00:00
[04/22 21:27:46     34s] #Elapsed time = 00:00:00
[04/22 21:27:46     34s] #Increased memory = 0.83 (MB)
[04/22 21:27:46     34s] #Total memory = 575.49 (MB)
[04/22 21:27:46     34s] #Peak memory = 700.09 (MB)
[04/22 21:27:46     34s] #Total wire length = 19595 um.
[04/22 21:27:46     34s] #Total half perimeter of net bounding box = 18108 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal1 = 425 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal2 = 6974 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal3 = 8302 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal4 = 3404 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal5 = 491 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal6 = 0 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal7 = 0 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal8 = 0 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal9 = 0 um.
[04/22 21:27:46     34s] #Total wire length on LAYER metal10 = 0 um.
[04/22 21:27:46     34s] #Total number of vias = 9025
[04/22 21:27:46     34s] #Up-Via Summary (total 9025):
[04/22 21:27:46     34s] #           
[04/22 21:27:46     34s] #-----------------------
[04/22 21:27:46     34s] # metal1           4320
[04/22 21:27:46     34s] # metal2           3628
[04/22 21:27:46     34s] # metal3            982
[04/22 21:27:46     34s] # metal4             95
[04/22 21:27:46     34s] #-----------------------
[04/22 21:27:46     34s] #                  9025 
[04/22 21:27:46     34s] #
[04/22 21:27:46     34s] #Total number of DRC violations = 1
[04/22 21:27:46     34s] #Total number of overlapping instance violations = 1
[04/22 21:27:46     34s] #Total number of violations on LAYER metal1 = 1
[04/22 21:27:46     34s] #Total number of violations on LAYER metal2 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal3 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal4 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal5 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal6 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal7 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal8 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal9 = 0
[04/22 21:27:46     34s] #Total number of violations on LAYER metal10 = 0
[04/22 21:27:46     34s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[04/22 21:27:46     34s] #
[04/22 21:27:46     34s] #Start Post Route wire spreading..
[04/22 21:27:46     34s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[04/22 21:27:46     34s] #
[04/22 21:27:46     34s] #Start DRC checking..
[04/22 21:27:46     35s] #   number of violations = 1
[04/22 21:27:46     35s] #
[04/22 21:27:46     35s] #    By Layer and Type :
[04/22 21:27:46     35s] #	         MetSpc   Totals
[04/22 21:27:46     35s] #	metal1        1        1
[04/22 21:27:46     35s] #	Totals        1        1
[04/22 21:27:46     35s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 626.87 (MB), peak = 700.09 (MB)
[04/22 21:27:46     35s] #CELL_VIEW PresentEnc,init has 1 DRC violations
[04/22 21:27:46     35s] #Total number of DRC violations = 1
[04/22 21:27:46     35s] #Total number of overlapping instance violations = 1
[04/22 21:27:46     35s] #Total number of violations on LAYER metal1 = 1
[04/22 21:27:46     35s] #Total number of violations on LAYER metal2 = 0
[04/22 21:27:46     35s] #Total number of violations on LAYER metal3 = 0
[04/22 21:27:46     35s] #Total number of violations on LAYER metal4 = 0
[04/22 21:27:46     35s] #Total number of violations on LAYER metal5 = 0
[04/22 21:27:46     35s] #Total number of violations on LAYER metal6 = 0
[04/22 21:27:46     35s] #Total number of violations on LAYER metal7 = 0
[04/22 21:27:46     35s] #Total number of violations on LAYER metal8 = 0
[04/22 21:27:46     35s] #Total number of violations on LAYER metal9 = 0
[04/22 21:27:46     35s] #Total number of violations on LAYER metal10 = 0
[04/22 21:27:46     35s] ### route signature (48) = 1730674894
[04/22 21:27:46     35s] ### violation signature (47) = 1605137092
[04/22 21:27:46     35s] #
[04/22 21:27:46     35s] #Start data preparation for wire spreading...
[04/22 21:27:46     35s] #
[04/22 21:27:46     35s] #Data preparation is done on Wed Apr 22 21:27:46 2020
[04/22 21:27:46     35s] #
[04/22 21:27:46     35s] #
[04/22 21:27:46     35s] #Start Post Route Wire Spread.
[04/22 21:27:47     35s] #Done with 622 horizontal wires in 1 hboxes and 524 vertical wires in 1 hboxes.
[04/22 21:27:47     35s] #Complete Post Route Wire Spread.
[04/22 21:27:47     35s] #
[04/22 21:27:47     35s] #Total wire length = 19936 um.
[04/22 21:27:47     35s] #Total half perimeter of net bounding box = 18108 um.
[04/22 21:27:47     35s] #Total wire length on LAYER metal1 = 425 um.
[04/22 21:27:47     35s] #Total wire length on LAYER metal2 = 7062 um.
[04/22 21:27:47     35s] #Total wire length on LAYER metal3 = 8480 um.
[04/22 21:27:47     35s] #Total wire length on LAYER metal4 = 3475 um.
[04/22 21:27:47     35s] #Total wire length on LAYER metal5 = 494 um.
[04/22 21:27:47     35s] #Total wire length on LAYER metal6 = 0 um.
[04/22 21:27:47     35s] #Total wire length on LAYER metal7 = 0 um.
[04/22 21:27:47     35s] #Total wire length on LAYER metal8 = 0 um.
[04/22 21:27:47     35s] #Total wire length on LAYER metal9 = 0 um.
[04/22 21:27:47     35s] #Total wire length on LAYER metal10 = 0 um.
[04/22 21:27:47     35s] #Total number of vias = 9025
[04/22 21:27:47     35s] #Up-Via Summary (total 9025):
[04/22 21:27:47     35s] #           
[04/22 21:27:47     35s] #-----------------------
[04/22 21:27:47     35s] # metal1           4320
[04/22 21:27:47     35s] # metal2           3628
[04/22 21:27:47     35s] # metal3            982
[04/22 21:27:47     35s] # metal4             95
[04/22 21:27:47     35s] #-----------------------
[04/22 21:27:47     35s] #                  9025 
[04/22 21:27:47     35s] #
[04/22 21:27:47     35s] ### route signature (51) = 1697442714
[04/22 21:27:47     35s] ### violation signature (50) = 1605137092
[04/22 21:27:47     35s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[04/22 21:27:47     35s] #
[04/22 21:27:47     35s] #Start DRC checking..
[04/22 21:27:47     36s] #   number of violations = 1
[04/22 21:27:47     36s] #
[04/22 21:27:47     36s] #    By Layer and Type :
[04/22 21:27:47     36s] #	         MetSpc   Totals
[04/22 21:27:47     36s] #	metal1        1        1
[04/22 21:27:47     36s] #	Totals        1        1
[04/22 21:27:47     36s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 622.87 (MB), peak = 700.09 (MB)
[04/22 21:27:47     36s] #CELL_VIEW PresentEnc,init has 1 DRC violations
[04/22 21:27:47     36s] #Total number of DRC violations = 1
[04/22 21:27:47     36s] #Total number of overlapping instance violations = 1
[04/22 21:27:47     36s] #Total number of violations on LAYER metal1 = 1
[04/22 21:27:47     36s] #Total number of violations on LAYER metal2 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal3 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal4 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal5 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal6 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal7 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal8 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal9 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal10 = 0
[04/22 21:27:47     36s] ### route signature (56) = 1271840429
[04/22 21:27:47     36s] ### violation signature (55) = 1605137092
[04/22 21:27:47     36s] #   number of violations = 1
[04/22 21:27:47     36s] #
[04/22 21:27:47     36s] #    By Layer and Type :
[04/22 21:27:47     36s] #	         MetSpc   Totals
[04/22 21:27:47     36s] #	metal1        1        1
[04/22 21:27:47     36s] #	Totals        1        1
[04/22 21:27:47     36s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 573.76 (MB), peak = 700.09 (MB)
[04/22 21:27:47     36s] #CELL_VIEW PresentEnc,init has 1 DRC violations
[04/22 21:27:47     36s] #Total number of DRC violations = 1
[04/22 21:27:47     36s] #Total number of overlapping instance violations = 1
[04/22 21:27:47     36s] #Total number of violations on LAYER metal1 = 1
[04/22 21:27:47     36s] #Total number of violations on LAYER metal2 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal3 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal4 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal5 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal6 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal7 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal8 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal9 = 0
[04/22 21:27:47     36s] #Total number of violations on LAYER metal10 = 0
[04/22 21:27:47     36s] #Post Route wire spread is done.
[04/22 21:27:47     36s] #Total wire length = 19936 um.
[04/22 21:27:47     36s] #Total half perimeter of net bounding box = 18108 um.
[04/22 21:27:47     36s] #Total wire length on LAYER metal1 = 425 um.
[04/22 21:27:47     36s] #Total wire length on LAYER metal2 = 7062 um.
[04/22 21:27:47     36s] #Total wire length on LAYER metal3 = 8480 um.
[04/22 21:27:47     36s] #Total wire length on LAYER metal4 = 3475 um.
[04/22 21:27:47     36s] #Total wire length on LAYER metal5 = 494 um.
[04/22 21:27:47     36s] #Total wire length on LAYER metal6 = 0 um.
[04/22 21:27:47     36s] #Total wire length on LAYER metal7 = 0 um.
[04/22 21:27:47     36s] #Total wire length on LAYER metal8 = 0 um.
[04/22 21:27:47     36s] #Total wire length on LAYER metal9 = 0 um.
[04/22 21:27:47     36s] #Total wire length on LAYER metal10 = 0 um.
[04/22 21:27:47     36s] #Total number of vias = 9025
[04/22 21:27:47     36s] #Up-Via Summary (total 9025):
[04/22 21:27:47     36s] #           
[04/22 21:27:47     36s] #-----------------------
[04/22 21:27:47     36s] # metal1           4320
[04/22 21:27:47     36s] # metal2           3628
[04/22 21:27:47     36s] # metal3            982
[04/22 21:27:47     36s] # metal4             95
[04/22 21:27:47     36s] #-----------------------
[04/22 21:27:47     36s] #                  9025 
[04/22 21:27:47     36s] #
[04/22 21:27:47     36s] ### route signature (58) = 1271840429
[04/22 21:27:47     36s] ### violation signature (57) = 1605137092
[04/22 21:27:47     36s] #detailRoute Statistics:
[04/22 21:27:47     36s] #Cpu time = 00:00:18
[04/22 21:27:47     36s] #Elapsed time = 00:00:18
[04/22 21:27:47     36s] #Increased memory = 3.17 (MB)
[04/22 21:27:47     36s] #Total memory = 571.64 (MB)
[04/22 21:27:47     36s] #Peak memory = 700.09 (MB)
[04/22 21:27:47     36s] ### export route signature (59) = 1271840429
[04/22 21:27:47     36s] ### export violation signature (58) = 1605137092
[04/22 21:27:47     36s] #
[04/22 21:27:47     36s] #globalDetailRoute statistics:
[04/22 21:27:47     36s] #Cpu time = 00:00:20
[04/22 21:27:47     36s] #Elapsed time = 00:00:20
[04/22 21:27:47     36s] #Increased memory = 35.37 (MB)
[04/22 21:27:47     36s] #Total memory = 581.41 (MB)
[04/22 21:27:47     36s] #Peak memory = 700.09 (MB)
[04/22 21:27:47     36s] #Number of warnings = 83
[04/22 21:27:47     36s] #Total number of warnings = 85
[04/22 21:27:47     36s] #Number of fails = 0
[04/22 21:27:47     36s] #Total number of fails = 0
[04/22 21:27:47     36s] #Complete globalDetailRoute on Wed Apr 22 21:27:47 2020
[04/22 21:27:47     36s] #
[04/22 21:27:47     36s] % End globalDetailRoute (date=04/22 21:27:47, total cpu=0:00:19.8, real=0:00:19.0, peak res=700.1M, current mem=700.1M)
[04/22 21:27:47     36s] #routeDesign: cpu time = 00:00:20, elapsed time = 00:00:20, memory = 581.45 (MB), peak = 700.09 (MB)
[04/22 21:27:47     36s] 
[04/22 21:27:47     36s] *** Summary of all messages that are not suppressed in this session:
[04/22 21:27:47     36s] Severity  ID               Count  Summary                                  
[04/22 21:27:47     36s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[04/22 21:27:47     36s] WARNING   IMPEXT-2882          8  Unable to find the resistance for via '%...
[04/22 21:27:47     36s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/22 21:27:47     36s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/22 21:27:47     36s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/22 21:27:47     36s] WARNING   IMPESI-3014         54  The RC network is incomplete for net %s....
[04/22 21:27:47     36s] *** Message Summary: 66 warning(s), 0 error(s)
[04/22 21:27:47     36s] 
[04/22 21:27:47     36s] ### 
[04/22 21:27:47     36s] ###   Scalability Statistics
[04/22 21:27:47     36s] ### 
[04/22 21:27:47     36s] ### --------------------------------+----------------+----------------+----------------+
[04/22 21:27:47     36s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/22 21:27:47     36s] ### --------------------------------+----------------+----------------+----------------+
[04/22 21:27:47     36s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/22 21:27:47     36s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/22 21:27:47     36s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[04/22 21:27:47     36s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/22 21:27:47     36s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/22 21:27:47     36s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/22 21:27:47     36s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/22 21:27:47     36s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/22 21:27:47     36s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/22 21:27:47     36s] ###   Detail Routing                |        00:00:16|        00:00:16|             1.0|
[04/22 21:27:47     36s] ###   Entire Command                |        00:00:20|        00:00:20|             1.0|
[04/22 21:27:47     36s] ### --------------------------------+----------------+----------------+----------------+
[04/22 21:27:47     36s] ### 
[04/22 21:27:47     36s] #% End routeDesign (date=04/22 21:27:47, total cpu=0:00:19.9, real=0:00:19.0, peak res=700.1M, current mem=581.4M)
[04/22 21:27:47     36s] <CMD> assignPtnPin
[04/22 21:27:48     36s] #% Begin assignPtnPin (date=04/22 21:27:47, mem=581.4M)
[04/22 21:27:48     36s] Starting pin assignment...
[04/22 21:27:48     36s] The design is trial routed. Using routing cross-point as seed point for pin assignment.
[04/22 21:27:48     36s] 
[04/22 21:27:48     36s] There are 159 ptnToPtn 2-pin nets in the design.
[04/22 21:27:48     36s] There are 159 non-neighbor ptnToPtn 2-pin nets.
[04/22 21:27:48     36s] 
[04/22 21:27:48     36s] There are 281 topToPtn 2-pin nets in the design.
[04/22 21:27:48     36s] There are 122 unaligned topToPtn 2-pin nets.
[04/22 21:27:48     36s] There are 15 layer mismatch topToPtn 2-pin nets.
[04/22 21:27:48     36s] There are 144 non-neighbor topToPtn 2-pin nets.
[04/22 21:27:48     36s] 
[04/22 21:27:48     36s] There are 440 total 2-pin nets in the design.
[04/22 21:27:48     36s] There are 122 unaligned total 2-pin nets.
[04/22 21:27:48     36s] There are 15 layer mismatch total 2-pin nets.
[04/22 21:27:48     36s] There are 303 non-neighbor total 2-pin nets.
[04/22 21:27:48     36s] 
[04/22 21:27:48     36s] Completed pin assignment.
[04/22 21:27:48     36s] #% End assignPtnPin (date=04/22 21:27:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=587.8M, current mem=587.8M)
[04/22 21:27:48     36s] <CMD> set_global report_timing_format {adjustment annotation aocv_derate arc arrival cell delay direction edge fanin fanout hpin incr_delay instance instance_location load net phase pin pin_load  pin_location  power_domain required retime_delay retime_incr_delay retime_slew slew stage_count stolen timing_point total_derate user_derate voltage when_cond wire_load}
[04/22 21:27:48     36s] <CMD> setBudgetingMode -reportOrModifyBudget true
[04/22 21:27:48     36s] <CMD> deriveTimingBudget -justify -ptn Reg_width64
[04/22 21:27:48     36s] #% Begin deriveTimingBudget (date=04/22 21:27:48, mem=587.8M)
[04/22 21:27:48     36s] This command "deriveTimingBudget -justify -ptn Reg_width64" required an extra checkout of license invs_hier.
[04/22 21:27:48     36s] Additional license(s) checked out: 1 'Innovus_Hier_Opt' license(s)
[04/22 21:27:48     36s] ..Deriving timing budget for partitioned modules
[04/22 21:27:48     36s] *** Derive timing budget will use the CTE timing engine ***
[04/22 21:27:48     36s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_budgeting_mode' has become obsolete. It will be removed in the next release.
[04/22 21:27:48     36s] Budgets will be derived for the MMMC views 
[04/22 21:27:48     36s] 
[04/22 21:27:48     36s] ::Rda_CDTV::setCDTVMode -keepInstInSdc
[04/22 21:27:48     36s] ::Rda_CDTV::setCDTVMode -traceConstantRoot
[04/22 21:27:48     36s] ::Rda_CDTV::setCDTVMode -reduceUnusedConstant
[04/22 21:27:48     36s] ::Rda_CDTV::setCDTVMode -noReduceFalsePath
[04/22 21:27:48     36s] 
[04/22 21:27:48     36s] *Info: Begin of createActiveLogicView (mem=862.335938M)
[04/22 21:27:48     36s] *Info: CDTV Extra options: 
[04/22 21:27:48     36s] *Info: Creating Block Interface Virtual Partition.
[04/22 21:27:48     36s] **WARN: (IMPILM-349):	setIlmMode -keepAsync false conflicts with setAnalysisMode -asyncChecks async setting. setIlmMode -keepAsync false will be used in the ILM flow.
[04/22 21:27:48     36s] Type 'man IMPILM-349' for more detail.
[04/22 21:27:48     36s] *Info: Using CTE mode ...
[04/22 21:27:48     36s] *** Constant Propagation Marking in Setup Analysis Mode Begin (mem=863.3M) ***
[04/22 21:27:48     36s] *** Found 151 constant pins (0:00:00.0) ***
[04/22 21:27:48     36s] *** Constant Propagation Marking End (cpu=0:00:00.0 mem=868.1M) ***
[04/22 21:27:48     36s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=868.1M) ***
[04/22 21:27:48     36s] *** Non CTE Mark Clock Nets Begin (mem=868.1M) ***
[04/22 21:27:48     36s] *** Non CTE Mark Clock Nets End (cpu=0:00:00.0 mem=868.1M) ***
[04/22 21:27:48     36s] Deriving Virtual Partition of (PresentEnc) using constraint mode present_enc_cm ...
[04/22 21:27:48     36s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=868.1M) ***
[04/22 21:27:48     37s] *** Marking     9/1432 (0%) insts as TAIgnored.
[04/22 21:27:48     37s] *** Marking     9/1579 (0%) nets as TAIgnored.
[04/22 21:27:48     37s] *** Commit Timing View Marking (cpu=0:00:00.1, mem=860.9M) ***
[04/22 21:27:48     37s] -----------------------------------------------------------------------------------
[04/22 21:27:48     37s] 	Create Active Logic View Summary
[04/22 21:27:48     37s] -----------------------------------------------------------------------------------
[04/22 21:27:48     37s] Reduced Instances         Reduced Registers 
[04/22 21:27:48     37s] -----------------------------------------------------------------------------------
[04/22 21:27:48     37s] 9/1432 (0%)		0/151 (0%)
[04/22 21:27:48     37s] -----------------------------------------------------------------------------------
[04/22 21:27:48     37s] *** Build Timing Graph Begin (mem=740.093750M)
[04/22 21:27:48     37s] Current (total cpu=0:00:37.1, real=0:00:49.0, peak res=700.1M, current mem=571.4M)
[04/22 21:27:48     37s] *** Build Timing Graph End (cpu=0.15, mem=850.117188M)
[04/22 21:27:48     37s] Ending "createActiveLogicView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=587.8M, current mem=579.0M)
[04/22 21:27:48     37s] Starting setOptMode  -partitionList { Reg_width64} (mem=850.1M) 
[04/22 21:27:48     37s] Starting optVirtual -reset -skipRCInit (mem=850.1M) 
[04/22 21:27:48     37s] **WARN: (IMPOPT-576):	212 nets have unplaced terms. 
[04/22 21:27:48     37s] Type 'man IMPOPT-576' for more detail.
[04/22 21:27:48     37s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/22 21:27:48     37s] Core basic site is CoreSite
[04/22 21:27:48     37s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:48     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 21:27:48     37s] Mark StBox On SiteArr starts
[04/22 21:27:48     37s] Mark StBox On SiteArr ends
[04/22 21:27:48     37s] 
[04/22 21:27:48     37s] #spOpts: mergeVia=F 
[04/22 21:27:48     37s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:48     37s] 
[04/22 21:27:48     37s] GigaOpt running with 1 threads.
[04/22 21:27:48     37s] Info: 1 threads available for lower-level modules during optimization.
[04/22 21:27:48     37s] #spOpts: mergeVia=F 
[04/22 21:27:48     37s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:48     37s] 
[04/22 21:27:48     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=850.1MB).
[04/22 21:27:48     37s] Creating Cell Server ...(0, 0, 0, 0)
[04/22 21:27:48     37s] Summary for sequential cells identification: 
[04/22 21:27:48     37s]   Identified SBFF number: 3
[04/22 21:27:48     37s]   Identified MBFF number: 0
[04/22 21:27:48     37s]   Identified SB Latch number: 0
[04/22 21:27:48     37s]   Identified MB Latch number: 0
[04/22 21:27:48     37s]   Not identified SBFF number: 0
[04/22 21:27:48     37s]   Not identified MBFF number: 0
[04/22 21:27:48     37s]   Not identified SB Latch number: 0
[04/22 21:27:48     37s]   Not identified MB Latch number: 0
[04/22 21:27:48     37s]   Number of sequential cells which are not FFs: 1
[04/22 21:27:48     37s] Creating Cell Server, finished. 
[04/22 21:27:48     37s] 
[04/22 21:27:48     37s] 
[04/22 21:27:48     37s] Creating Lib Analyzer ...
[04/22 21:27:48     37s]  Visiting view : present_enc_av
[04/22 21:27:48     37s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:27:48     37s]  Visiting view : present_enc_av
[04/22 21:27:48     37s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:27:48     37s]  Setting StdDelay to 46.10
[04/22 21:27:48     37s] Total number of usable buffers from Lib Analyzer: 2 ( BUFX2 BUFX4)
[04/22 21:27:48     37s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[04/22 21:27:48     37s] Total number of usable delay cells from Lib Analyzer: 3 ( CLKBUF1 CLKBUF2 CLKBUF3)
[04/22 21:27:48     37s] 
[04/22 21:27:48     37s] Creating Lib Analyzer, finished. 
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[60] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[57] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[56] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[53] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[52] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[50] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[49] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[48] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[46] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[45] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (IMPOPT-665):	plaintext[44] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:48     37s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:48     37s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[04/22 21:27:48     37s] To increase the message display limit, refer to the product command reference manual.
[04/22 21:27:48     37s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/22 21:27:48     37s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/22 21:27:48     37s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 585.0M, totSessionCpu=0:00:37 **
[04/22 21:27:48     37s] *** optDesign utilize ART technology is enabled.
[04/22 21:27:48     37s] setTrialRouteMode -honorActiveLogicView true
[04/22 21:27:48     37s] Added -handlePreroute to trialRouteMode
[04/22 21:27:48     37s] *** optDesign -preCTS ***
[04/22 21:27:48     37s] DRC Margin: user margin 0.0; extra margin 0.2
[04/22 21:27:48     37s] Setup Target Slack: user slack 0; extra slack 0.1
[04/22 21:27:48     37s] Hold Target Slack: user slack 0
[04/22 21:27:48     37s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/22 21:27:48     37s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/22 21:27:48     37s] Type 'man IMPOPT-3195' for more detail.
[04/22 21:27:48     37s] 
[04/22 21:27:48     37s] Multi-VT timing optimization disabled based on library information.
[04/22 21:27:48     37s] Deleting Cell Server ...
[04/22 21:27:48     37s] Deleting Lib Analyzer.
[04/22 21:27:48     37s] Creating Cell Server ...(0, 0, 0, 0)
[04/22 21:27:48     37s] Summary for sequential cells identification: 
[04/22 21:27:48     37s]   Identified SBFF number: 3
[04/22 21:27:48     37s]   Identified MBFF number: 0
[04/22 21:27:48     37s]   Identified SB Latch number: 0
[04/22 21:27:48     37s]   Identified MB Latch number: 0
[04/22 21:27:48     37s]   Not identified SBFF number: 0
[04/22 21:27:48     37s]   Not identified MBFF number: 0
[04/22 21:27:48     37s]   Not identified SB Latch number: 0
[04/22 21:27:48     37s]   Not identified MB Latch number: 0
[04/22 21:27:48     37s]   Number of sequential cells which are not FFs: 1
[04/22 21:27:48     37s] Creating Cell Server, finished. 
[04/22 21:27:48     37s] 
[04/22 21:27:48     37s]  Visiting view : present_enc_av
[04/22 21:27:48     37s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:27:48     37s]  Visiting view : present_enc_av
[04/22 21:27:48     37s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:27:48     37s]  Setting StdDelay to 46.10
[04/22 21:27:48     37s] Deleting Cell Server ...
[04/22 21:27:48     37s] Start to check current routing status for nets...
[04/22 21:27:48     37s] All nets are already routed correctly.
[04/22 21:27:48     37s] End to check current routing status for nets (mem=856.1M)
[04/22 21:27:48     37s] Extraction called for design 'PresentEnc' of instances=1432 and nets=1790 using extraction engine 'preRoute' .
[04/22 21:27:48     37s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/22 21:27:48     37s] Type 'man IMPEXT-3530' for more detail.
[04/22 21:27:48     37s] PreRoute RC Extraction called for design PresentEnc.
[04/22 21:27:48     37s] RC Extraction called in multi-corner(1) mode.
[04/22 21:27:48     37s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/22 21:27:48     37s] Type 'man IMPEXT-6197' for more detail.
[04/22 21:27:48     37s] RCMode: PreRoute
[04/22 21:27:48     37s]       RC Corner Indexes            0   
[04/22 21:27:48     37s] Capacitance Scaling Factor   : 1.00000 
[04/22 21:27:48     37s] Resistance Scaling Factor    : 1.00000 
[04/22 21:27:48     37s] Clock Cap. Scaling Factor    : 1.00000 
[04/22 21:27:48     37s] Clock Res. Scaling Factor    : 1.00000 
[04/22 21:27:48     37s] Shrink Factor                : 1.00000
[04/22 21:27:48     37s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/22 21:27:48     37s] Updating RC grid for preRoute extraction ...
[04/22 21:27:48     37s] Initializing multi-corner resistance tables ...
[04/22 21:27:48     37s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 856.133M)
[04/22 21:27:48     37s] 
[04/22 21:27:48     37s] #################################################################################
[04/22 21:27:48     37s] # Design Stage: PostRoute
[04/22 21:27:48     37s] # Design Name: PresentEnc
[04/22 21:27:48     37s] # Design Mode: 90nm
[04/22 21:27:48     37s] # Analysis Mode: MMMC Non-OCV 
[04/22 21:27:48     37s] # Parasitics Mode: No SPEF/RCDB
[04/22 21:27:48     37s] # Signoff Settings: SI Off 
[04/22 21:27:48     37s] #################################################################################
[04/22 21:27:48     37s] AAE_INFO: 1 threads acquired from CTE.
[04/22 21:27:48     37s] Calculate delays in Single mode...
[04/22 21:27:48     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 865.1M, InitMEM = 865.1M)
[04/22 21:27:48     37s] Start delay calculation (fullDC) (1 T). (MEM=865.125)
[04/22 21:27:48     37s] End AAE Lib Interpolated Model. (MEM=881.258 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:27:49     38s] Total number of fetched objects 1570
[04/22 21:27:49     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:27:49     38s] End delay calculation. (MEM=948.488 CPU=0:00:00.6 REAL=0:00:00.0)
[04/22 21:27:49     38s] End delay calculation (fullDC). (MEM=948.488 CPU=0:00:00.8 REAL=0:00:01.0)
[04/22 21:27:49     38s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 948.5M) ***
[04/22 21:27:49     38s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:38.3 mem=948.5M)
[04/22 21:27:49     38s] 
------------------------------------------------------------
     Initial Summary(with ART technology)                             
------------------------------------------------------------

Setup views included:
 present_enc_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.012  |
|           TNS (ns):|-710.156 |
|    Violating Paths:|   151   |
|          All Paths:|   302   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.549   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.189%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 613.8M, totSessionCpu=0:00:38 **
[04/22 21:27:49     38s] ** INFO : this run is activating optVirtual flow
[04/22 21:27:49     38s] PhyDesignGrid: maxLocalDensity 0.98
[04/22 21:27:49     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.3 mem=893.3M
[04/22 21:27:49     38s] #spOpts: mergeVia=F 
[04/22 21:27:49     38s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:49     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=893.3MB).
[04/22 21:27:49     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.3 mem=893.3M
[04/22 21:27:49     38s] PhyDesignGrid: maxLocalDensity 0.98
[04/22 21:27:49     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.3 mem=893.3M
[04/22 21:27:49     38s] #spOpts: mergeVia=F 
[04/22 21:27:49     38s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:49     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=893.3MB).
[04/22 21:27:49     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.3 mem=893.3M
[04/22 21:27:49     38s] *** Starting optimizing excluded clock nets MEM= 893.3M) ***
[04/22 21:27:49     38s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 893.3M) ***
[04/22 21:27:49     38s] Begin: GigaOpt high fanout net optimization
[04/22 21:27:49     38s] Info: 9 don't touch nets, 0 undriven net  excluded from IPO operation.
[04/22 21:27:49     38s] Info: 1 clock net  excluded from IPO operation.
[04/22 21:27:49     38s] PhyDesignGrid: maxLocalDensity 0.98
[04/22 21:27:49     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.4 mem=902.3M
[04/22 21:27:49     38s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:49     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=902.3MB).
[04/22 21:27:49     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.4 mem=902.3M
[04/22 21:27:49     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.4 mem=902.3M
[04/22 21:27:49     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.5 mem=902.3M
[04/22 21:27:49     38s] 
[04/22 21:27:49     38s] Footprint cell infomation for calculating maxBufDist
[04/22 21:27:49     38s] *info: There are 2 candidate Buffer cells
[04/22 21:27:49     38s] *info: There are 4 candidate Inverter cells
[04/22 21:27:49     38s] 
[04/22 21:27:50     38s] 
[04/22 21:27:50     38s] Creating Lib Analyzer ...
[04/22 21:27:50     38s] Total number of usable buffers from Lib Analyzer: 2 ( BUFX2 BUFX4)
[04/22 21:27:50     38s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[04/22 21:27:50     38s] Total number of usable delay cells from Lib Analyzer: 3 ( CLKBUF1 CLKBUF2 CLKBUF3)
[04/22 21:27:50     38s] 
[04/22 21:27:50     38s] Creating Lib Analyzer, finished. 
[04/22 21:27:50     38s] 
[04/22 21:27:50     38s] #optDebug: {2, 0.758, 0.8500} {3, 0.507, 0.8488} {4, 0.507, 0.8488} {5, 0.382, 0.6924} {6, 0.132, 0.4325} {7, 0.132, 0.4325} {8, 0.044, 0.3559} {9, 0.044, 0.3559} {10, 0.022, 0.3377} 
[04/22 21:27:50     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.9 mem=1061.6M
[04/22 21:27:50     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.9 mem=1061.6M
[04/22 21:27:50     39s] End: GigaOpt high fanout net optimization
[04/22 21:27:50     39s] Begin: GigaOpt DRV Optimization
[04/22 21:27:50     39s] Info: 9 don't touch nets, 0 undriven net  excluded from IPO operation.
[04/22 21:27:50     39s] Info: 1 clock net  excluded from IPO operation.
[04/22 21:27:50     39s] PhyDesignGrid: maxLocalDensity 3.00
[04/22 21:27:50     39s] ### Creating PhyDesignMc. totSessionCpu=0:00:39.3 mem=1099.8M
[04/22 21:27:50     39s] #spOpts: mergeVia=F 
[04/22 21:27:50     39s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:50     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1099.8MB).
[04/22 21:27:50     39s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:39.3 mem=1099.8M
[04/22 21:27:50     39s] 
[04/22 21:27:50     39s] #optDebug: {2, 0.758, 0.8500} {3, 0.507, 0.8488} {4, 0.507, 0.8488} {5, 0.382, 0.6924} {6, 0.132, 0.4325} {7, 0.132, 0.4325} {8, 0.044, 0.3559} {9, 0.044, 0.3559} {10, 0.022, 0.3377} 
[04/22 21:27:50     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.3 mem=1099.8M
[04/22 21:27:50     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.3 mem=1099.8M
[04/22 21:27:50     39s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:27:50     39s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/22 21:27:50     39s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:27:50     39s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/22 21:27:50     39s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:27:50     39s] Info: violation cost 6.419223 (cap = 6.419223, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/22 21:27:50     39s] |     0|     0|     0.00|     4|     4|    -0.60|     0|     0|     0|     0|    -5.01|  -710.15|       0|       0|       0|  86.19|          |         |
[04/22 21:27:50     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:50     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:50     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:50     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:50     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:50     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:50     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:50     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:51     39s] **WARN: (EMS-27):	Message (IMPOPT-3161) has exceeded the current message display limit of 20.
[04/22 21:27:51     39s] To increase the message display limit, refer to the product command reference manual.
[04/22 21:27:51     39s] Dumping Information for Job 0 **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
 
[04/22 21:27:51     39s] Dumping Information for Job 1 **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
 
[04/22 21:27:51     39s] Dumping Information for Job 2 **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
 
[04/22 21:27:51     39s] Dumping Information for Job 3 **WARN: (EMS-27):	Message (IMPOPT-3161) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
[04/22 21:27:51     40s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/22 21:27:51     40s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.60|  -182.56|       3|       0|       0|  86.30| 0:00:01.0|  1118.9M|
[04/22 21:27:51     40s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/22 21:27:51     40s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.60|  -182.56|       0|       0|       0|  86.30| 0:00:00.0|  1118.9M|
[04/22 21:27:51     40s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:27:51     40s] **** Begin NDR-Layer Usage Statistics ****
[04/22 21:27:51     40s] 0 Ndr or Layer constraints added by optimization 
[04/22 21:27:51     40s] **** End NDR-Layer Usage Statistics ****
[04/22 21:27:51     40s] 
[04/22 21:27:51     40s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1118.9M) ***
[04/22 21:27:51     40s] 
[04/22 21:27:51     40s] End: GigaOpt DRV Optimization
[04/22 21:27:51     40s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/22 21:27:51     40s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 708.2M, totSessionCpu=0:00:40 **
[04/22 21:27:51     40s] Deleting Lib Analyzer.
[04/22 21:27:51     40s] Begin: GigaOpt Global Optimization
[04/22 21:27:51     40s] *info: use new DP (enabled)
[04/22 21:27:51     40s] Info: 9 don't touch nets, 0 undriven net  excluded from IPO operation.
[04/22 21:27:51     40s] Info: 1 clock net  excluded from IPO operation.
[04/22 21:27:51     40s] PhyDesignGrid: maxLocalDensity 1.20
[04/22 21:27:51     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.0 mem=979.7M
[04/22 21:27:51     40s] #spOpts: mergeVia=F 
[04/22 21:27:51     40s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:51     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=979.7MB).
[04/22 21:27:51     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.0 mem=979.7M
[04/22 21:27:51     40s] 
[04/22 21:27:51     40s] Creating Lib Analyzer ...
[04/22 21:27:51     40s] Total number of usable buffers from Lib Analyzer: 2 ( BUFX2 BUFX4)
[04/22 21:27:51     40s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[04/22 21:27:51     40s] Total number of usable delay cells from Lib Analyzer: 3 ( CLKBUF1 CLKBUF2 CLKBUF3)
[04/22 21:27:51     40s] 
[04/22 21:27:51     40s] Creating Lib Analyzer, finished. 
[04/22 21:27:51     40s] 
[04/22 21:27:51     40s] #optDebug: {2, 0.758, 0.8500} {3, 0.507, 0.8500} {4, 0.507, 0.8500} {5, 0.382, 0.8500} {6, 0.132, 0.5406} {7, 0.132, 0.5406} {8, 0.044, 0.4448} {9, 0.044, 0.4448} {10, 0.022, 0.4222} 
[04/22 21:27:51     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.1 mem=979.7M
[04/22 21:27:51     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.1 mem=979.7M
[04/22 21:27:51     40s] *info: 9 don't touch nets excluded
[04/22 21:27:51     40s] *info: 1 clock net excluded
[04/22 21:27:51     40s] *info: 211 no-driver nets excluded.
[04/22 21:27:52     40s] ** GigaOpt Global Opt WNS Slack -1.601  TNS Slack -182.563 
[04/22 21:27:52     40s] +--------+--------+----------+------------+--------+--------------+---------+-------------------------+
[04/22 21:27:52     40s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|        End Point        |
[04/22 21:27:52     40s] +--------+--------+----------+------------+--------+--------------+---------+-------------------------+
[04/22 21:27:52     40s] |  -1.601|-182.563|    86.30%|   0:00:00.0| 1129.3M|present_enc_av|  default| regText/reg_reg[24]/D   |
[04/22 21:27:52     41s] **WARN: (IMPOPT-664):	Net start cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[04/22 21:27:52     41s] Dumping Information for Job 331 **WARN: (IMPOPT-664):	Net start cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
[04/22 21:27:52     41s] |  -0.139|  -0.258|    88.36%|   0:00:00.0| 1136.0M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:27:52     41s] |  -0.101|  -0.176|    88.39%|   0:00:00.0| 1137.8M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:27:52     41s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1137.8M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:27:52     41s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1137.8M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:27:52     41s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1137.8M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:27:52     41s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1137.8M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:27:52     41s] +--------+--------+----------+------------+--------+--------------+---------+-------------------------+
[04/22 21:27:52     41s] 
[04/22 21:27:52     41s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1137.8M) ***
[04/22 21:27:52     41s] 
[04/22 21:27:52     41s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1137.8M) ***
[04/22 21:27:52     41s] **** Begin NDR-Layer Usage Statistics ****
[04/22 21:27:52     41s] 0 Ndr or Layer constraints added by optimization 
[04/22 21:27:52     41s] **** End NDR-Layer Usage Statistics ****
[04/22 21:27:52     41s] ** GigaOpt Global Opt End WNS Slack -0.082  TNS Slack -0.157 
[04/22 21:27:52     41s] End: GigaOpt Global Optimization
[04/22 21:27:52     41s] 
[04/22 21:27:52     41s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:07.0 real=0:00:07.0)
[04/22 21:27:52     41s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[04/22 21:27:52     41s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/22 21:27:52     41s] Type 'man IMPOPT-3195' for more detail.
[04/22 21:27:52     41s] *** Finished optDesign ***
[04/22 21:27:52     41s] Info: pop threads available for lower-level modules during optimization.
[04/22 21:27:52     41s] Deleting Lib Analyzer.
[04/22 21:27:53     41s] 29 instances only resized, 64 buffers added on 15 nets (with 2 drivers resized)
[04/22 21:27:53     41s] 
[04/22 21:27:53     41s] 
[04/22 21:27:53     41s] **WARN: (IMPTCM-70):	Option "-effort low" for command setOptMode is obsolete and has been replaced by "setDesignMode -flowEffort express". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "setDesignMode -flowEffort express".
[04/22 21:27:53     41s] *** Finished with optVirtual (cpu=0:00:04, real=0:00:05, mem=901.68M).
[04/22 21:27:53     41s] Deriving budgets for Setup view present_enc_av
[04/22 21:27:53     41s] Phase 1 timing budget data preparation (Setup)
[04/22 21:27:53     41s] Ptn Name Reg_width64
[04/22 21:27:53     41s] *** Completed the optVirtual stage - (cpu=0:00:00.0, real=0:00:00.0 mem=902.7M) ***
[04/22 21:27:53     41s] Phase 2 timing budget data preparation (setup) (mem=902.746M)
[04/22 21:27:53     41s] Budgeter Threads available : 1
[04/22 21:27:53     41s] Completed Phase 2 timing budget data preparation (setup) (cpu=0:00:00.1 mem=902.746M)
[04/22 21:27:53     41s] Phase 3 timing budget data preparation (setup) (mem=902.746M)
[04/22 21:27:53     41s] Processing clock for object Reg_width64 (mem=902.746M).....
[04/22 21:27:53     41s] Completed processing clock for object Reg_width64 (cpu=0:00:00.0 mem=902.746M).....
[04/22 21:27:53     41s] Processing inputs(SDC) for object Reg_width64 (mem=902.746M)...
[04/22 21:27:53     41s] Completed processing inputs(SDC) for object Reg_width64 (cpu=0:00:00.0 mem=902.746M)...
[04/22 21:27:53     41s] Processing outputs(SDC) for object Reg_width64 (mem=902.746M)...
[04/22 21:27:53     41s] Completed processing outputs(SDC) for object Reg_width64 (cpu=0:00:00.0 mem=902.746M)...
[04/22 21:27:53     41s] Processing inputs(lib) for object Reg_width64 (mem=902.746M)...
[04/22 21:27:53     41s] Completed processing inputs(lib) for object Reg_width64 (cpu=0:00:00.0 mem=902.746M)...
[04/22 21:27:53     41s] Processing outputs(lib) for object Reg_width64 (mem=902.746M)...
[04/22 21:27:53     41s] Completed processing outputs(lib) for object Reg_width64 (cpu=0:00:00.0 mem=902.746M)...
[04/22 21:27:53     41s] ***Completed processing of object Reg_width64 (cpu=0:00:00.0 mem=902.7M)***
[04/22 21:27:53     41s] *** Derive timing shell (cpu=0:00:00.1 mem=902.7M) ***
[04/22 21:27:53     41s] ***Completed processing PE (cpu=0:00:00.0 mem=902.746M)***
[04/22 21:27:53     41s] *** Justify budget for the object Reg_width64 ***
[04/22 21:27:54     41s] *** End justify budget for the object Reg_width64 (cpu=0:00:00.2 mem=904.8M) ***
[04/22 21:27:54     41s] Save timing shell in file /tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/.tbTempPushDownCstr_tQrIMP
[04/22 21:27:54     41s] ***Completed processing push down constraints (cpu=0:00:00.0 mem=904.746M)***
[04/22 21:27:54     41s] Completed derive budget for Setup view present_enc_av (cpu=0:00:00.3 mem=904.746M)
[04/22 21:27:54     42s] #################################################################################
[04/22 21:27:54     42s] # Design Stage: PostRoute
[04/22 21:27:54     42s] # Design Name: PresentEnc
[04/22 21:27:54     42s] # Design Mode: 90nm
[04/22 21:27:54     42s] # Analysis Mode: MMMC Non-OCV 
[04/22 21:27:54     42s] # Parasitics Mode: No SPEF/RCDB
[04/22 21:27:54     42s] # Signoff Settings: SI Off 
[04/22 21:27:54     42s] #################################################################################
[04/22 21:27:54     42s] AAE_INFO: 1 threads acquired from CTE.
[04/22 21:27:54     42s] Calculate delays in Single mode...
[04/22 21:27:54     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 888.6M, InitMEM = 888.6M)
[04/22 21:27:54     42s] Start delay calculation (fullDC) (1 T). (MEM=888.613)
[04/22 21:27:54     42s] End AAE Lib Interpolated Model. (MEM=904.746 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[44]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[42]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[40]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[39]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[37]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[36]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[35]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[34]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[33]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[32]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:54     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:27:55     42s] Total number of fetched objects 1570
[04/22 21:27:55     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:27:55     42s] End delay calculation. (MEM=971.52 CPU=0:00:00.6 REAL=0:00:01.0)
[04/22 21:27:55     42s] End delay calculation (fullDC). (MEM=971.52 CPU=0:00:00.8 REAL=0:00:01.0)
[04/22 21:27:55     42s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 971.5M) ***
[04/22 21:27:55     42s] 
[04/22 21:27:55     42s] Footprint cell infomation for RecomputeHighFanoutDelayEstimateForHold
[04/22 21:27:55     42s] 
[04/22 21:27:55     43s] *** Done with optVirtual - (cpu=0:00:00.4, real=0:00:00.0 mem=1126.2M) ***
[04/22 21:27:55     43s] Deriving budgets for Hold view present_enc_av
[04/22 21:27:55     43s] Phase 1 timing budget data preparation (Hold)
[04/22 21:27:55     43s] Ptn Name Reg_width64
[04/22 21:27:55     43s] *** Completed the optVirtual stage - (cpu=0:00:00.0, real=0:00:00.0 mem=1126.2M) ***
[04/22 21:27:55     43s] Phase 2 timing budget data preparation (hold) (mem=1126.207M)
[04/22 21:27:55     43s] Completed Phase 2 timing budget data preparation (hold) (cpu=0:00:00.1 mem=1126.207M)
[04/22 21:27:55     43s] Phase 3 timing budget data preparation (hold) (mem=1126.207M)
[04/22 21:27:55     43s] Processing clock for object Reg_width64 (mem=1126.207M).....
[04/22 21:27:55     43s] Completed processing clock for object Reg_width64 (cpu=0:00:00.0 mem=1126.207M).....
[04/22 21:27:55     43s] Processing inputs(SDC) for object Reg_width64 (mem=1126.207M)...
[04/22 21:27:55     43s] Completed processing inputs(SDC) for object Reg_width64 (cpu=0:00:00.0 mem=1126.207M)...
[04/22 21:27:55     43s] Processing outputs(SDC) for object Reg_width64 (mem=1126.207M)...
[04/22 21:27:55     43s] Completed processing outputs(SDC) for object Reg_width64 (cpu=0:00:00.0 mem=1126.207M)...
[04/22 21:27:55     43s] Processing inputs(lib) for object Reg_width64 (mem=1126.207M)...
[04/22 21:27:55     43s] Completed processing inputs(lib) for object Reg_width64 (cpu=0:00:00.0 mem=1126.207M)...
[04/22 21:27:55     43s] Processing outputs(lib) for object Reg_width64 (mem=1126.207M)...
[04/22 21:27:55     43s] Completed processing outputs(lib) for object Reg_width64 (cpu=0:00:00.0 mem=1126.207M)...
[04/22 21:27:55     43s] ***Completed processing of object Reg_width64 (cpu=0:00:00.0 mem=1126.2M)***
[04/22 21:27:55     43s] *** Derive timing shell (cpu=0:00:00.1 mem=1126.2M) ***
[04/22 21:27:55     43s] ***Completed processing PE (cpu=0:00:00.0 mem=1126.207M)***
[04/22 21:27:55     43s] *** Justify budget for the object Reg_width64 ***
[04/22 21:27:55     43s] *** End justify budget for the object Reg_width64 (cpu=0:00:00.2 mem=1126.2M) ***
[04/22 21:27:55     43s] Save timing shell in file /tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/.tbTempPushDownCstr_1Ef8Ae
[04/22 21:27:55     43s] ***Completed processing push down constraints (cpu=0:00:00.0 mem=1126.207M)***
[04/22 21:27:55     43s] Completed derive budget for Hold view present_enc_av (cpu=0:00:00.3 mem=1126.207M)
[04/22 21:27:55     43s] *Info: Begin of clearActiveLogicView (mem=983.035156M)
[04/22 21:27:56     43s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=964.2M) ***
[04/22 21:27:56     43s] Current (total cpu=0:00:43.9, real=0:00:57.0, peak res=721.3M, current mem=721.3M)
[04/22 21:27:56     43s] Ending "clearActiveLogicView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=721.3M, current mem=686.2M)
[04/22 21:27:56     43s] 
[04/22 21:27:56     43s] ::Rda_CDTV::setCDTVMode -noKeepInstInSdc
[04/22 21:27:56     43s] 
[04/22 21:27:56     43s] 
[04/22 21:27:56     43s] ::Rda_CDTV::setCDTVMode -noTraceConstantRoot
[04/22 21:27:56     43s] 
[04/22 21:27:56     43s] 
[04/22 21:27:56     43s] ::Rda_CDTV::setCDTVMode -noReduceUnusedConstant
[04/22 21:27:56     43s] 
[04/22 21:27:56     43s] 
[04/22 21:27:56     43s] ::Rda_CDTV::setCDTVMode -reduceFalsePath
[04/22 21:27:56     43s] 
[04/22 21:27:56     43s] #% End deriveTimingBudget (date=04/22 21:27:56, total cpu=0:00:07.1, real=0:00:08.0, peak res=721.3M, current mem=686.2M)
[04/22 21:27:56     43s] <CMD> deriveTimingBudget -justify -ptn Reg_width80
[04/22 21:27:56     43s] #% Begin deriveTimingBudget (date=04/22 21:27:56, mem=686.2M)
[04/22 21:27:56     43s] ..Deriving timing budget for partitioned modules
[04/22 21:27:56     43s] *** Derive timing budget will use the CTE timing engine ***
[04/22 21:27:56     43s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_budgeting_mode' has become obsolete. It will be removed in the next release.
[04/22 21:27:56     43s] Budgets will be derived for the MMMC views 
[04/22 21:27:56     43s] 
[04/22 21:27:56     43s] ::Rda_CDTV::setCDTVMode -keepInstInSdc
[04/22 21:27:56     43s] ::Rda_CDTV::setCDTVMode -traceConstantRoot
[04/22 21:27:56     43s] ::Rda_CDTV::setCDTVMode -reduceUnusedConstant
[04/22 21:27:56     43s] ::Rda_CDTV::setCDTVMode -noReduceFalsePath
[04/22 21:27:56     43s] 
[04/22 21:27:56     43s] *Info: Begin of createActiveLogicView (mem=952.386719M)
[04/22 21:27:56     43s] *Info: CDTV Extra options: 
[04/22 21:27:56     43s] *Info: Creating Block Interface Virtual Partition.
[04/22 21:27:56     43s] **WARN: (IMPILM-349):	setIlmMode -keepAsync false conflicts with setAnalysisMode -asyncChecks async setting. setIlmMode -keepAsync false will be used in the ILM flow.
[04/22 21:27:56     43s] Type 'man IMPILM-349' for more detail.
[04/22 21:27:56     43s] *Info: Using CTE mode ...
[04/22 21:27:56     44s] *** Constant Propagation Marking in Setup Analysis Mode Begin (mem=958.1M) ***
[04/22 21:27:56     44s] *** Found 151 constant pins (0:00:00.0) ***
[04/22 21:27:56     44s] *** Constant Propagation Marking End (cpu=0:00:00.0 mem=961.4M) ***
[04/22 21:27:56     44s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=961.4M) ***
[04/22 21:27:56     44s] *** Non CTE Mark Clock Nets Begin (mem=961.4M) ***
[04/22 21:27:56     44s] *** Non CTE Mark Clock Nets End (cpu=0:00:00.0 mem=961.4M) ***
[04/22 21:27:56     44s] Deriving Virtual Partition of (PresentEnc) using constraint mode present_enc_cm ...
[04/22 21:27:56     44s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=961.4M) ***
[04/22 21:27:56     44s] *** Marking     9/1432 (0%) insts as TAIgnored.
[04/22 21:27:56     44s] *** Marking     9/1579 (0%) nets as TAIgnored.
[04/22 21:27:56     44s] *** Commit Timing View Marking (cpu=0:00:00.1, mem=958.7M) ***
[04/22 21:27:56     44s] -----------------------------------------------------------------------------------
[04/22 21:27:56     44s] 	Create Active Logic View Summary
[04/22 21:27:56     44s] -----------------------------------------------------------------------------------
[04/22 21:27:56     44s] Reduced Instances         Reduced Registers 
[04/22 21:27:56     44s] -----------------------------------------------------------------------------------
[04/22 21:27:56     44s] 9/1432 (0%)		0/151 (0%)
[04/22 21:27:56     44s] -----------------------------------------------------------------------------------
[04/22 21:27:56     44s] *** Build Timing Graph Begin (mem=850.917969M)
[04/22 21:27:56     44s] Current (total cpu=0:00:44.2, real=0:00:57.0, peak res=721.3M, current mem=679.1M)
[04/22 21:27:56     44s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=686.7M, current mem=686.7M)
[04/22 21:27:56     44s] Current (total cpu=0:00:44.3, real=0:00:57.0, peak res=721.3M, current mem=686.7M)
[04/22 21:27:56     44s] *** Build Timing Graph End (cpu=0.19, mem=950.878906M)
[04/22 21:27:56     44s] Ending "createActiveLogicView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=686.7M, current mem=686.7M)
[04/22 21:27:56     44s] Starting setOptMode  -partitionList { Reg_width80} (mem=950.9M) 
[04/22 21:27:56     44s] Starting optVirtual -reset -skipRCInit (mem=950.9M) 
[04/22 21:27:56     44s] **WARN: (IMPOPT-576):	211 nets have unplaced terms. 
[04/22 21:27:56     44s] Type 'man IMPOPT-576' for more detail.
[04/22 21:27:56     44s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/22 21:27:56     44s] Core basic site is CoreSite
[04/22 21:27:56     44s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:56     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 21:27:56     44s] Mark StBox On SiteArr starts
[04/22 21:27:56     44s] Mark StBox On SiteArr ends
[04/22 21:27:56     44s] 
[04/22 21:27:56     44s] #spOpts: mergeVia=F 
[04/22 21:27:56     44s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:56     44s] 
[04/22 21:27:56     44s] GigaOpt running with 1 threads.
[04/22 21:27:56     44s] Info: 1 threads available for lower-level modules during optimization.
[04/22 21:27:56     44s] #spOpts: mergeVia=F 
[04/22 21:27:56     44s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:56     44s] 
[04/22 21:27:56     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=950.9MB).
[04/22 21:27:56     44s] 
[04/22 21:27:56     44s] Creating Lib Analyzer ...
[04/22 21:27:56     44s] Total number of usable buffers from Lib Analyzer: 2 ( BUFX2 BUFX4)
[04/22 21:27:56     44s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[04/22 21:27:56     44s] Total number of usable delay cells from Lib Analyzer: 3 ( CLKBUF1 CLKBUF2 CLKBUF3)
[04/22 21:27:56     44s] 
[04/22 21:27:56     44s] Creating Lib Analyzer, finished. 
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[60] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[57] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[56] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[53] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[52] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[50] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[49] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[48] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[46] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[45] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (IMPOPT-665):	plaintext[44] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:27:56     44s] Type 'man IMPOPT-665' for more detail.
[04/22 21:27:56     44s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[04/22 21:27:56     44s] To increase the message display limit, refer to the product command reference manual.
[04/22 21:27:56     44s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 690.7M, totSessionCpu=0:00:44 **
[04/22 21:27:56     44s] *** optDesign utilize ART technology is enabled.
[04/22 21:27:56     44s] setTrialRouteMode -calcMinRouteLayerCoeff 1 -handlePreroute true -honorActiveLogicView true -keepMarkedOptRoutes false
[04/22 21:27:56     44s] *** optDesign -preCTS ***
[04/22 21:27:56     44s] DRC Margin: user margin 0.0; extra margin 0.2
[04/22 21:27:56     44s] Setup Target Slack: user slack 0; extra slack 0.1
[04/22 21:27:56     44s] Hold Target Slack: user slack 0
[04/22 21:27:56     44s] 
[04/22 21:27:56     44s] Multi-VT timing optimization disabled based on library information.
[04/22 21:27:56     44s] Deleting Cell Server ...
[04/22 21:27:56     44s] Deleting Lib Analyzer.
[04/22 21:27:56     44s] Creating Cell Server ...(0, 0, 0, 0)
[04/22 21:27:56     44s] Summary for sequential cells identification: 
[04/22 21:27:56     44s]   Identified SBFF number: 3
[04/22 21:27:56     44s]   Identified MBFF number: 0
[04/22 21:27:56     44s]   Identified SB Latch number: 0
[04/22 21:27:56     44s]   Identified MB Latch number: 0
[04/22 21:27:56     44s]   Not identified SBFF number: 0
[04/22 21:27:56     44s]   Not identified MBFF number: 0
[04/22 21:27:56     44s]   Not identified SB Latch number: 0
[04/22 21:27:56     44s]   Not identified MB Latch number: 0
[04/22 21:27:56     44s]   Number of sequential cells which are not FFs: 1
[04/22 21:27:56     44s] Creating Cell Server, finished. 
[04/22 21:27:56     44s] 
[04/22 21:27:56     44s]  Visiting view : present_enc_av
[04/22 21:27:56     44s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:27:56     44s]  Visiting view : present_enc_av
[04/22 21:27:56     44s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:27:56     44s]  Setting StdDelay to 46.10
[04/22 21:27:56     44s] Deleting Cell Server ...
[04/22 21:27:56     44s] Start to check current routing status for nets...
[04/22 21:27:56     44s] All nets are already routed correctly.
[04/22 21:27:56     44s] End to check current routing status for nets (mem=954.9M)
[04/22 21:27:56     44s] Extraction called for design 'PresentEnc' of instances=1432 and nets=1792 using extraction engine 'preRoute' .
[04/22 21:27:56     44s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/22 21:27:56     44s] Type 'man IMPEXT-3530' for more detail.
[04/22 21:27:56     44s] PreRoute RC Extraction called for design PresentEnc.
[04/22 21:27:56     44s] RC Extraction called in multi-corner(1) mode.
[04/22 21:27:56     44s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/22 21:27:56     44s] Type 'man IMPEXT-6197' for more detail.
[04/22 21:27:56     44s] RCMode: PreRoute
[04/22 21:27:56     44s]       RC Corner Indexes            0   
[04/22 21:27:56     44s] Capacitance Scaling Factor   : 1.00000 
[04/22 21:27:56     44s] Resistance Scaling Factor    : 1.00000 
[04/22 21:27:56     44s] Clock Cap. Scaling Factor    : 1.00000 
[04/22 21:27:56     44s] Clock Res. Scaling Factor    : 1.00000 
[04/22 21:27:56     44s] Shrink Factor                : 1.00000
[04/22 21:27:56     44s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/22 21:27:56     44s] Updating RC grid for preRoute extraction ...
[04/22 21:27:56     44s] Initializing multi-corner resistance tables ...
[04/22 21:27:56     44s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 954.895M)
[04/22 21:27:56     44s] 
[04/22 21:27:56     44s] #################################################################################
[04/22 21:27:56     44s] # Design Stage: PostRoute
[04/22 21:27:56     44s] # Design Name: PresentEnc
[04/22 21:27:56     44s] # Design Mode: 90nm
[04/22 21:27:56     44s] # Analysis Mode: MMMC Non-OCV 
[04/22 21:27:56     44s] # Parasitics Mode: No SPEF/RCDB
[04/22 21:27:56     44s] # Signoff Settings: SI Off 
[04/22 21:27:56     44s] #################################################################################
[04/22 21:27:56     44s] AAE_INFO: 1 threads acquired from CTE.
[04/22 21:27:56     44s] Calculate delays in Single mode...
[04/22 21:27:56     44s] Topological Sorting (REAL = 0:00:00.0, MEM = 963.6M, InitMEM = 963.6M)
[04/22 21:27:56     44s] Start delay calculation (fullDC) (1 T). (MEM=963.629)
[04/22 21:27:56     44s] End AAE Lib Interpolated Model. (MEM=979.762 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:27:57     45s] Total number of fetched objects 1570
[04/22 21:27:57     45s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:27:57     45s] End delay calculation. (MEM=1047.54 CPU=0:00:00.6 REAL=0:00:00.0)
[04/22 21:27:57     45s] End delay calculation (fullDC). (MEM=1047.54 CPU=0:00:00.8 REAL=0:00:01.0)
[04/22 21:27:57     45s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1047.5M) ***
[04/22 21:27:57     45s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:45.4 mem=1047.5M)
[04/22 21:27:57     45s] 
------------------------------------------------------------
     Initial Summary(with ART technology)                             
------------------------------------------------------------

Setup views included:
 present_enc_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.012  |
|           TNS (ns):|-710.156 |
|    Violating Paths:|   151   |
|          All Paths:|   302   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.549   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.189%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 714.9M, totSessionCpu=0:00:45 **
[04/22 21:27:57     45s] ** INFO : this run is activating optVirtual flow
[04/22 21:27:57     45s] PhyDesignGrid: maxLocalDensity 0.98
[04/22 21:27:57     45s] ### Creating PhyDesignMc. totSessionCpu=0:00:45.4 mem=984.8M
[04/22 21:27:57     45s] #spOpts: mergeVia=F 
[04/22 21:27:57     45s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:57     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=984.8MB).
[04/22 21:27:57     45s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:45.4 mem=984.8M
[04/22 21:27:57     45s] PhyDesignGrid: maxLocalDensity 0.98
[04/22 21:27:57     45s] ### Creating PhyDesignMc. totSessionCpu=0:00:45.5 mem=984.8M
[04/22 21:27:57     45s] #spOpts: mergeVia=F 
[04/22 21:27:57     45s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:57     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=984.8MB).
[04/22 21:27:57     45s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:45.5 mem=984.8M
[04/22 21:27:57     45s] *** Starting optimizing excluded clock nets MEM= 984.8M) ***
[04/22 21:27:57     45s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 984.8M) ***
[04/22 21:27:57     45s] Begin: GigaOpt high fanout net optimization
[04/22 21:27:57     45s] Info: 9 don't touch nets, 0 undriven net  excluded from IPO operation.
[04/22 21:27:57     45s] Info: 1 clock net  excluded from IPO operation.
[04/22 21:27:57     45s] PhyDesignGrid: maxLocalDensity 0.98
[04/22 21:27:57     45s] ### Creating PhyDesignMc. totSessionCpu=0:00:45.5 mem=992.8M
[04/22 21:27:57     45s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:57     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=992.8MB).
[04/22 21:27:57     45s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:45.5 mem=992.8M
[04/22 21:27:57     45s] 
[04/22 21:27:57     45s] Creating Lib Analyzer ...
[04/22 21:27:57     45s] Creating Cell Server ...(0, 0, 0, 0)
[04/22 21:27:57     45s] Summary for sequential cells identification: 
[04/22 21:27:57     45s]   Identified SBFF number: 3
[04/22 21:27:57     45s]   Identified MBFF number: 0
[04/22 21:27:57     45s]   Identified SB Latch number: 0
[04/22 21:27:57     45s]   Identified MB Latch number: 0
[04/22 21:27:57     45s]   Not identified SBFF number: 0
[04/22 21:27:57     45s]   Not identified MBFF number: 0
[04/22 21:27:57     45s]   Not identified SB Latch number: 0
[04/22 21:27:57     45s]   Not identified MB Latch number: 0
[04/22 21:27:57     45s]   Number of sequential cells which are not FFs: 1
[04/22 21:27:57     45s] Creating Cell Server, finished. 
[04/22 21:27:57     45s] 
[04/22 21:27:57     45s]  Visiting view : present_enc_av
[04/22 21:27:57     45s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:27:57     45s]  Visiting view : present_enc_av
[04/22 21:27:57     45s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:27:57     45s]  Setting StdDelay to 46.10
[04/22 21:27:57     45s] Total number of usable buffers from Lib Analyzer: 2 ( BUFX2 BUFX4)
[04/22 21:27:57     45s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[04/22 21:27:57     45s] Total number of usable delay cells from Lib Analyzer: 3 ( CLKBUF1 CLKBUF2 CLKBUF3)
[04/22 21:27:57     45s] 
[04/22 21:27:57     45s] Creating Lib Analyzer, finished. 
[04/22 21:27:57     45s] 
[04/22 21:27:57     45s] #optDebug: {2, 0.758, 0.8500} {3, 0.507, 0.8488} {4, 0.507, 0.8488} {5, 0.382, 0.6924} {6, 0.132, 0.4325} {7, 0.132, 0.4325} {8, 0.044, 0.3559} {9, 0.044, 0.3559} {10, 0.022, 0.3377} 
[04/22 21:27:58     45s] End: GigaOpt high fanout net optimization
[04/22 21:27:58     45s] Begin: GigaOpt DRV Optimization
[04/22 21:27:58     45s] Info: 9 don't touch nets, 0 undriven net  excluded from IPO operation.
[04/22 21:27:58     45s] Info: 1 clock net  excluded from IPO operation.
[04/22 21:27:58     45s] PhyDesignGrid: maxLocalDensity 3.00
[04/22 21:27:58     45s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.0 mem=1107.2M
[04/22 21:27:58     45s] #spOpts: mergeVia=F 
[04/22 21:27:58     45s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:58     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1107.2MB).
[04/22 21:27:58     45s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.0 mem=1107.2M
[04/22 21:27:58     45s] 
[04/22 21:27:58     45s] #optDebug: {2, 0.758, 0.8500} {3, 0.507, 0.8488} {4, 0.507, 0.8488} {5, 0.382, 0.6924} {6, 0.132, 0.4325} {7, 0.132, 0.4325} {8, 0.044, 0.3559} {9, 0.044, 0.3559} {10, 0.022, 0.3377} 
[04/22 21:27:58     46s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:27:58     46s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/22 21:27:58     46s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:27:58     46s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/22 21:27:58     46s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:27:58     46s] Info: violation cost 6.419223 (cap = 6.419223, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/22 21:27:58     46s] |     0|     0|     0.00|     4|     4|    -0.60|     0|     0|     0|     0|    -5.01|  -710.15|       0|       0|       0|  86.19|          |         |
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:27:58     46s] **WARN: (EMS-27):	Message (IMPOPT-3161) has exceeded the current message display limit of 20.
[04/22 21:27:58     46s] To increase the message display limit, refer to the product command reference manual.
[04/22 21:27:58     46s] Dumping Information for Job 0 **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
 
[04/22 21:27:58     46s] Dumping Information for Job 1 **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
 
[04/22 21:27:58     46s] Dumping Information for Job 2 **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
 
[04/22 21:27:58     46s] Dumping Information for Job 3 **WARN: (EMS-27):	Message (IMPOPT-3161) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
[04/22 21:27:58     46s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/22 21:27:58     46s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.60|  -182.56|       3|       0|       0|  86.30| 0:00:00.0|  1126.3M|
[04/22 21:27:58     46s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/22 21:27:58     46s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.60|  -182.56|       0|       0|       0|  86.30| 0:00:00.0|  1126.3M|
[04/22 21:27:58     46s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:27:58     46s] **** Begin NDR-Layer Usage Statistics ****
[04/22 21:27:58     46s] 0 Ndr or Layer constraints added by optimization 
[04/22 21:27:58     46s] **** End NDR-Layer Usage Statistics ****
[04/22 21:27:58     46s] 
[04/22 21:27:58     46s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1126.3M) ***
[04/22 21:27:58     46s] 
[04/22 21:27:58     46s] End: GigaOpt DRV Optimization
[04/22 21:27:58     46s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/22 21:27:58     46s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 719.5M, totSessionCpu=0:00:47 **
[04/22 21:27:58     46s] Deleting Lib Analyzer.
[04/22 21:27:58     46s] Begin: GigaOpt Global Optimization
[04/22 21:27:58     46s] *info: use new DP (enabled)
[04/22 21:27:58     46s] Info: 9 don't touch nets, 0 undriven net  excluded from IPO operation.
[04/22 21:27:58     46s] Info: 1 clock net  excluded from IPO operation.
[04/22 21:27:58     46s] PhyDesignGrid: maxLocalDensity 1.20
[04/22 21:27:58     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.7 mem=992.8M
[04/22 21:27:58     46s] #spOpts: mergeVia=F 
[04/22 21:27:58     46s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:27:58     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=992.8MB).
[04/22 21:27:58     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.7 mem=992.8M
[04/22 21:27:58     46s] 
[04/22 21:27:58     46s] Creating Lib Analyzer ...
[04/22 21:27:58     46s] Total number of usable buffers from Lib Analyzer: 2 ( BUFX2 BUFX4)
[04/22 21:27:58     46s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[04/22 21:27:58     46s] Total number of usable delay cells from Lib Analyzer: 3 ( CLKBUF1 CLKBUF2 CLKBUF3)
[04/22 21:27:58     46s] 
[04/22 21:27:59     46s] Creating Lib Analyzer, finished. 
[04/22 21:27:59     46s] 
[04/22 21:27:59     46s] #optDebug: {2, 0.758, 0.8500} {3, 0.507, 0.8500} {4, 0.507, 0.8500} {5, 0.382, 0.8500} {6, 0.132, 0.5406} {7, 0.132, 0.5406} {8, 0.044, 0.4448} {9, 0.044, 0.4448} {10, 0.022, 0.4222} 
[04/22 21:27:59     47s] *info: 9 don't touch nets excluded
[04/22 21:27:59     47s] *info: 1 clock net excluded
[04/22 21:27:59     47s] *info: 2 special nets excluded.
[04/22 21:27:59     47s] *info: 213 no-driver nets excluded.
[04/22 21:27:59     47s] ** GigaOpt Global Opt WNS Slack -1.601  TNS Slack -182.563 
[04/22 21:27:59     47s] +--------+--------+----------+------------+--------+--------------+---------+-------------------------+
[04/22 21:27:59     47s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|        End Point        |
[04/22 21:27:59     47s] +--------+--------+----------+------------+--------+--------------+---------+-------------------------+
[04/22 21:27:59     47s] |  -1.601|-182.563|    86.30%|   0:00:00.0| 1142.3M|present_enc_av|  default| regText/reg_reg[24]/D   |
[04/22 21:28:00     47s] **WARN: (IMPOPT-664):	Net start cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[04/22 21:28:00     48s] Dumping Information for Job 331 **WARN: (IMPOPT-664):	Net start cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
[04/22 21:28:00     48s] |  -0.139|  -0.258|    88.36%|   0:00:01.0| 1144.1M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:00     48s] |  -0.101|  -0.176|    88.39%|   0:00:00.0| 1144.1M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:00     48s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1144.1M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:00     48s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1144.1M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:00     48s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1144.1M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:00     48s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1144.1M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:00     48s] +--------+--------+----------+------------+--------+--------------+---------+-------------------------+
[04/22 21:28:00     48s] 
[04/22 21:28:00     48s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1144.1M) ***
[04/22 21:28:00     48s] 
[04/22 21:28:00     48s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1144.1M) ***
[04/22 21:28:00     48s] **** Begin NDR-Layer Usage Statistics ****
[04/22 21:28:00     48s] 0 Ndr or Layer constraints added by optimization 
[04/22 21:28:00     48s] **** End NDR-Layer Usage Statistics ****
[04/22 21:28:00     48s] ** GigaOpt Global Opt End WNS Slack -0.082  TNS Slack -0.157 
[04/22 21:28:00     48s] End: GigaOpt Global Optimization
[04/22 21:28:00     48s] 
[04/22 21:28:00     48s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.2 real=0:00:06.2)
[04/22 21:28:00     48s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.5)
[04/22 21:28:00     48s] *** Finished optDesign ***
[04/22 21:28:00     48s] Info: pop threads available for lower-level modules during optimization.
[04/22 21:28:00     48s] Deleting Lib Analyzer.
[04/22 21:28:00     48s] 29 instances only resized, 64 buffers added on 15 nets (with 2 drivers resized)
[04/22 21:28:00     48s] 
[04/22 21:28:00     48s] 
[04/22 21:28:00     48s] **WARN: (IMPTCM-70):	Option "-effort low" for command setOptMode is obsolete and has been replaced by "setDesignMode -flowEffort express". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "setDesignMode -flowEffort express".
[04/22 21:28:00     48s] *** Finished with optVirtual (cpu=0:00:04, real=0:00:04, mem=913.94M).
[04/22 21:28:00     48s] Deriving budgets for Setup view present_enc_av
[04/22 21:28:00     48s] Phase 1 timing budget data preparation (Setup)
[04/22 21:28:00     48s] Ptn Name Reg_width80
[04/22 21:28:00     48s] *** Completed the optVirtual stage - (cpu=0:00:00.0, real=0:00:00.0 mem=913.9M) ***
[04/22 21:28:00     48s] Phase 2 timing budget data preparation (setup) (mem=913.941M)
[04/22 21:28:00     48s] Completed Phase 2 timing budget data preparation (setup) (cpu=0:00:00.1 mem=913.941M)
[04/22 21:28:00     48s] Phase 3 timing budget data preparation (setup) (mem=913.941M)
[04/22 21:28:00     48s] Processing clock for object Reg_width80 (mem=913.941M).....
[04/22 21:28:00     48s] Completed processing clock for object Reg_width80 (cpu=0:00:00.0 mem=913.941M).....
[04/22 21:28:00     48s] Processing inputs(SDC) for object Reg_width80 (mem=913.941M)...
[04/22 21:28:00     48s] Completed processing inputs(SDC) for object Reg_width80 (cpu=0:00:00.0 mem=913.941M)...
[04/22 21:28:00     48s] Processing outputs(SDC) for object Reg_width80 (mem=913.941M)...
[04/22 21:28:00     48s] Completed processing outputs(SDC) for object Reg_width80 (cpu=0:00:00.0 mem=913.941M)...
[04/22 21:28:00     48s] Processing inputs(lib) for object Reg_width80 (mem=913.941M)...
[04/22 21:28:00     48s] Completed processing inputs(lib) for object Reg_width80 (cpu=0:00:00.0 mem=913.941M)...
[04/22 21:28:00     48s] Processing outputs(lib) for object Reg_width80 (mem=913.941M)...
[04/22 21:28:00     48s] Completed processing outputs(lib) for object Reg_width80 (cpu=0:00:00.0 mem=913.941M)...
[04/22 21:28:00     48s] ***Completed processing of object Reg_width80 (cpu=0:00:00.1 mem=913.9M)***
[04/22 21:28:00     48s] *** Derive timing shell (cpu=0:00:00.1 mem=913.9M) ***
[04/22 21:28:00     48s] ***Completed processing PE (cpu=0:00:00.0 mem=913.941M)***
[04/22 21:28:00     48s] *** Justify budget for the object Reg_width80 ***
[04/22 21:28:00     48s] *** End justify budget for the object Reg_width80 (cpu=0:00:00.3 mem=915.9M) ***
[04/22 21:28:01     48s] Save timing shell in file /tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/.tbTempPushDownCstr_bqMimJ
[04/22 21:28:01     48s] ***Completed processing push down constraints (cpu=0:00:00.0 mem=915.941M)***
[04/22 21:28:01     48s] Completed derive budget for Setup view present_enc_av (cpu=0:00:00.4 mem=915.941M)
[04/22 21:28:01     48s] #################################################################################
[04/22 21:28:01     48s] # Design Stage: PostRoute
[04/22 21:28:01     48s] # Design Name: PresentEnc
[04/22 21:28:01     48s] # Design Mode: 90nm
[04/22 21:28:01     48s] # Analysis Mode: MMMC Non-OCV 
[04/22 21:28:01     48s] # Parasitics Mode: No SPEF/RCDB
[04/22 21:28:01     48s] # Signoff Settings: SI Off 
[04/22 21:28:01     48s] #################################################################################
[04/22 21:28:01     48s] AAE_INFO: 1 threads acquired from CTE.
[04/22 21:28:01     48s] Calculate delays in Single mode...
[04/22 21:28:01     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 899.8M, InitMEM = 899.8M)
[04/22 21:28:01     48s] Start delay calculation (fullDC) (1 T). (MEM=899.809)
[04/22 21:28:01     48s] End AAE Lib Interpolated Model. (MEM=915.941 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:28:01     48s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[44]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[42]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[40]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[39]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[37]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[36]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[35]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[34]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[33]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[32]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:01     49s] Total number of fetched objects 1570
[04/22 21:28:01     49s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:28:01     49s] End delay calculation. (MEM=982.715 CPU=0:00:00.6 REAL=0:00:00.0)
[04/22 21:28:01     49s] End delay calculation (fullDC). (MEM=982.715 CPU=0:00:00.8 REAL=0:00:00.0)
[04/22 21:28:01     49s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 982.7M) ***
[04/22 21:28:01     49s] 
[04/22 21:28:01     49s] Footprint cell infomation for RecomputeHighFanoutDelayEstimateForHold
[04/22 21:28:01     49s] *info: There are 2 candidate Buffer cells
[04/22 21:28:01     49s] *info: There are 4 candidate Inverter cells
[04/22 21:28:01     49s] 
[04/22 21:28:02     49s] *** Done with optVirtual - (cpu=0:00:00.4, real=0:00:01.0 mem=1134.3M) ***
[04/22 21:28:02     49s] Deriving budgets for Hold view present_enc_av
[04/22 21:28:02     49s] Phase 1 timing budget data preparation (Hold)
[04/22 21:28:02     49s] Ptn Name Reg_width80
[04/22 21:28:02     49s] *** Completed the optVirtual stage - (cpu=0:00:00.0, real=0:00:00.0 mem=1134.3M) ***
[04/22 21:28:02     49s] Phase 2 timing budget data preparation (hold) (mem=1134.277M)
[04/22 21:28:02     50s] Completed Phase 2 timing budget data preparation (hold) (cpu=0:00:00.1 mem=1134.277M)
[04/22 21:28:02     50s] Phase 3 timing budget data preparation (hold) (mem=1134.277M)
[04/22 21:28:02     50s] Processing clock for object Reg_width80 (mem=1134.277M).....
[04/22 21:28:02     50s] Completed processing clock for object Reg_width80 (cpu=0:00:00.0 mem=1134.277M).....
[04/22 21:28:02     50s] Processing inputs(SDC) for object Reg_width80 (mem=1134.277M)...
[04/22 21:28:02     50s] Completed processing inputs(SDC) for object Reg_width80 (cpu=0:00:00.0 mem=1134.277M)...
[04/22 21:28:02     50s] Processing outputs(SDC) for object Reg_width80 (mem=1134.277M)...
[04/22 21:28:02     50s] Completed processing outputs(SDC) for object Reg_width80 (cpu=0:00:00.0 mem=1134.277M)...
[04/22 21:28:02     50s] Processing inputs(lib) for object Reg_width80 (mem=1134.277M)...
[04/22 21:28:02     50s] Completed processing inputs(lib) for object Reg_width80 (cpu=0:00:00.0 mem=1134.277M)...
[04/22 21:28:02     50s] Processing outputs(lib) for object Reg_width80 (mem=1134.277M)...
[04/22 21:28:02     50s] Completed processing outputs(lib) for object Reg_width80 (cpu=0:00:00.0 mem=1134.277M)...
[04/22 21:28:02     50s] ***Completed processing of object Reg_width80 (cpu=0:00:00.0 mem=1134.3M)***
[04/22 21:28:02     50s] *** Derive timing shell (cpu=0:00:00.1 mem=1134.3M) ***
[04/22 21:28:02     50s] ***Completed processing PE (cpu=0:00:00.0 mem=1134.277M)***
[04/22 21:28:02     50s] *** Justify budget for the object Reg_width80 ***
[04/22 21:28:02     50s] *** End justify budget for the object Reg_width80 (cpu=0:00:00.2 mem=1134.3M) ***
[04/22 21:28:02     50s] Save timing shell in file /tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/.tbTempPushDownCstr_PfBFWB
[04/22 21:28:02     50s] ***Completed processing push down constraints (cpu=0:00:00.0 mem=1134.277M)***
[04/22 21:28:02     50s] Completed derive budget for Hold view present_enc_av (cpu=0:00:00.3 mem=1134.277M)
[04/22 21:28:02     50s] *Info: Begin of clearActiveLogicView (mem=991.105469M)
[04/22 21:28:02     50s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=972.3M) ***
[04/22 21:28:02     50s] Current (total cpu=0:00:50.5, real=0:01:03, peak res=730.5M, current mem=730.5M)
[04/22 21:28:02     50s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=730.5M, current mem=692.2M)
[04/22 21:28:02     50s] Current (total cpu=0:00:50.6, real=0:01:03, peak res=730.5M, current mem=692.2M)
[04/22 21:28:02     50s] Ending "clearActiveLogicView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=730.5M, current mem=692.2M)
[04/22 21:28:02     50s] 
[04/22 21:28:02     50s] ::Rda_CDTV::setCDTVMode -noKeepInstInSdc
[04/22 21:28:02     50s] 
[04/22 21:28:02     50s] 
[04/22 21:28:02     50s] ::Rda_CDTV::setCDTVMode -noTraceConstantRoot
[04/22 21:28:02     50s] 
[04/22 21:28:02     50s] 
[04/22 21:28:02     50s] ::Rda_CDTV::setCDTVMode -noReduceUnusedConstant
[04/22 21:28:02     50s] 
[04/22 21:28:02     50s] 
[04/22 21:28:02     50s] ::Rda_CDTV::setCDTVMode -reduceFalsePath
[04/22 21:28:02     50s] 
[04/22 21:28:02     50s] #% End deriveTimingBudget (date=04/22 21:28:02, total cpu=0:00:06.6, real=0:00:06.0, peak res=730.5M, current mem=692.2M)
[04/22 21:28:02     50s] <CMD> deriveTimingBudget -justify -ptn AsyncMux_width80
[04/22 21:28:02     50s] #% Begin deriveTimingBudget (date=04/22 21:28:02, mem=692.2M)
[04/22 21:28:02     50s] ..Deriving timing budget for partitioned modules
[04/22 21:28:02     50s] *** Derive timing budget will use the CTE timing engine ***
[04/22 21:28:02     50s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_budgeting_mode' has become obsolete. It will be removed in the next release.
[04/22 21:28:02     50s] Budgets will be derived for the MMMC views 
[04/22 21:28:02     50s] 
[04/22 21:28:02     50s] ::Rda_CDTV::setCDTVMode -keepInstInSdc
[04/22 21:28:02     50s] ::Rda_CDTV::setCDTVMode -traceConstantRoot
[04/22 21:28:02     50s] ::Rda_CDTV::setCDTVMode -reduceUnusedConstant
[04/22 21:28:02     50s] ::Rda_CDTV::setCDTVMode -noReduceFalsePath
[04/22 21:28:02     50s] 
[04/22 21:28:02     50s] *Info: Begin of createActiveLogicView (mem=958.691406M)
[04/22 21:28:02     50s] *Info: CDTV Extra options: 
[04/22 21:28:02     50s] *Info: Creating Block Interface Virtual Partition.
[04/22 21:28:02     50s] **WARN: (IMPILM-349):	setIlmMode -keepAsync false conflicts with setAnalysisMode -asyncChecks async setting. setIlmMode -keepAsync false will be used in the ILM flow.
[04/22 21:28:02     50s] Type 'man IMPILM-349' for more detail.
[04/22 21:28:02     50s] *Info: Using CTE mode ...
[04/22 21:28:02     50s] *** Constant Propagation Marking in Setup Analysis Mode Begin (mem=964.4M) ***
[04/22 21:28:02     50s] *** Found 151 constant pins (0:00:00.0) ***
[04/22 21:28:02     50s] *** Constant Propagation Marking End (cpu=0:00:00.0 mem=969.2M) ***
[04/22 21:28:02     50s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=969.2M) ***
[04/22 21:28:02     50s] *** Non CTE Mark Clock Nets Begin (mem=969.2M) ***
[04/22 21:28:02     50s] *** Non CTE Mark Clock Nets End (cpu=0:00:00.0 mem=969.2M) ***
[04/22 21:28:03     50s] Deriving Virtual Partition of (PresentEnc) using constraint mode present_enc_cm ...
[04/22 21:28:03     50s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=969.2M) ***
[04/22 21:28:03     50s] *** Marking     9/1432 (0%) insts as TAIgnored.
[04/22 21:28:03     50s] *** Marking     9/1579 (0%) nets as TAIgnored.
[04/22 21:28:03     50s] *** Commit Timing View Marking (cpu=0:00:00.0, mem=966.5M) ***
[04/22 21:28:03     50s] -----------------------------------------------------------------------------------
[04/22 21:28:03     50s] 	Create Active Logic View Summary
[04/22 21:28:03     50s] -----------------------------------------------------------------------------------
[04/22 21:28:03     50s] Reduced Instances         Reduced Registers 
[04/22 21:28:03     50s] -----------------------------------------------------------------------------------
[04/22 21:28:03     50s] 9/1432 (0%)		0/151 (0%)
[04/22 21:28:03     50s] -----------------------------------------------------------------------------------
[04/22 21:28:03     50s] *** Build Timing Graph Begin (mem=863.761719M)
[04/22 21:28:03     50s] Current (total cpu=0:00:50.8, real=0:01:04, peak res=730.5M, current mem=684.9M)
[04/22 21:28:03     50s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=692.5M, current mem=692.5M)
[04/22 21:28:03     50s] Current (total cpu=0:00:50.9, real=0:01:04, peak res=730.5M, current mem=692.5M)
[04/22 21:28:03     50s] *** Build Timing Graph End (cpu=0.19, mem=956.183594M)
[04/22 21:28:03     50s] Ending "createActiveLogicView" (total cpu=0:00:00.3, real=0:00:01.0, peak res=692.5M, current mem=692.5M)
[04/22 21:28:03     50s] Starting setOptMode  -partitionList { AsyncMux_width80} (mem=956.2M) 
[04/22 21:28:03     50s] Starting optVirtual -reset -skipRCInit (mem=956.2M) 
[04/22 21:28:03     50s] **WARN: (IMPOPT-576):	211 nets have unplaced terms. 
[04/22 21:28:03     50s] Type 'man IMPOPT-576' for more detail.
[04/22 21:28:03     50s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/22 21:28:03     50s] Core basic site is CoreSite
[04/22 21:28:03     50s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:03     50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 21:28:03     50s] Mark StBox On SiteArr starts
[04/22 21:28:03     50s] Mark StBox On SiteArr ends
[04/22 21:28:03     50s] 
[04/22 21:28:03     50s] #spOpts: mergeVia=F 
[04/22 21:28:03     50s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:03     50s] 
[04/22 21:28:03     50s] GigaOpt running with 1 threads.
[04/22 21:28:03     50s] Info: 1 threads available for lower-level modules during optimization.
[04/22 21:28:03     50s] #spOpts: mergeVia=F 
[04/22 21:28:03     50s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:03     50s] 
[04/22 21:28:03     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=956.2MB).
[04/22 21:28:03     50s] 
[04/22 21:28:03     50s] Creating Lib Analyzer ...
[04/22 21:28:03     51s] Total number of usable buffers from Lib Analyzer: 2 ( BUFX2 BUFX4)
[04/22 21:28:03     51s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[04/22 21:28:03     51s] Total number of usable delay cells from Lib Analyzer: 3 ( CLKBUF1 CLKBUF2 CLKBUF3)
[04/22 21:28:03     51s] 
[04/22 21:28:03     51s] Creating Lib Analyzer, finished. 
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[60] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[57] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[56] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[53] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[52] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[50] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[49] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[48] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[46] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[45] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (IMPOPT-665):	plaintext[44] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:03     51s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:03     51s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[04/22 21:28:03     51s] To increase the message display limit, refer to the product command reference manual.
[04/22 21:28:03     51s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 696.5M, totSessionCpu=0:00:51 **
[04/22 21:28:03     51s] *** optDesign utilize ART technology is enabled.
[04/22 21:28:03     51s] setTrialRouteMode -calcMinRouteLayerCoeff 1 -handlePreroute true -honorActiveLogicView true -keepMarkedOptRoutes false
[04/22 21:28:03     51s] *** optDesign -preCTS ***
[04/22 21:28:03     51s] DRC Margin: user margin 0.0; extra margin 0.2
[04/22 21:28:03     51s] Setup Target Slack: user slack 0; extra slack 0.1
[04/22 21:28:03     51s] Hold Target Slack: user slack 0
[04/22 21:28:03     51s] 
[04/22 21:28:03     51s] Multi-VT timing optimization disabled based on library information.
[04/22 21:28:03     51s] Deleting Cell Server ...
[04/22 21:28:03     51s] Deleting Lib Analyzer.
[04/22 21:28:03     51s] Creating Cell Server ...(0, 0, 0, 0)
[04/22 21:28:03     51s] Summary for sequential cells identification: 
[04/22 21:28:03     51s]   Identified SBFF number: 3
[04/22 21:28:03     51s]   Identified MBFF number: 0
[04/22 21:28:03     51s]   Identified SB Latch number: 0
[04/22 21:28:03     51s]   Identified MB Latch number: 0
[04/22 21:28:03     51s]   Not identified SBFF number: 0
[04/22 21:28:03     51s]   Not identified MBFF number: 0
[04/22 21:28:03     51s]   Not identified SB Latch number: 0
[04/22 21:28:03     51s]   Not identified MB Latch number: 0
[04/22 21:28:03     51s]   Number of sequential cells which are not FFs: 1
[04/22 21:28:03     51s] Creating Cell Server, finished. 
[04/22 21:28:03     51s] 
[04/22 21:28:03     51s]  Visiting view : present_enc_av
[04/22 21:28:03     51s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:28:03     51s]  Visiting view : present_enc_av
[04/22 21:28:03     51s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:28:03     51s]  Setting StdDelay to 46.10
[04/22 21:28:03     51s] Deleting Cell Server ...
[04/22 21:28:03     51s] Start to check current routing status for nets...
[04/22 21:28:03     51s] All nets are already routed correctly.
[04/22 21:28:03     51s] End to check current routing status for nets (mem=960.2M)
[04/22 21:28:03     51s] Extraction called for design 'PresentEnc' of instances=1432 and nets=1792 using extraction engine 'preRoute' .
[04/22 21:28:03     51s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/22 21:28:03     51s] Type 'man IMPEXT-3530' for more detail.
[04/22 21:28:03     51s] PreRoute RC Extraction called for design PresentEnc.
[04/22 21:28:03     51s] RC Extraction called in multi-corner(1) mode.
[04/22 21:28:03     51s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/22 21:28:03     51s] Type 'man IMPEXT-6197' for more detail.
[04/22 21:28:03     51s] RCMode: PreRoute
[04/22 21:28:03     51s]       RC Corner Indexes            0   
[04/22 21:28:03     51s] Capacitance Scaling Factor   : 1.00000 
[04/22 21:28:03     51s] Resistance Scaling Factor    : 1.00000 
[04/22 21:28:03     51s] Clock Cap. Scaling Factor    : 1.00000 
[04/22 21:28:03     51s] Clock Res. Scaling Factor    : 1.00000 
[04/22 21:28:03     51s] Shrink Factor                : 1.00000
[04/22 21:28:03     51s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/22 21:28:03     51s] Updating RC grid for preRoute extraction ...
[04/22 21:28:03     51s] Initializing multi-corner resistance tables ...
[04/22 21:28:03     51s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 960.199M)
[04/22 21:28:03     51s] 
[04/22 21:28:03     51s] #################################################################################
[04/22 21:28:03     51s] # Design Stage: PostRoute
[04/22 21:28:03     51s] # Design Name: PresentEnc
[04/22 21:28:03     51s] # Design Mode: 90nm
[04/22 21:28:03     51s] # Analysis Mode: MMMC Non-OCV 
[04/22 21:28:03     51s] # Parasitics Mode: No SPEF/RCDB
[04/22 21:28:03     51s] # Signoff Settings: SI Off 
[04/22 21:28:03     51s] #################################################################################
[04/22 21:28:03     51s] AAE_INFO: 1 threads acquired from CTE.
[04/22 21:28:03     51s] Calculate delays in Single mode...
[04/22 21:28:03     51s] Topological Sorting (REAL = 0:00:00.0, MEM = 968.9M, InitMEM = 968.9M)
[04/22 21:28:03     51s] Start delay calculation (fullDC) (1 T). (MEM=968.934)
[04/22 21:28:03     51s] End AAE Lib Interpolated Model. (MEM=985.066 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:28:04     52s] Total number of fetched objects 1570
[04/22 21:28:04     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:28:04     52s] End delay calculation. (MEM=1051.84 CPU=0:00:00.6 REAL=0:00:01.0)
[04/22 21:28:04     52s] End delay calculation (fullDC). (MEM=1051.84 CPU=0:00:00.8 REAL=0:00:01.0)
[04/22 21:28:04     52s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1051.8M) ***
[04/22 21:28:04     52s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:52.0 mem=1051.8M)
[04/22 21:28:04     52s] 
------------------------------------------------------------
     Initial Summary(with ART technology)                             
------------------------------------------------------------

Setup views included:
 present_enc_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.012  |
|           TNS (ns):|-710.156 |
|    Violating Paths:|   151   |
|          All Paths:|   302   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.549   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.189%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 720.8M, totSessionCpu=0:00:52 **
[04/22 21:28:04     52s] ** INFO : this run is activating optVirtual flow
[04/22 21:28:04     52s] PhyDesignGrid: maxLocalDensity 0.98
[04/22 21:28:04     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.1 mem=989.1M
[04/22 21:28:04     52s] #spOpts: mergeVia=F 
[04/22 21:28:04     52s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:04     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=989.1MB).
[04/22 21:28:04     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.1 mem=989.1M
[04/22 21:28:04     52s] PhyDesignGrid: maxLocalDensity 0.98
[04/22 21:28:04     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.1 mem=989.1M
[04/22 21:28:04     52s] #spOpts: mergeVia=F 
[04/22 21:28:04     52s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:04     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=989.1MB).
[04/22 21:28:04     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.1 mem=989.1M
[04/22 21:28:04     52s] *** Starting optimizing excluded clock nets MEM= 989.1M) ***
[04/22 21:28:04     52s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 989.1M) ***
[04/22 21:28:04     52s] Begin: GigaOpt high fanout net optimization
[04/22 21:28:04     52s] Info: 9 don't touch nets, 0 undriven net  excluded from IPO operation.
[04/22 21:28:04     52s] Info: 1 clock net  excluded from IPO operation.
[04/22 21:28:04     52s] PhyDesignGrid: maxLocalDensity 0.98
[04/22 21:28:04     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.1 mem=997.1M
[04/22 21:28:04     52s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:04     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=997.1MB).
[04/22 21:28:04     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.1 mem=997.1M
[04/22 21:28:04     52s] 
[04/22 21:28:04     52s] Creating Lib Analyzer ...
[04/22 21:28:04     52s] Creating Cell Server ...(0, 0, 0, 0)
[04/22 21:28:04     52s] Summary for sequential cells identification: 
[04/22 21:28:04     52s]   Identified SBFF number: 3
[04/22 21:28:04     52s]   Identified MBFF number: 0
[04/22 21:28:04     52s]   Identified SB Latch number: 0
[04/22 21:28:04     52s]   Identified MB Latch number: 0
[04/22 21:28:04     52s]   Not identified SBFF number: 0
[04/22 21:28:04     52s]   Not identified MBFF number: 0
[04/22 21:28:04     52s]   Not identified SB Latch number: 0
[04/22 21:28:04     52s]   Not identified MB Latch number: 0
[04/22 21:28:04     52s]   Number of sequential cells which are not FFs: 1
[04/22 21:28:04     52s] Creating Cell Server, finished. 
[04/22 21:28:04     52s] 
[04/22 21:28:04     52s]  Visiting view : present_enc_av
[04/22 21:28:04     52s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:28:04     52s]  Visiting view : present_enc_av
[04/22 21:28:04     52s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:28:04     52s]  Setting StdDelay to 46.10
[04/22 21:28:04     52s] Total number of usable buffers from Lib Analyzer: 2 ( BUFX2 BUFX4)
[04/22 21:28:04     52s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[04/22 21:28:04     52s] Total number of usable delay cells from Lib Analyzer: 3 ( CLKBUF1 CLKBUF2 CLKBUF3)
[04/22 21:28:04     52s] 
[04/22 21:28:04     52s] Creating Lib Analyzer, finished. 
[04/22 21:28:04     52s] 
[04/22 21:28:04     52s] #optDebug: {2, 0.758, 0.8500} {3, 0.507, 0.8488} {4, 0.507, 0.8488} {5, 0.382, 0.6924} {6, 0.132, 0.4325} {7, 0.132, 0.4325} {8, 0.044, 0.3559} {9, 0.044, 0.3559} {10, 0.022, 0.3377} 
[04/22 21:28:04     52s] End: GigaOpt high fanout net optimization
[04/22 21:28:04     52s] Begin: GigaOpt DRV Optimization
[04/22 21:28:04     52s] Info: 9 don't touch nets, 0 undriven net  excluded from IPO operation.
[04/22 21:28:04     52s] Info: 1 clock net  excluded from IPO operation.
[04/22 21:28:04     52s] PhyDesignGrid: maxLocalDensity 3.00
[04/22 21:28:04     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.6 mem=1111.5M
[04/22 21:28:04     52s] #spOpts: mergeVia=F 
[04/22 21:28:04     52s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:04     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1111.5MB).
[04/22 21:28:04     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.6 mem=1111.5M
[04/22 21:28:04     52s] 
[04/22 21:28:04     52s] #optDebug: {2, 0.758, 0.8500} {3, 0.507, 0.8488} {4, 0.507, 0.8488} {5, 0.382, 0.6924} {6, 0.132, 0.4325} {7, 0.132, 0.4325} {8, 0.044, 0.3559} {9, 0.044, 0.3559} {10, 0.022, 0.3377} 
[04/22 21:28:05     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:28:05     52s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/22 21:28:05     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:28:05     52s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/22 21:28:05     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:28:05     52s] Info: violation cost 6.419223 (cap = 6.419223, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/22 21:28:05     52s] |     0|     0|     0.00|     4|     4|    -0.60|     0|     0|     0|     0|    -5.01|  -710.15|       0|       0|       0|  86.19|          |         |
[04/22 21:28:05     52s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     52s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     52s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     52s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     52s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     52s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     52s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     52s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     52s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     52s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     53s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     53s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     53s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     53s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     53s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     53s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     53s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     53s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     53s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     53s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:05     53s] **WARN: (EMS-27):	Message (IMPOPT-3161) has exceeded the current message display limit of 20.
[04/22 21:28:05     53s] To increase the message display limit, refer to the product command reference manual.
[04/22 21:28:05     53s] Dumping Information for Job 0 **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
 
[04/22 21:28:05     53s] Dumping Information for Job 1 **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
 
[04/22 21:28:05     53s] Dumping Information for Job 2 **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
 
[04/22 21:28:05     53s] Dumping Information for Job 3 **WARN: (EMS-27):	Message (IMPOPT-3161) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
[04/22 21:28:05     53s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/22 21:28:05     53s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.60|  -182.56|       3|       0|       0|  86.30| 0:00:00.0|  1130.6M|
[04/22 21:28:05     53s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/22 21:28:05     53s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.60|  -182.56|       0|       0|       0|  86.30| 0:00:00.0|  1130.6M|
[04/22 21:28:05     53s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:28:05     53s] **** Begin NDR-Layer Usage Statistics ****
[04/22 21:28:05     53s] 0 Ndr or Layer constraints added by optimization 
[04/22 21:28:05     53s] **** End NDR-Layer Usage Statistics ****
[04/22 21:28:05     53s] 
[04/22 21:28:05     53s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1130.6M) ***
[04/22 21:28:05     53s] 
[04/22 21:28:05     53s] End: GigaOpt DRV Optimization
[04/22 21:28:05     53s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/22 21:28:05     53s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 725.3M, totSessionCpu=0:00:53 **
[04/22 21:28:05     53s] Deleting Lib Analyzer.
[04/22 21:28:05     53s] Begin: GigaOpt Global Optimization
[04/22 21:28:05     53s] *info: use new DP (enabled)
[04/22 21:28:05     53s] Info: 9 don't touch nets, 0 undriven net  excluded from IPO operation.
[04/22 21:28:05     53s] Info: 1 clock net  excluded from IPO operation.
[04/22 21:28:05     53s] PhyDesignGrid: maxLocalDensity 1.20
[04/22 21:28:05     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.3 mem=997.1M
[04/22 21:28:05     53s] #spOpts: mergeVia=F 
[04/22 21:28:05     53s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:05     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=997.1MB).
[04/22 21:28:05     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.3 mem=997.1M
[04/22 21:28:05     53s] 
[04/22 21:28:05     53s] Creating Lib Analyzer ...
[04/22 21:28:05     53s] Total number of usable buffers from Lib Analyzer: 2 ( BUFX2 BUFX4)
[04/22 21:28:05     53s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[04/22 21:28:05     53s] Total number of usable delay cells from Lib Analyzer: 3 ( CLKBUF1 CLKBUF2 CLKBUF3)
[04/22 21:28:05     53s] 
[04/22 21:28:05     53s] Creating Lib Analyzer, finished. 
[04/22 21:28:05     53s] 
[04/22 21:28:05     53s] #optDebug: {2, 0.758, 0.8500} {3, 0.507, 0.8500} {4, 0.507, 0.8500} {5, 0.382, 0.8500} {6, 0.132, 0.5406} {7, 0.132, 0.5406} {8, 0.044, 0.4448} {9, 0.044, 0.4448} {10, 0.022, 0.4222} 
[04/22 21:28:06     53s] *info: 9 don't touch nets excluded
[04/22 21:28:06     53s] *info: 1 clock net excluded
[04/22 21:28:06     53s] *info: 2 special nets excluded.
[04/22 21:28:06     53s] *info: 213 no-driver nets excluded.
[04/22 21:28:06     54s] ** GigaOpt Global Opt WNS Slack -1.601  TNS Slack -182.563 
[04/22 21:28:06     54s] +--------+--------+----------+------------+--------+--------------+---------+-------------------------+
[04/22 21:28:06     54s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|        End Point        |
[04/22 21:28:06     54s] +--------+--------+----------+------------+--------+--------------+---------+-------------------------+
[04/22 21:28:06     54s] |  -1.601|-182.563|    86.30%|   0:00:00.0| 1146.6M|present_enc_av|  default| regText/reg_reg[24]/D   |
[04/22 21:28:06     54s] **WARN: (IMPOPT-664):	Net start cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[04/22 21:28:06     54s] Dumping Information for Job 331 **WARN: (IMPOPT-664):	Net start cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
[04/22 21:28:07     54s] |  -0.139|  -0.258|    88.36%|   0:00:01.0| 1150.1M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:07     54s] |  -0.101|  -0.176|    88.39%|   0:00:00.0| 1150.1M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:07     54s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1150.1M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:07     54s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1150.1M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:07     54s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1150.1M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:07     54s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1150.1M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:07     54s] +--------+--------+----------+------------+--------+--------------+---------+-------------------------+
[04/22 21:28:07     54s] 
[04/22 21:28:07     54s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1150.1M) ***
[04/22 21:28:07     54s] 
[04/22 21:28:07     54s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1150.1M) ***
[04/22 21:28:07     54s] **** Begin NDR-Layer Usage Statistics ****
[04/22 21:28:07     54s] 0 Ndr or Layer constraints added by optimization 
[04/22 21:28:07     54s] **** End NDR-Layer Usage Statistics ****
[04/22 21:28:07     54s] ** GigaOpt Global Opt End WNS Slack -0.082  TNS Slack -0.157 
[04/22 21:28:07     54s] End: GigaOpt Global Optimization
[04/22 21:28:07     54s] 
[04/22 21:28:07     54s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.0 real=0:00:06.0)
[04/22 21:28:07     54s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[04/22 21:28:07     54s] *** Finished optDesign ***
[04/22 21:28:07     54s] Info: pop threads available for lower-level modules during optimization.
[04/22 21:28:07     54s] Deleting Lib Analyzer.
[04/22 21:28:07     54s] 29 instances only resized, 64 buffers added on 15 nets (with 2 drivers resized)
[04/22 21:28:07     54s] 
[04/22 21:28:07     54s] 
[04/22 21:28:07     54s] **WARN: (IMPTCM-70):	Option "-effort low" for command setOptMode is obsolete and has been replaced by "setDesignMode -flowEffort express". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "setDesignMode -flowEffort express".
[04/22 21:28:07     54s] *** Finished with optVirtual (cpu=0:00:04, real=0:00:04, mem=919.61M).
[04/22 21:28:07     54s] Deriving budgets for Setup view present_enc_av
[04/22 21:28:07     54s] Phase 1 timing budget data preparation (Setup)
[04/22 21:28:07     54s] Ptn Name AsyncMux_width80
[04/22 21:28:07     54s] *** Completed the optVirtual stage - (cpu=0:00:00.0, real=0:00:00.0 mem=919.6M) ***
[04/22 21:28:07     54s] Phase 2 timing budget data preparation (setup) (mem=919.613M)
[04/22 21:28:07     54s] Completed Phase 2 timing budget data preparation (setup) (cpu=0:00:00.1 mem=919.613M)
[04/22 21:28:07     54s] Phase 3 timing budget data preparation (setup) (mem=919.613M)
[04/22 21:28:07     54s] Processing clock for object AsyncMux_width80 (mem=919.613M).....
[04/22 21:28:07     54s] Completed processing clock for object AsyncMux_width80 (cpu=0:00:00.0 mem=919.613M).....
[04/22 21:28:07     54s] Processing inputs(SDC) for object AsyncMux_width80 (mem=919.613M)...
[04/22 21:28:07     54s] Completed processing inputs(SDC) for object AsyncMux_width80 (cpu=0:00:00.0 mem=919.613M)...
[04/22 21:28:07     54s] Processing outputs(SDC) for object AsyncMux_width80 (mem=919.613M)...
[04/22 21:28:07     54s] Completed processing outputs(SDC) for object AsyncMux_width80 (cpu=0:00:00.0 mem=919.613M)...
[04/22 21:28:07     54s] Processing inputs(lib) for object AsyncMux_width80 (mem=919.613M)...
[04/22 21:28:07     54s] Completed processing inputs(lib) for object AsyncMux_width80 (cpu=0:00:00.0 mem=919.613M)...
[04/22 21:28:07     54s] Processing outputs(lib) for object AsyncMux_width80 (mem=919.613M)...
[04/22 21:28:07     55s] Completed processing outputs(lib) for object AsyncMux_width80 (cpu=0:00:00.0 mem=919.613M)...
[04/22 21:28:07     55s] ***Completed processing of object AsyncMux_width80 (cpu=0:00:00.0 mem=919.6M)***
[04/22 21:28:07     55s] *** Derive timing shell (cpu=0:00:00.1 mem=919.6M) ***
[04/22 21:28:07     55s] ***Completed processing PE (cpu=0:00:00.0 mem=919.613M)***
[04/22 21:28:07     55s] *** Justify budget for the object AsyncMux_width80 ***
[04/22 21:28:07     55s] *** End justify budget for the object AsyncMux_width80 (cpu=0:00:00.2 mem=921.6M) ***
[04/22 21:28:07     55s] Save timing shell in file /tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/.tbTempPushDownCstr_DRBbIH
[04/22 21:28:07     55s] ***Completed processing push down constraints (cpu=0:00:00.0 mem=921.613M)***
[04/22 21:28:07     55s] Completed derive budget for Setup view present_enc_av (cpu=0:00:00.3 mem=921.613M)
[04/22 21:28:07     55s] #################################################################################
[04/22 21:28:07     55s] # Design Stage: PostRoute
[04/22 21:28:07     55s] # Design Name: PresentEnc
[04/22 21:28:07     55s] # Design Mode: 90nm
[04/22 21:28:07     55s] # Analysis Mode: MMMC Non-OCV 
[04/22 21:28:07     55s] # Parasitics Mode: No SPEF/RCDB
[04/22 21:28:07     55s] # Signoff Settings: SI Off 
[04/22 21:28:07     55s] #################################################################################
[04/22 21:28:07     55s] AAE_INFO: 1 threads acquired from CTE.
[04/22 21:28:07     55s] Calculate delays in Single mode...
[04/22 21:28:07     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 905.5M, InitMEM = 905.5M)
[04/22 21:28:07     55s] Start delay calculation (fullDC) (1 T). (MEM=905.48)
[04/22 21:28:07     55s] End AAE Lib Interpolated Model. (MEM=921.613 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:28:07     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[44]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[42]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[40]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[39]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[37]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[36]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[35]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[34]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[33]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[32]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     55s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:08     56s] Total number of fetched objects 1570
[04/22 21:28:08     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:28:08     56s] End delay calculation. (MEM=988.387 CPU=0:00:00.6 REAL=0:00:01.0)
[04/22 21:28:08     56s] End delay calculation (fullDC). (MEM=988.387 CPU=0:00:00.7 REAL=0:00:01.0)
[04/22 21:28:08     56s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 988.4M) ***
[04/22 21:28:08     56s] 
[04/22 21:28:08     56s] Footprint cell infomation for RecomputeHighFanoutDelayEstimateForHold
[04/22 21:28:08     56s] *info: There are 2 candidate Buffer cells
[04/22 21:28:08     56s] *info: There are 4 candidate Inverter cells
[04/22 21:28:08     56s] 
[04/22 21:28:08     56s] *** Done with optVirtual - (cpu=0:00:00.3, real=0:00:00.0 mem=1052.4M) ***
[04/22 21:28:08     56s] Deriving budgets for Hold view present_enc_av
[04/22 21:28:08     56s] Phase 1 timing budget data preparation (Hold)
[04/22 21:28:08     56s] Ptn Name AsyncMux_width80
[04/22 21:28:08     56s] *** Completed the optVirtual stage - (cpu=0:00:00.0, real=0:00:00.0 mem=1052.4M) ***
[04/22 21:28:08     56s] Phase 2 timing budget data preparation (hold) (mem=1052.449M)
[04/22 21:28:08     56s] Completed Phase 2 timing budget data preparation (hold) (cpu=0:00:00.1 mem=1052.449M)
[04/22 21:28:08     56s] Phase 3 timing budget data preparation (hold) (mem=1052.449M)
[04/22 21:28:08     56s] Processing clock for object AsyncMux_width80 (mem=1052.449M).....
[04/22 21:28:08     56s] Completed processing clock for object AsyncMux_width80 (cpu=0:00:00.0 mem=1052.449M).....
[04/22 21:28:08     56s] Processing inputs(SDC) for object AsyncMux_width80 (mem=1052.449M)...
[04/22 21:28:08     56s] Completed processing inputs(SDC) for object AsyncMux_width80 (cpu=0:00:00.0 mem=1052.449M)...
[04/22 21:28:08     56s] Processing outputs(SDC) for object AsyncMux_width80 (mem=1052.449M)...
[04/22 21:28:08     56s] Completed processing outputs(SDC) for object AsyncMux_width80 (cpu=0:00:00.0 mem=1052.449M)...
[04/22 21:28:08     56s] Processing inputs(lib) for object AsyncMux_width80 (mem=1052.449M)...
[04/22 21:28:08     56s] Completed processing inputs(lib) for object AsyncMux_width80 (cpu=0:00:00.0 mem=1052.449M)...
[04/22 21:28:08     56s] Processing outputs(lib) for object AsyncMux_width80 (mem=1052.449M)...
[04/22 21:28:08     56s] Completed processing outputs(lib) for object AsyncMux_width80 (cpu=0:00:00.0 mem=1052.449M)...
[04/22 21:28:08     56s] ***Completed processing of object AsyncMux_width80 (cpu=0:00:00.1 mem=1052.4M)***
[04/22 21:28:08     56s] *** Derive timing shell (cpu=0:00:00.1 mem=1052.4M) ***
[04/22 21:28:08     56s] ***Completed processing PE (cpu=0:00:00.0 mem=1052.449M)***
[04/22 21:28:08     56s] *** Justify budget for the object AsyncMux_width80 ***
[04/22 21:28:09     56s] *** End justify budget for the object AsyncMux_width80 (cpu=0:00:00.2 mem=1052.5M) ***
[04/22 21:28:09     56s] Save timing shell in file /tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/.tbTempPushDownCstr_zh6HN2
[04/22 21:28:09     56s] ***Completed processing push down constraints (cpu=0:00:00.0 mem=1052.449M)***
[04/22 21:28:09     56s] Completed derive budget for Hold view present_enc_av (cpu=0:00:00.3 mem=1052.449M)
[04/22 21:28:09     56s] *Info: Begin of clearActiveLogicView (mem=997.214844M)
[04/22 21:28:09     56s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=978.4M) ***
[04/22 21:28:09     56s] Current (total cpu=0:00:56.9, real=0:01:10, peak res=735.0M, current mem=735.0M)
[04/22 21:28:09     56s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=735.0M, current mem=699.2M)
[04/22 21:28:09     56s] Current (total cpu=0:00:57.0, real=0:01:10, peak res=735.0M, current mem=699.2M)
[04/22 21:28:09     56s] Ending "clearActiveLogicView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=735.0M, current mem=699.2M)
[04/22 21:28:09     56s] 
[04/22 21:28:09     56s] ::Rda_CDTV::setCDTVMode -noKeepInstInSdc
[04/22 21:28:09     56s] 
[04/22 21:28:09     56s] 
[04/22 21:28:09     56s] ::Rda_CDTV::setCDTVMode -noTraceConstantRoot
[04/22 21:28:09     56s] 
[04/22 21:28:09     56s] 
[04/22 21:28:09     56s] ::Rda_CDTV::setCDTVMode -noReduceUnusedConstant
[04/22 21:28:09     56s] 
[04/22 21:28:09     56s] 
[04/22 21:28:09     56s] ::Rda_CDTV::setCDTVMode -reduceFalsePath
[04/22 21:28:09     56s] 
[04/22 21:28:09     56s] #% End deriveTimingBudget (date=04/22 21:28:09, total cpu=0:00:06.4, real=0:00:07.0, peak res=735.0M, current mem=699.2M)
[04/22 21:28:09     56s] <CMD> deriveTimingBudget -justify -ptn AsyncMux_width64
[04/22 21:28:09     57s] #% Begin deriveTimingBudget (date=04/22 21:28:09, mem=699.2M)
[04/22 21:28:09     57s] ..Deriving timing budget for partitioned modules
[04/22 21:28:09     57s] *** Derive timing budget will use the CTE timing engine ***
[04/22 21:28:09     57s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_budgeting_mode' has become obsolete. It will be removed in the next release.
[04/22 21:28:09     57s] Budgets will be derived for the MMMC views 
[04/22 21:28:09     57s] 
[04/22 21:28:09     57s] ::Rda_CDTV::setCDTVMode -keepInstInSdc
[04/22 21:28:09     57s] ::Rda_CDTV::setCDTVMode -traceConstantRoot
[04/22 21:28:09     57s] ::Rda_CDTV::setCDTVMode -reduceUnusedConstant
[04/22 21:28:09     57s] ::Rda_CDTV::setCDTVMode -noReduceFalsePath
[04/22 21:28:09     57s] 
[04/22 21:28:09     57s] *Info: Begin of createActiveLogicView (mem=967.347656M)
[04/22 21:28:09     57s] *Info: CDTV Extra options: 
[04/22 21:28:09     57s] *Info: Creating Block Interface Virtual Partition.
[04/22 21:28:09     57s] **WARN: (IMPILM-349):	setIlmMode -keepAsync false conflicts with setAnalysisMode -asyncChecks async setting. setIlmMode -keepAsync false will be used in the ILM flow.
[04/22 21:28:09     57s] Type 'man IMPILM-349' for more detail.
[04/22 21:28:09     57s] *Info: Using CTE mode ...
[04/22 21:28:09     57s] *** Constant Propagation Marking in Setup Analysis Mode Begin (mem=973.1M) ***
[04/22 21:28:09     57s] *** Found 151 constant pins (0:00:00.0) ***
[04/22 21:28:09     57s] *** Constant Propagation Marking End (cpu=0:00:00.0 mem=973.1M) ***
[04/22 21:28:09     57s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=973.1M) ***
[04/22 21:28:09     57s] *** Non CTE Mark Clock Nets Begin (mem=973.1M) ***
[04/22 21:28:09     57s] *** Non CTE Mark Clock Nets End (cpu=0:00:00.0 mem=973.1M) ***
[04/22 21:28:09     57s] Deriving Virtual Partition of (PresentEnc) using constraint mode present_enc_cm ...
[04/22 21:28:09     57s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=973.1M) ***
[04/22 21:28:09     57s] *** Marking     9/1432 (0%) insts as TAIgnored.
[04/22 21:28:09     57s] *** Marking     9/1579 (0%) nets as TAIgnored.
[04/22 21:28:09     57s] *** Commit Timing View Marking (cpu=0:00:00.1, mem=970.4M) ***
[04/22 21:28:09     57s] -----------------------------------------------------------------------------------
[04/22 21:28:09     57s] 	Create Active Logic View Summary
[04/22 21:28:09     57s] -----------------------------------------------------------------------------------
[04/22 21:28:09     57s] Reduced Instances         Reduced Registers 
[04/22 21:28:09     57s] -----------------------------------------------------------------------------------
[04/22 21:28:09     57s] 9/1432 (0%)		0/151 (0%)
[04/22 21:28:09     57s] -----------------------------------------------------------------------------------
[04/22 21:28:09     57s] *** Build Timing Graph Begin (mem=872.417969M)
[04/22 21:28:09     57s] Current (total cpu=0:00:57.2, real=0:01:10, peak res=735.0M, current mem=691.3M)
[04/22 21:28:09     57s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=698.9M, current mem=698.9M)
[04/22 21:28:09     57s] Current (total cpu=0:00:57.3, real=0:01:10, peak res=735.0M, current mem=698.9M)
[04/22 21:28:09     57s] *** Build Timing Graph End (cpu=0.17, mem=966.089844M)
[04/22 21:28:09     57s] Ending "createActiveLogicView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=699.2M, current mem=698.9M)
[04/22 21:28:09     57s] Starting setOptMode  -partitionList { AsyncMux_width64} (mem=966.1M) 
[04/22 21:28:09     57s] Starting optVirtual -reset -skipRCInit (mem=966.1M) 
[04/22 21:28:09     57s] **WARN: (IMPOPT-576):	211 nets have unplaced terms. 
[04/22 21:28:09     57s] Type 'man IMPOPT-576' for more detail.
[04/22 21:28:09     57s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/22 21:28:09     57s] Core basic site is CoreSite
[04/22 21:28:09     57s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:09     57s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 21:28:09     57s] Mark StBox On SiteArr starts
[04/22 21:28:09     57s] Mark StBox On SiteArr ends
[04/22 21:28:09     57s] 
[04/22 21:28:09     57s] #spOpts: mergeVia=F 
[04/22 21:28:09     57s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:09     57s] 
[04/22 21:28:09     57s] GigaOpt running with 1 threads.
[04/22 21:28:09     57s] Info: 1 threads available for lower-level modules during optimization.
[04/22 21:28:09     57s] #spOpts: mergeVia=F 
[04/22 21:28:09     57s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:09     57s] 
[04/22 21:28:09     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=966.1MB).
[04/22 21:28:09     57s] 
[04/22 21:28:09     57s] Creating Lib Analyzer ...
[04/22 21:28:09     57s] Total number of usable buffers from Lib Analyzer: 2 ( BUFX2 BUFX4)
[04/22 21:28:09     57s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[04/22 21:28:09     57s] Total number of usable delay cells from Lib Analyzer: 3 ( CLKBUF1 CLKBUF2 CLKBUF3)
[04/22 21:28:09     57s] 
[04/22 21:28:09     57s] Creating Lib Analyzer, finished. 
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[60] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[57] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[56] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[53] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[52] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[50] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[49] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[48] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[46] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[45] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (IMPOPT-665):	plaintext[44] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/22 21:28:09     57s] Type 'man IMPOPT-665' for more detail.
[04/22 21:28:09     57s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[04/22 21:28:09     57s] To increase the message display limit, refer to the product command reference manual.
[04/22 21:28:09     57s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 702.9M, totSessionCpu=0:00:57 **
[04/22 21:28:09     57s] *** optDesign utilize ART technology is enabled.
[04/22 21:28:09     57s] setTrialRouteMode -calcMinRouteLayerCoeff 1 -handlePreroute true -honorActiveLogicView true -keepMarkedOptRoutes false
[04/22 21:28:09     57s] *** optDesign -preCTS ***
[04/22 21:28:09     57s] DRC Margin: user margin 0.0; extra margin 0.2
[04/22 21:28:09     57s] Setup Target Slack: user slack 0; extra slack 0.1
[04/22 21:28:09     57s] Hold Target Slack: user slack 0
[04/22 21:28:09     57s] 
[04/22 21:28:09     57s] Multi-VT timing optimization disabled based on library information.
[04/22 21:28:09     57s] Deleting Cell Server ...
[04/22 21:28:09     57s] Deleting Lib Analyzer.
[04/22 21:28:09     57s] Creating Cell Server ...(0, 0, 0, 0)
[04/22 21:28:09     57s] Summary for sequential cells identification: 
[04/22 21:28:09     57s]   Identified SBFF number: 3
[04/22 21:28:09     57s]   Identified MBFF number: 0
[04/22 21:28:09     57s]   Identified SB Latch number: 0
[04/22 21:28:09     57s]   Identified MB Latch number: 0
[04/22 21:28:09     57s]   Not identified SBFF number: 0
[04/22 21:28:09     57s]   Not identified MBFF number: 0
[04/22 21:28:09     57s]   Not identified SB Latch number: 0
[04/22 21:28:09     57s]   Not identified MB Latch number: 0
[04/22 21:28:09     57s]   Number of sequential cells which are not FFs: 1
[04/22 21:28:09     57s] Creating Cell Server, finished. 
[04/22 21:28:09     57s] 
[04/22 21:28:09     57s]  Visiting view : present_enc_av
[04/22 21:28:09     57s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:28:09     57s]  Visiting view : present_enc_av
[04/22 21:28:09     57s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:28:09     57s]  Setting StdDelay to 46.10
[04/22 21:28:10     57s] Deleting Cell Server ...
[04/22 21:28:10     57s] Start to check current routing status for nets...
[04/22 21:28:10     57s] All nets are already routed correctly.
[04/22 21:28:10     57s] End to check current routing status for nets (mem=968.1M)
[04/22 21:28:10     57s] Extraction called for design 'PresentEnc' of instances=1432 and nets=1792 using extraction engine 'preRoute' .
[04/22 21:28:10     57s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/22 21:28:10     57s] Type 'man IMPEXT-3530' for more detail.
[04/22 21:28:10     57s] PreRoute RC Extraction called for design PresentEnc.
[04/22 21:28:10     57s] RC Extraction called in multi-corner(1) mode.
[04/22 21:28:10     57s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/22 21:28:10     57s] Type 'man IMPEXT-6197' for more detail.
[04/22 21:28:10     57s] RCMode: PreRoute
[04/22 21:28:10     57s]       RC Corner Indexes            0   
[04/22 21:28:10     57s] Capacitance Scaling Factor   : 1.00000 
[04/22 21:28:10     57s] Resistance Scaling Factor    : 1.00000 
[04/22 21:28:10     57s] Clock Cap. Scaling Factor    : 1.00000 
[04/22 21:28:10     57s] Clock Res. Scaling Factor    : 1.00000 
[04/22 21:28:10     57s] Shrink Factor                : 1.00000
[04/22 21:28:10     57s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/22 21:28:10     57s] Updating RC grid for preRoute extraction ...
[04/22 21:28:10     57s] Initializing multi-corner resistance tables ...
[04/22 21:28:10     57s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 968.098M)
[04/22 21:28:10     57s] 
[04/22 21:28:10     57s] #################################################################################
[04/22 21:28:10     57s] # Design Stage: PostRoute
[04/22 21:28:10     57s] # Design Name: PresentEnc
[04/22 21:28:10     57s] # Design Mode: 90nm
[04/22 21:28:10     57s] # Analysis Mode: MMMC Non-OCV 
[04/22 21:28:10     57s] # Parasitics Mode: No SPEF/RCDB
[04/22 21:28:10     57s] # Signoff Settings: SI Off 
[04/22 21:28:10     57s] #################################################################################
[04/22 21:28:10     57s] AAE_INFO: 1 threads acquired from CTE.
[04/22 21:28:10     57s] Calculate delays in Single mode...
[04/22 21:28:10     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 973.8M, InitMEM = 973.8M)
[04/22 21:28:10     57s] Start delay calculation (fullDC) (1 T). (MEM=973.816)
[04/22 21:28:10     57s] End AAE Lib Interpolated Model. (MEM=989.949 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:28:10     58s] Total number of fetched objects 1570
[04/22 21:28:10     58s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:28:10     58s] End delay calculation. (MEM=1056.72 CPU=0:00:00.6 REAL=0:00:00.0)
[04/22 21:28:10     58s] End delay calculation (fullDC). (MEM=1056.72 CPU=0:00:00.7 REAL=0:00:00.0)
[04/22 21:28:10     58s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1056.7M) ***
[04/22 21:28:10     58s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:58.4 mem=1056.7M)
[04/22 21:28:10     58s] 
------------------------------------------------------------
     Initial Summary(with ART technology)                             
------------------------------------------------------------

Setup views included:
 present_enc_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.012  |
|           TNS (ns):|-710.156 |
|    Violating Paths:|   151   |
|          All Paths:|   302   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.549   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.189%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 727.2M, totSessionCpu=0:00:58 **
[04/22 21:28:10     58s] ** INFO : this run is activating optVirtual flow
[04/22 21:28:10     58s] PhyDesignGrid: maxLocalDensity 0.98
[04/22 21:28:10     58s] ### Creating PhyDesignMc. totSessionCpu=0:00:58.4 mem=993.9M
[04/22 21:28:10     58s] #spOpts: mergeVia=F 
[04/22 21:28:10     58s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:10     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=993.9MB).
[04/22 21:28:10     58s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:58.4 mem=993.9M
[04/22 21:28:10     58s] PhyDesignGrid: maxLocalDensity 0.98
[04/22 21:28:10     58s] ### Creating PhyDesignMc. totSessionCpu=0:00:58.4 mem=993.9M
[04/22 21:28:10     58s] #spOpts: mergeVia=F 
[04/22 21:28:10     58s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:10     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=993.9MB).
[04/22 21:28:10     58s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:58.4 mem=993.9M
[04/22 21:28:10     58s] *** Starting optimizing excluded clock nets MEM= 993.9M) ***
[04/22 21:28:10     58s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 993.9M) ***
[04/22 21:28:10     58s] Begin: GigaOpt high fanout net optimization
[04/22 21:28:10     58s] Info: 9 don't touch nets, 0 undriven net  excluded from IPO operation.
[04/22 21:28:10     58s] Info: 1 clock net  excluded from IPO operation.
[04/22 21:28:10     58s] PhyDesignGrid: maxLocalDensity 0.98
[04/22 21:28:10     58s] ### Creating PhyDesignMc. totSessionCpu=0:00:58.5 mem=1001.9M
[04/22 21:28:10     58s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:10     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1001.9MB).
[04/22 21:28:10     58s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:58.5 mem=1001.9M
[04/22 21:28:10     58s] 
[04/22 21:28:10     58s] Creating Lib Analyzer ...
[04/22 21:28:10     58s] Creating Cell Server ...(0, 0, 0, 0)
[04/22 21:28:10     58s] Summary for sequential cells identification: 
[04/22 21:28:10     58s]   Identified SBFF number: 3
[04/22 21:28:10     58s]   Identified MBFF number: 0
[04/22 21:28:10     58s]   Identified SB Latch number: 0
[04/22 21:28:10     58s]   Identified MB Latch number: 0
[04/22 21:28:10     58s]   Not identified SBFF number: 0
[04/22 21:28:10     58s]   Not identified MBFF number: 0
[04/22 21:28:10     58s]   Not identified SB Latch number: 0
[04/22 21:28:10     58s]   Not identified MB Latch number: 0
[04/22 21:28:10     58s]   Number of sequential cells which are not FFs: 1
[04/22 21:28:10     58s] Creating Cell Server, finished. 
[04/22 21:28:10     58s] 
[04/22 21:28:10     58s]  Visiting view : present_enc_av
[04/22 21:28:10     58s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:28:10     58s]  Visiting view : present_enc_av
[04/22 21:28:10     58s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000)
[04/22 21:28:10     58s]  Setting StdDelay to 46.10
[04/22 21:28:10     58s] Total number of usable buffers from Lib Analyzer: 2 ( BUFX2 BUFX4)
[04/22 21:28:10     58s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[04/22 21:28:10     58s] Total number of usable delay cells from Lib Analyzer: 3 ( CLKBUF1 CLKBUF2 CLKBUF3)
[04/22 21:28:10     58s] 
[04/22 21:28:11     58s] Creating Lib Analyzer, finished. 
[04/22 21:28:11     58s] 
[04/22 21:28:11     58s] #optDebug: {2, 0.758, 0.8500} {3, 0.507, 0.8488} {4, 0.507, 0.8488} {5, 0.382, 0.6924} {6, 0.132, 0.4325} {7, 0.132, 0.4325} {8, 0.044, 0.3559} {9, 0.044, 0.3559} {10, 0.022, 0.3377} 
[04/22 21:28:11     58s] End: GigaOpt high fanout net optimization
[04/22 21:28:11     58s] Begin: GigaOpt DRV Optimization
[04/22 21:28:11     58s] Info: 9 don't touch nets, 0 undriven net  excluded from IPO operation.
[04/22 21:28:11     58s] Info: 1 clock net  excluded from IPO operation.
[04/22 21:28:11     58s] PhyDesignGrid: maxLocalDensity 3.00
[04/22 21:28:11     58s] ### Creating PhyDesignMc. totSessionCpu=0:00:58.9 mem=1116.4M
[04/22 21:28:11     58s] #spOpts: mergeVia=F 
[04/22 21:28:11     58s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:11     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1116.4MB).
[04/22 21:28:11     58s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:58.9 mem=1116.4M
[04/22 21:28:11     58s] 
[04/22 21:28:11     58s] #optDebug: {2, 0.758, 0.8500} {3, 0.507, 0.8488} {4, 0.507, 0.8488} {5, 0.382, 0.6924} {6, 0.132, 0.4325} {7, 0.132, 0.4325} {8, 0.044, 0.3559} {9, 0.044, 0.3559} {10, 0.022, 0.3377} 
[04/22 21:28:11     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:28:11     59s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/22 21:28:11     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:28:11     59s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/22 21:28:11     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:28:11     59s] Info: violation cost 6.419223 (cap = 6.419223, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/22 21:28:11     59s] |     0|     0|     0.00|     4|     4|    -0.60|     0|     0|     0|     0|    -5.01|  -710.15|       0|       0|       0|  86.19|          |         |
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
[04/22 21:28:11     59s] **WARN: (EMS-27):	Message (IMPOPT-3161) has exceeded the current message display limit of 20.
[04/22 21:28:11     59s] To increase the message display limit, refer to the product command reference manual.
[04/22 21:28:11     59s] Dumping Information for Job 0 **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
 
[04/22 21:28:11     59s] Dumping Information for Job 1 **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
 
[04/22 21:28:11     59s] Dumping Information for Job 2 **WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
**WARN: (IMPOPT-3161):	Cannot find node to be deleted.
 
[04/22 21:28:11     59s] Dumping Information for Job 3 **WARN: (EMS-27):	Message (IMPOPT-3161) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
[04/22 21:28:12     59s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/22 21:28:12     59s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.60|  -182.56|       3|       0|       0|  86.30| 0:00:01.0|  1137.2M|
[04/22 21:28:12     59s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/22 21:28:12     59s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.60|  -182.56|       0|       0|       0|  86.30| 0:00:00.0|  1137.2M|
[04/22 21:28:12     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/22 21:28:12     59s] **** Begin NDR-Layer Usage Statistics ****
[04/22 21:28:12     59s] 0 Ndr or Layer constraints added by optimization 
[04/22 21:28:12     59s] **** End NDR-Layer Usage Statistics ****
[04/22 21:28:12     59s] 
[04/22 21:28:12     59s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1137.2M) ***
[04/22 21:28:12     59s] 
[04/22 21:28:12     59s] End: GigaOpt DRV Optimization
[04/22 21:28:12     59s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/22 21:28:12     59s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 731.7M, totSessionCpu=0:01:00 **
[04/22 21:28:12     59s] Deleting Lib Analyzer.
[04/22 21:28:12     59s] Begin: GigaOpt Global Optimization
[04/22 21:28:12     59s] *info: use new DP (enabled)
[04/22 21:28:12     59s] Info: 9 don't touch nets, 0 undriven net  excluded from IPO operation.
[04/22 21:28:12     59s] Info: 1 clock net  excluded from IPO operation.
[04/22 21:28:12     59s] PhyDesignGrid: maxLocalDensity 1.20
[04/22 21:28:12     59s] ### Creating PhyDesignMc. totSessionCpu=0:00:59.6 mem=1003.7M
[04/22 21:28:12     59s] #spOpts: mergeVia=F 
[04/22 21:28:12     59s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:28:12     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1003.7MB).
[04/22 21:28:12     59s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:59.6 mem=1003.7M
[04/22 21:28:12     59s] 
[04/22 21:28:12     59s] Creating Lib Analyzer ...
[04/22 21:28:12     59s] Total number of usable buffers from Lib Analyzer: 2 ( BUFX2 BUFX4)
[04/22 21:28:12     59s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[04/22 21:28:12     59s] Total number of usable delay cells from Lib Analyzer: 3 ( CLKBUF1 CLKBUF2 CLKBUF3)
[04/22 21:28:12     59s] 
[04/22 21:28:12     59s] Creating Lib Analyzer, finished. 
[04/22 21:28:12     59s] 
[04/22 21:28:12     59s] #optDebug: {2, 0.758, 0.8500} {3, 0.507, 0.8500} {4, 0.507, 0.8500} {5, 0.382, 0.8500} {6, 0.132, 0.5406} {7, 0.132, 0.5406} {8, 0.044, 0.4448} {9, 0.044, 0.4448} {10, 0.022, 0.4222} 
[04/22 21:28:12     60s] *info: 9 don't touch nets excluded
[04/22 21:28:12     60s] *info: 1 clock net excluded
[04/22 21:28:12     60s] *info: 2 special nets excluded.
[04/22 21:28:12     60s] *info: 213 no-driver nets excluded.
[04/22 21:28:12     60s] ** GigaOpt Global Opt WNS Slack -1.601  TNS Slack -182.563 
[04/22 21:28:12     60s] +--------+--------+----------+------------+--------+--------------+---------+-------------------------+
[04/22 21:28:12     60s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|        End Point        |
[04/22 21:28:12     60s] +--------+--------+----------+------------+--------+--------------+---------+-------------------------+
[04/22 21:28:12     60s] |  -1.601|-182.563|    86.30%|   0:00:00.0| 1153.2M|present_enc_av|  default| regText/reg_reg[24]/D   |
[04/22 21:28:13     60s] **WARN: (IMPOPT-664):	Net start cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[04/22 21:28:13     60s] Dumping Information for Job 331 **WARN: (IMPOPT-664):	Net start cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
[04/22 21:28:13     60s] |  -0.139|  -0.258|    88.36%|   0:00:01.0| 1156.8M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:13     61s] |  -0.101|  -0.176|    88.39%|   0:00:00.0| 1156.8M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:13     61s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1156.8M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:13     61s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1156.8M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:13     61s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1156.8M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:13     61s] |  -0.082|  -0.156|    88.49%|   0:00:00.0| 1156.8M|present_enc_av|  default| regText/reg_reg[62]/D   |
[04/22 21:28:13     61s] +--------+--------+----------+------------+--------+--------------+---------+-------------------------+
[04/22 21:28:13     61s] 
[04/22 21:28:13     61s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1156.8M) ***
[04/22 21:28:13     61s] 
[04/22 21:28:13     61s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1156.8M) ***
[04/22 21:28:13     61s] **** Begin NDR-Layer Usage Statistics ****
[04/22 21:28:13     61s] 0 Ndr or Layer constraints added by optimization 
[04/22 21:28:13     61s] **** End NDR-Layer Usage Statistics ****
[04/22 21:28:13     61s] ** GigaOpt Global Opt End WNS Slack -0.082  TNS Slack -0.157 
[04/22 21:28:13     61s] End: GigaOpt Global Optimization
[04/22 21:28:13     61s] 
[04/22 21:28:13     61s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.9 real=0:00:05.9)
[04/22 21:28:13     61s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[04/22 21:28:13     61s] *** Finished optDesign ***
[04/22 21:28:13     61s] Info: pop threads available for lower-level modules during optimization.
[04/22 21:28:13     61s] Deleting Lib Analyzer.
[04/22 21:28:13     61s] 29 instances only resized, 64 buffers added on 15 nets (with 2 drivers resized)
[04/22 21:28:13     61s] 
[04/22 21:28:13     61s] 
[04/22 21:28:13     61s] **WARN: (IMPTCM-70):	Option "-effort low" for command setOptMode is obsolete and has been replaced by "setDesignMode -flowEffort express". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "setDesignMode -flowEffort express".
[04/22 21:28:13     61s] *** Finished with optVirtual (cpu=0:00:04, real=0:00:04, mem=931.31M).
[04/22 21:28:13     61s] Deriving budgets for Setup view present_enc_av
[04/22 21:28:13     61s] Phase 1 timing budget data preparation (Setup)
[04/22 21:28:13     61s] Ptn Name AsyncMux_width64
[04/22 21:28:13     61s] *** Completed the optVirtual stage - (cpu=0:00:00.0, real=0:00:00.0 mem=931.3M) ***
[04/22 21:28:13     61s] Phase 2 timing budget data preparation (setup) (mem=931.309M)
[04/22 21:28:13     61s] Completed Phase 2 timing budget data preparation (setup) (cpu=0:00:00.1 mem=931.309M)
[04/22 21:28:13     61s] Phase 3 timing budget data preparation (setup) (mem=931.309M)
[04/22 21:28:13     61s] Processing clock for object AsyncMux_width64 (mem=931.309M).....
[04/22 21:28:13     61s] Completed processing clock for object AsyncMux_width64 (cpu=0:00:00.0 mem=931.309M).....
[04/22 21:28:13     61s] Processing inputs(SDC) for object AsyncMux_width64 (mem=931.309M)...
[04/22 21:28:13     61s] Completed processing inputs(SDC) for object AsyncMux_width64 (cpu=0:00:00.0 mem=931.309M)...
[04/22 21:28:13     61s] Processing outputs(SDC) for object AsyncMux_width64 (mem=931.309M)...
[04/22 21:28:13     61s] Completed processing outputs(SDC) for object AsyncMux_width64 (cpu=0:00:00.0 mem=931.309M)...
[04/22 21:28:13     61s] Processing inputs(lib) for object AsyncMux_width64 (mem=931.309M)...
[04/22 21:28:13     61s] Completed processing inputs(lib) for object AsyncMux_width64 (cpu=0:00:00.0 mem=931.309M)...
[04/22 21:28:13     61s] Processing outputs(lib) for object AsyncMux_width64 (mem=931.309M)...
[04/22 21:28:13     61s] Completed processing outputs(lib) for object AsyncMux_width64 (cpu=0:00:00.0 mem=931.309M)...
[04/22 21:28:13     61s] ***Completed processing of object AsyncMux_width64 (cpu=0:00:00.0 mem=931.3M)***
[04/22 21:28:13     61s] *** Derive timing shell (cpu=0:00:00.1 mem=931.3M) ***
[04/22 21:28:13     61s] ***Completed processing PE (cpu=0:00:00.0 mem=931.309M)***
[04/22 21:28:13     61s] *** Justify budget for the object AsyncMux_width64 ***
[04/22 21:28:13     61s] *** End justify budget for the object AsyncMux_width64 (cpu=0:00:00.2 mem=931.3M) ***
[04/22 21:28:13     61s] Save timing shell in file /tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/.tbTempPushDownCstr_p4mImD
[04/22 21:28:13     61s] ***Completed processing push down constraints (cpu=0:00:00.0 mem=931.309M)***
[04/22 21:28:13     61s] Completed derive budget for Setup view present_enc_av (cpu=0:00:00.3 mem=931.309M)
[04/22 21:28:14     61s] #################################################################################
[04/22 21:28:14     61s] # Design Stage: PostRoute
[04/22 21:28:14     61s] # Design Name: PresentEnc
[04/22 21:28:14     61s] # Design Mode: 90nm
[04/22 21:28:14     61s] # Analysis Mode: MMMC Non-OCV 
[04/22 21:28:14     61s] # Parasitics Mode: No SPEF/RCDB
[04/22 21:28:14     61s] # Signoff Settings: SI Off 
[04/22 21:28:14     61s] #################################################################################
[04/22 21:28:14     61s] AAE_INFO: 1 threads acquired from CTE.
[04/22 21:28:14     61s] Calculate delays in Single mode...
[04/22 21:28:14     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 915.2M, InitMEM = 915.2M)
[04/22 21:28:14     61s] Start delay calculation (fullDC) (1 T). (MEM=915.176)
[04/22 21:28:14     61s] End AAE Lib Interpolated Model. (MEM=931.309 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:28:14     61s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[44]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[42]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[40]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[39]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[37]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[36]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[35]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[34]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[33]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[32]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:28:14     62s] Total number of fetched objects 1570
[04/22 21:28:14     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:28:14     62s] End delay calculation. (MEM=998.082 CPU=0:00:00.6 REAL=0:00:00.0)
[04/22 21:28:14     62s] End delay calculation (fullDC). (MEM=998.082 CPU=0:00:00.7 REAL=0:00:00.0)
[04/22 21:28:14     62s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 998.1M) ***
[04/22 21:28:14     62s] 
[04/22 21:28:14     62s] Footprint cell infomation for RecomputeHighFanoutDelayEstimateForHold
[04/22 21:28:14     62s] *info: There are 2 candidate Buffer cells
[04/22 21:28:14     62s] *info: There are 4 candidate Inverter cells
[04/22 21:28:14     62s] 
[04/22 21:28:15     62s] *** Done with optVirtual - (cpu=0:00:00.3, real=0:00:01.0 mem=1146.5M) ***
[04/22 21:28:15     62s] Deriving budgets for Hold view present_enc_av
[04/22 21:28:15     62s] Phase 1 timing budget data preparation (Hold)
[04/22 21:28:15     62s] Ptn Name AsyncMux_width64
[04/22 21:28:15     62s] *** Completed the optVirtual stage - (cpu=0:00:00.0, real=0:00:00.0 mem=1146.5M) ***
[04/22 21:28:15     62s] Phase 2 timing budget data preparation (hold) (mem=1146.520M)
[04/22 21:28:15     62s] Completed Phase 2 timing budget data preparation (hold) (cpu=0:00:00.1 mem=1146.520M)
[04/22 21:28:15     62s] Phase 3 timing budget data preparation (hold) (mem=1146.520M)
[04/22 21:28:15     62s] Processing clock for object AsyncMux_width64 (mem=1146.520M).....
[04/22 21:28:15     62s] Completed processing clock for object AsyncMux_width64 (cpu=0:00:00.0 mem=1146.520M).....
[04/22 21:28:15     62s] Processing inputs(SDC) for object AsyncMux_width64 (mem=1146.520M)...
[04/22 21:28:15     62s] Completed processing inputs(SDC) for object AsyncMux_width64 (cpu=0:00:00.0 mem=1146.520M)...
[04/22 21:28:15     62s] Processing outputs(SDC) for object AsyncMux_width64 (mem=1146.520M)...
[04/22 21:28:15     62s] Completed processing outputs(SDC) for object AsyncMux_width64 (cpu=0:00:00.0 mem=1146.520M)...
[04/22 21:28:15     62s] Processing inputs(lib) for object AsyncMux_width64 (mem=1146.520M)...
[04/22 21:28:15     62s] Completed processing inputs(lib) for object AsyncMux_width64 (cpu=0:00:00.0 mem=1146.520M)...
[04/22 21:28:15     62s] Processing outputs(lib) for object AsyncMux_width64 (mem=1146.520M)...
[04/22 21:28:15     62s] Completed processing outputs(lib) for object AsyncMux_width64 (cpu=0:00:00.0 mem=1146.520M)...
[04/22 21:28:15     62s] ***Completed processing of object AsyncMux_width64 (cpu=0:00:00.0 mem=1146.5M)***
[04/22 21:28:15     62s] *** Derive timing shell (cpu=0:00:00.1 mem=1146.5M) ***
[04/22 21:28:15     62s] ***Completed processing PE (cpu=0:00:00.0 mem=1146.520M)***
[04/22 21:28:15     62s] *** Justify budget for the object AsyncMux_width64 ***
[04/22 21:28:15     62s] *** End justify budget for the object AsyncMux_width64 (cpu=0:00:00.2 mem=1146.5M) ***
[04/22 21:28:15     62s] Save timing shell in file /tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/.tbTempPushDownCstr_l9Lx0p
[04/22 21:28:15     62s] ***Completed processing push down constraints (cpu=0:00:00.0 mem=1146.520M)***
[04/22 21:28:15     62s] Completed derive budget for Hold view present_enc_av (cpu=0:00:00.3 mem=1146.520M)
[04/22 21:28:15     62s] *Info: Begin of clearActiveLogicView (mem=1005.347656M)
[04/22 21:28:15     62s] *** Clear Unused Logic Marking (cpu=0:00:00.0, mem=986.5M) ***
[04/22 21:28:15     63s] Current (total cpu=0:01:03, real=0:01:16, peak res=743.7M, current mem=743.7M)
[04/22 21:28:15     63s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=743.7M, current mem=706.4M)
[04/22 21:28:15     63s] Current (total cpu=0:01:03, real=0:01:16, peak res=743.7M, current mem=706.4M)
[04/22 21:28:15     63s] Ending "clearActiveLogicView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=743.7M, current mem=706.4M)
[04/22 21:28:15     63s] 
[04/22 21:28:15     63s] ::Rda_CDTV::setCDTVMode -noKeepInstInSdc
[04/22 21:28:15     63s] 
[04/22 21:28:15     63s] 
[04/22 21:28:15     63s] ::Rda_CDTV::setCDTVMode -noTraceConstantRoot
[04/22 21:28:15     63s] 
[04/22 21:28:15     63s] 
[04/22 21:28:15     63s] ::Rda_CDTV::setCDTVMode -noReduceUnusedConstant
[04/22 21:28:15     63s] 
[04/22 21:28:15     63s] 
[04/22 21:28:15     63s] ::Rda_CDTV::setCDTVMode -reduceFalsePath
[04/22 21:28:15     63s] 
[04/22 21:28:15     63s] #% End deriveTimingBudget (date=04/22 21:28:15, total cpu=0:00:06.2, real=0:00:06.0, peak res=743.7M, current mem=706.4M)
[04/22 21:28:15     63s] <CMD> partition Reg_width64
[04/22 21:28:15     63s] #% Begin partition (date=04/22 21:28:15, mem=706.4M)
[04/22 21:28:15     63s] Commit/create partition Reg_width64.
[04/22 21:28:15     63s] Building hierarchical netlist for Cell Reg_width64 ...
[04/22 21:28:15     63s] *** Netlist is unique.
[04/22 21:28:15     63s] Updating the floorplan ...
[04/22 21:28:15     63s] Summary report of promoted pins for partition: Reg_width64
[04/22 21:28:15     63s] 	Total number of promoted all pins: 0
[04/22 21:28:15     63s] Summary report of promoted pins for partition: Reg_width64
[04/22 21:28:15     63s] 	Total number of promoted all pins: 0
[04/22 21:28:15     63s] #% End partition (date=04/22 21:28:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=706.4M, current mem=589.9M)
[04/22 21:28:15     63s] <CMD> partition Reg_width80
[04/22 21:28:15     63s] #% Begin partition (date=04/22 21:28:15, mem=589.9M)
[04/22 21:28:15     63s] Commit/create partition Reg_width80.
[04/22 21:28:15     63s] Building hierarchical netlist for Cell Reg_width80 ...
[04/22 21:28:15     63s] *** Netlist is unique.
[04/22 21:28:15     63s] Updating the floorplan ...
[04/22 21:28:15     63s] Summary report of promoted pins for partition: Reg_width80
[04/22 21:28:15     63s] 	Total number of promoted all pins: 0
[04/22 21:28:15     63s] Summary report of promoted pins for partition: Reg_width80
[04/22 21:28:15     63s] 	Total number of promoted all pins: 0
[04/22 21:28:15     63s] #% End partition (date=04/22 21:28:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=590.0M, current mem=590.0M)
[04/22 21:28:15     63s] <CMD> partition AsyncMux_width80
[04/22 21:28:15     63s] #% Begin partition (date=04/22 21:28:15, mem=590.0M)
[04/22 21:28:16     63s] Commit/create partition AsyncMux_width80.
[04/22 21:28:16     63s] Building hierarchical netlist for Cell AsyncMux_width80 ...
[04/22 21:28:16     63s] *** Netlist is unique.
[04/22 21:28:16     63s] Updating the floorplan ...
[04/22 21:28:16     63s] Summary report of promoted pins for partition: AsyncMux_width80
[04/22 21:28:16     63s] 	Total number of promoted all pins: 0
[04/22 21:28:16     63s] Summary report of promoted pins for partition: AsyncMux_width80
[04/22 21:28:16     63s] 	Total number of promoted all pins: 0
[04/22 21:28:16     63s] #% End partition (date=04/22 21:28:16, total cpu=0:00:00.0, real=0:00:01.0, peak res=590.0M, current mem=590.0M)
[04/22 21:28:16     63s] <CMD> partition AsyncMux_width64
[04/22 21:28:16     63s] #% Begin partition (date=04/22 21:28:16, mem=590.0M)
[04/22 21:28:16     63s] Commit/create partition AsyncMux_width64.
[04/22 21:28:16     63s] Building hierarchical netlist for Cell AsyncMux_width64 ...
[04/22 21:28:16     63s] *** Netlist is unique.
[04/22 21:28:16     63s] Updating the floorplan ...
[04/22 21:28:16     63s] Summary report of promoted pins for partition: AsyncMux_width64
[04/22 21:28:16     63s] 	Total number of promoted all pins: 0
[04/22 21:28:16     63s] Summary report of promoted pins for partition: AsyncMux_width64
[04/22 21:28:16     63s] 	Total number of promoted all pins: 0
[04/22 21:28:16     63s] #% End partition (date=04/22 21:28:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=590.1M, current mem=590.1M)
[04/22 21:28:16     63s] <CMD> savePartition
[04/22 21:28:16     63s] #% Begin savePartition (date=04/22 21:28:16, mem=590.1M)
[04/22 21:28:16     63s] Save timing shell in file AsyncMux_width64/AsyncMux_width64_present_enc_av.constr.pt
[04/22 21:28:16     63s] **WARN: (IMPTB-46):	Partition AsyncMux_width80 not in the timing shell
[04/22 21:28:16     63s] **WARN: (IMPTB-46):	Partition Reg_width80 not in the timing shell
[04/22 21:28:16     63s] **WARN: (IMPTB-46):	Partition Reg_width64 not in the timing shell
[04/22 21:28:16     63s] Save input loading of partitioned cells in the file PresentEnc/AsyncMux_width64_present_enc_av_max.lib
[04/22 21:28:16     63s] Save input loading of partitioned cells in the file PresentEnc/AsyncMux_width64_present_enc_av_min.lib
[04/22 21:28:16     63s] Save partition Reg_width64
[04/22 21:28:16     63s] Save netlist in file Reg_width64/Reg_width64.v.bin
[04/22 21:28:16     63s] Writing Binary DB to Reg_width64/Reg_width64.v.bin in single-threaded mode...
[04/22 21:28:16     63s] Save globals in file Reg_width64/Reg_width64.globals
[04/22 21:28:16     63s] Save floor plan in file Reg_width64/Reg_width64.fp.gz
[04/22 21:28:16     63s] Save placement in file Reg_width64/Reg_width64.place.gz
[04/22 21:28:16     63s] ** Saving stdCellPlacement_binary (version# 1) ...
[04/22 21:28:16     63s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=885.6M) ***
[04/22 21:28:16     63s] Save route in file Reg_width64/Reg_width64.route.gz
[04/22 21:28:16     63s] **WARN: (IMPSYC-1785):	Saving wires file without congestion map
[04/22 21:28:16     63s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=885.6M) ***
[04/22 21:28:16     63s] Saving property file Reg_width64/Reg_width64.prop
[04/22 21:28:16     63s] Save cell LEF in file PresentEnc/Reg_width64.partition.lef
[04/22 21:28:16     63s] Save mode in file Reg_width64/Reg_width64.mode
[04/22 21:28:16     63s] CMD:::IMEX::make_portable_design  .  ../Reg_width64.enc.dat 0 0 0 ../Reg_width64.enc
[04/22 21:28:16     63s] Save partition Reg_width80
[04/22 21:28:16     63s] Save netlist in file Reg_width80/Reg_width80.v.bin
[04/22 21:28:16     63s] Writing Binary DB to Reg_width80/Reg_width80.v.bin in single-threaded mode...
[04/22 21:28:16     63s] Save globals in file Reg_width80/Reg_width80.globals
[04/22 21:28:16     63s] Save floor plan in file Reg_width80/Reg_width80.fp.gz
[04/22 21:28:16     63s] Save placement in file Reg_width80/Reg_width80.place.gz
[04/22 21:28:16     63s] ** Saving stdCellPlacement_binary (version# 1) ...
[04/22 21:28:16     63s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=885.6M) ***
[04/22 21:28:16     63s] Save route in file Reg_width80/Reg_width80.route.gz
[04/22 21:28:16     63s] **WARN: (IMPSYC-1785):	Saving wires file without congestion map
[04/22 21:28:16     63s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=885.6M) ***
[04/22 21:28:16     63s] Saving property file Reg_width80/Reg_width80.prop
[04/22 21:28:16     63s] Save cell LEF in file PresentEnc/Reg_width80.partition.lef
[04/22 21:28:16     63s] Save mode in file Reg_width80/Reg_width80.mode
[04/22 21:28:16     63s] CMD:::IMEX::make_portable_design  .  ../Reg_width80.enc.dat 0 0 0 ../Reg_width80.enc
[04/22 21:28:16     63s] Save partition AsyncMux_width80
[04/22 21:28:16     63s] Save netlist in file AsyncMux_width80/AsyncMux_width80.v.bin
[04/22 21:28:16     63s] Writing Binary DB to AsyncMux_width80/AsyncMux_width80.v.bin in single-threaded mode...
[04/22 21:28:16     63s] Save globals in file AsyncMux_width80/AsyncMux_width80.globals
[04/22 21:28:16     63s] Save floor plan in file AsyncMux_width80/AsyncMux_width80.fp.gz
[04/22 21:28:16     63s] Save placement in file AsyncMux_width80/AsyncMux_width80.place.gz
[04/22 21:28:16     63s] ** Saving stdCellPlacement_binary (version# 1) ...
[04/22 21:28:16     63s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=885.6M) ***
[04/22 21:28:16     63s] Save route in file AsyncMux_width80/AsyncMux_width80.route.gz
[04/22 21:28:16     63s] **WARN: (IMPSYC-1785):	Saving wires file without congestion map
[04/22 21:28:16     63s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=885.6M) ***
[04/22 21:28:16     63s] Saving property file AsyncMux_width80/AsyncMux_width80.prop
[04/22 21:28:16     63s] Save cell LEF in file PresentEnc/AsyncMux_width80.partition.lef
[04/22 21:28:16     63s] Save mode in file AsyncMux_width80/AsyncMux_width80.mode
[04/22 21:28:16     63s] CMD:::IMEX::make_portable_design  .  ../AsyncMux_width80.enc.dat 0 0 0 ../AsyncMux_width80.enc
[04/22 21:28:16     63s] Save partition AsyncMux_width64
[04/22 21:28:16     63s] Save netlist in file AsyncMux_width64/AsyncMux_width64.v.bin
[04/22 21:28:16     63s] Writing Binary DB to AsyncMux_width64/AsyncMux_width64.v.bin in single-threaded mode...
[04/22 21:28:16     63s] Save globals in file AsyncMux_width64/AsyncMux_width64.globals
[04/22 21:28:16     63s] Save floor plan in file AsyncMux_width64/AsyncMux_width64.fp.gz
[04/22 21:28:16     63s] Save placement in file AsyncMux_width64/AsyncMux_width64.place.gz
[04/22 21:28:16     63s] ** Saving stdCellPlacement_binary (version# 1) ...
[04/22 21:28:16     63s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=885.6M) ***
[04/22 21:28:16     63s] Save route in file AsyncMux_width64/AsyncMux_width64.route.gz
[04/22 21:28:16     63s] **WARN: (IMPSYC-1785):	Saving wires file without congestion map
[04/22 21:28:16     63s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=885.6M) ***
[04/22 21:28:16     63s] Saving property file AsyncMux_width64/AsyncMux_width64.prop
[04/22 21:28:16     63s] Save cell LEF in file PresentEnc/AsyncMux_width64.partition.lef
[04/22 21:28:16     63s] Save mode in file AsyncMux_width64/AsyncMux_width64.mode
[04/22 21:28:16     63s] CMD:::IMEX::make_portable_design  .  ../AsyncMux_width64.enc.dat 0 0 0 ../AsyncMux_width64.enc
[04/22 21:28:16     63s] Save top cell PresentEnc
[04/22 21:28:16     63s] Save netlist in file PresentEnc/PresentEnc.v.bin
[04/22 21:28:16     63s] Writing Binary DB to PresentEnc/PresentEnc.v.bin in single-threaded mode...
[04/22 21:28:16     63s] Save globals in file PresentEnc/PresentEnc.globals
[04/22 21:28:16     63s] Save floor plan in file PresentEnc/PresentEnc.fp.gz
[04/22 21:28:16     63s] Save placement in file PresentEnc/PresentEnc.place.gz
[04/22 21:28:16     63s] ** Saving stdCellPlacement_binary (version# 1) ...
[04/22 21:28:16     63s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=885.6M) ***
[04/22 21:28:16     63s] Save route in file PresentEnc/PresentEnc.route.gz
[04/22 21:28:16     63s] **WARN: (IMPSYC-1785):	Saving wires file without congestion map
[04/22 21:28:16     63s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=885.6M) ***
[04/22 21:28:16     63s] Saving property file PresentEnc/PresentEnc.prop
[04/22 21:28:16     63s] Save mode in file PresentEnc/PresentEnc.mode
[04/22 21:28:16     63s] CMD:::IMEX::make_portable_design  . ../PresentEnc.enc.dat 0 0 0 ../PresentEnc.enc
[04/22 21:28:16     63s] 
[04/22 21:28:16     63s] *** Summary of all messages that are not suppressed in this session:
[04/22 21:28:16     63s] Severity  ID               Count  Summary                                  
[04/22 21:28:16     63s] WARNING   IMPSYC-1785          5  Saving wires file without congestion map...
[04/22 21:28:16     63s] WARNING   IMPTB-46             3  Partition %s not in the timing shell     
[04/22 21:28:16     63s] *** Message Summary: 8 warning(s), 0 error(s)
[04/22 21:28:16     63s] 
[04/22 21:28:16     63s] #% End savePartition (date=04/22 21:28:16, total cpu=0:00:00.3, real=0:00:00.0, peak res=593.8M, current mem=593.8M)
[04/22 21:28:16     63s] <CMD> saveTimingBudget -ptn Reg_width64
[04/22 21:28:16     63s] #% Begin saveTimingBudget (date=04/22 21:28:16, mem=593.8M)
[04/22 21:28:16     63s] **WARN: (IMPTB-514):	.libs of partition blocks generated at this stage might have inaccurate power information. To get accurate power information for partition block .libs, commit the partition using "partition" command and save partition data using "savePartition" command.
[04/22 21:28:16     63s] **WARN: (IMPTB-46):	Partition Reg_width64 not in the timing shell
[04/22 21:28:16     63s] #% End saveTimingBudget (date=04/22 21:28:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=593.8M, current mem=593.8M)
[04/22 21:28:16     63s] <CMD> saveTimingBudget -ptn Reg_width80
[04/22 21:28:16     63s] #% Begin saveTimingBudget (date=04/22 21:28:16, mem=593.8M)
[04/22 21:28:16     63s] **WARN: (IMPTB-514):	.libs of partition blocks generated at this stage might have inaccurate power information. To get accurate power information for partition block .libs, commit the partition using "partition" command and save partition data using "savePartition" command.
[04/22 21:28:16     63s] **WARN: (IMPTB-46):	Partition Reg_width80 not in the timing shell
[04/22 21:28:17     63s] #% End saveTimingBudget (date=04/22 21:28:16, total cpu=0:00:00.0, real=0:00:01.0, peak res=593.8M, current mem=593.8M)
[04/22 21:28:17     63s] <CMD> saveTimingBudget -ptn AsyncMux_width80
[04/22 21:28:17     63s] #% Begin saveTimingBudget (date=04/22 21:28:17, mem=593.8M)
[04/22 21:28:17     63s] **WARN: (IMPTB-514):	.libs of partition blocks generated at this stage might have inaccurate power information. To get accurate power information for partition block .libs, commit the partition using "partition" command and save partition data using "savePartition" command.
[04/22 21:28:17     63s] **WARN: (IMPTB-46):	Partition AsyncMux_width80 not in the timing shell
[04/22 21:28:17     63s] #% End saveTimingBudget (date=04/22 21:28:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=593.8M, current mem=593.8M)
[04/22 21:28:17     63s] <CMD> saveTimingBudget -ptn AsyncMux_width64
[04/22 21:28:17     63s] #% Begin saveTimingBudget (date=04/22 21:28:17, mem=593.8M)
[04/22 21:28:17     63s] **WARN: (IMPTB-514):	.libs of partition blocks generated at this stage might have inaccurate power information. To get accurate power information for partition block .libs, commit the partition using "partition" command and save partition data using "savePartition" command.
[04/22 21:28:17     63s] Save timing shell in file AsyncMux_width64/AsyncMux_width64_present_enc_av.constr.pt
[04/22 21:28:17     63s] #% End saveTimingBudget (date=04/22 21:28:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=593.8M, current mem=593.8M)
[04/22 21:31:37     64s] <CMD> check_timing
[04/22 21:31:37     64s] **ERROR: (TA-965):	CTE timing analysis queries are being called without initializing the timing graph. Please call buildTimingGraph to initialize CTE before invoking timing analysis.
<CMD> buildTimingGraph
[04/22 21:31:45     64s] Current (total cpu=0:01:04, real=0:04:46, peak res=743.7M, current mem=700.4M)
[04/22 21:31:45     64s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=707.9M, current mem=707.9M)
[04/22 21:31:45     64s] Current (total cpu=0:01:04, real=0:04:46, peak res=743.7M, current mem=707.9M)
[04/22 21:31:52     64s] <CMD> check_timing
[04/22 21:31:52     64s] #################################################################################
[04/22 21:31:52     64s] # Design Stage: PreRoute
[04/22 21:31:52     64s] # Design Name: PresentEnc
[04/22 21:31:52     64s] # Design Mode: 90nm
[04/22 21:31:52     64s] # Analysis Mode: MMMC Non-OCV 
[04/22 21:31:52     64s] # Parasitics Mode: No SPEF/RCDB
[04/22 21:31:52     64s] # Signoff Settings: SI Off 
[04/22 21:31:52     64s] #################################################################################
[04/22 21:31:52     64s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/22 21:31:52     64s] [NR-eGR] Started earlyGlobalRoute kernel
[04/22 21:31:52     64s] [NR-eGR] Initial Peak syMemory usage = 975.0 MB
[04/22 21:31:52     64s] (I)       Reading DB...
[04/22 21:31:52     64s] (I)       before initializing RouteDB syMemory usage = 975.0 MB
[04/22 21:31:52     64s] (I)       congestionReportName   : 
[04/22 21:31:52     64s] (I)       layerRangeFor2DCongestion : 
[04/22 21:31:52     64s] (I)       buildTerm2TermWires    : 1
[04/22 21:31:52     64s] (I)       doTrackAssignment      : 1
[04/22 21:31:52     64s] (I)       dumpBookshelfFiles     : 0
[04/22 21:31:52     64s] (I)       numThreads             : 1
[04/22 21:31:52     64s] (I)       bufferingAwareRouting  : false
[04/22 21:31:52     64s] [NR-eGR] honorMsvRouteConstraint: false
[04/22 21:31:52     64s] (I)       honorPin               : false
[04/22 21:31:52     64s] (I)       honorPinGuide          : true
[04/22 21:31:52     64s] (I)       honorPartition         : false
[04/22 21:31:52     64s] (I)       allowPartitionCrossover: false
[04/22 21:31:52     64s] (I)       honorSingleEntry       : true
[04/22 21:31:52     64s] (I)       honorSingleEntryStrong : true
[04/22 21:31:52     64s] (I)       handleViaSpacingRule   : false
[04/22 21:31:52     64s] (I)       handleEolSpacingRule   : false
[04/22 21:31:52     64s] (I)       PDConstraint           : none
[04/22 21:31:52     64s] (I)       expBetterNDRHandling   : false
[04/22 21:31:52     64s] [NR-eGR] honorClockSpecNDR      : 0
[04/22 21:31:52     64s] (I)       routingEffortLevel     : 3
[04/22 21:31:52     64s] (I)       effortLevel            : standard
[04/22 21:31:52     64s] [NR-eGR] minRouteLayer          : 2
[04/22 21:31:52     64s] [NR-eGR] maxRouteLayer          : 127
[04/22 21:31:52     64s] (I)       relaxedTopLayerCeiling : 127
[04/22 21:31:52     64s] (I)       relaxedBottomLayerFloor: 2
[04/22 21:31:52     64s] (I)       numRowsPerGCell        : 1
[04/22 21:31:52     64s] (I)       speedUpLargeDesign     : 0
[04/22 21:31:52     64s] (I)       multiThreadingTA       : 1
[04/22 21:31:52     64s] (I)       blkAwareLayerSwitching : 1
[04/22 21:31:52     64s] (I)       optimizationMode       : false
[04/22 21:31:52     64s] (I)       routeSecondPG          : false
[04/22 21:31:52     64s] (I)       scenicRatioForLayerRelax: 0.00
[04/22 21:31:52     64s] (I)       detourLimitForLayerRelax: 0.00
[04/22 21:31:52     64s] (I)       punchThroughDistance   : 500.00
[04/22 21:31:52     64s] (I)       scenicBound            : 1.15
[04/22 21:31:52     64s] (I)       maxScenicToAvoidBlk    : 100.00
[04/22 21:31:52     64s] (I)       source-to-sink ratio   : 0.00
[04/22 21:31:52     64s] (I)       targetCongestionRatioH : 1.00
[04/22 21:31:52     64s] (I)       targetCongestionRatioV : 1.00
[04/22 21:31:52     64s] (I)       layerCongestionRatio   : 0.70
[04/22 21:31:52     64s] (I)       m1CongestionRatio      : 0.10
[04/22 21:31:52     64s] (I)       m2m3CongestionRatio    : 0.70
[04/22 21:31:52     64s] (I)       localRouteEffort       : 1.00
[04/22 21:31:52     64s] (I)       numSitesBlockedByOneVia: 8.00
[04/22 21:31:52     64s] (I)       supplyScaleFactorH     : 1.00
[04/22 21:31:52     64s] (I)       supplyScaleFactorV     : 1.00
[04/22 21:31:52     64s] (I)       highlight3DOverflowFactor: 0.00
[04/22 21:31:52     64s] (I)       doubleCutViaModelingRatio: 0.00
[04/22 21:31:52     64s] (I)       routeVias              : 
[04/22 21:31:52     64s] (I)       readTROption           : true
[04/22 21:31:52     64s] (I)       extraSpacingFactor     : 1.00
[04/22 21:31:52     64s] [NR-eGR] numTracksPerClockWire  : 0
[04/22 21:31:52     64s] (I)       routeSelectedNetsOnly  : false
[04/22 21:31:52     64s] (I)       clkNetUseMaxDemand     : false
[04/22 21:31:52     64s] (I)       extraDemandForClocks   : 0
[04/22 21:31:52     64s] (I)       steinerRemoveLayers    : false
[04/22 21:31:52     64s] (I)       demoteLayerScenicScale : 1.00
[04/22 21:31:52     64s] (I)       nonpreferLayerCostScale : 100.00
[04/22 21:31:52     64s] (I)       similarTopologyRoutingFast : false
[04/22 21:31:52     64s] (I)       spanningTreeRefinement : false
[04/22 21:31:52     64s] (I)       spanningTreeRefinementAlpha : 0.50
[04/22 21:31:52     64s] (I)       starting read tracks
[04/22 21:31:52     64s] (I)       build grid graph
[04/22 21:31:52     64s] (I)       build grid graph start
[04/22 21:31:52     64s] [NR-eGR] Layer1 has no routable track
[04/22 21:31:52     64s] [NR-eGR] Layer2 has single uniform track structure
[04/22 21:31:52     64s] [NR-eGR] Layer3 has single uniform track structure
[04/22 21:31:52     64s] [NR-eGR] Layer4 has single uniform track structure
[04/22 21:31:52     64s] [NR-eGR] Layer5 has single uniform track structure
[04/22 21:31:52     64s] [NR-eGR] Layer6 has single uniform track structure
[04/22 21:31:52     64s] [NR-eGR] Layer7 has single uniform track structure
[04/22 21:31:52     64s] [NR-eGR] Layer8 has single uniform track structure
[04/22 21:31:52     64s] [NR-eGR] Layer9 has single uniform track structure
[04/22 21:31:52     64s] [NR-eGR] Layer10 has single uniform track structure
[04/22 21:31:52     64s] (I)       build grid graph end
[04/22 21:31:52     64s] (I)       numViaLayers=10
[04/22 21:31:52     64s] (I)       Reading via M2_M1_viaB for layer: 0 
[04/22 21:31:52     64s] (I)       Reading via M3_M2_viaB for layer: 1 
[04/22 21:31:52     64s] (I)       Reading via M4_M3_viaB for layer: 2 
[04/22 21:31:52     64s] (I)       Reading via M5_M4_via for layer: 3 
[04/22 21:31:52     64s] (I)       Reading via M6_M5_via for layer: 4 
[04/22 21:31:52     64s] (I)       Reading via M7_M6_via for layer: 5 
[04/22 21:31:52     64s] (I)       Reading via M8_M7_via for layer: 6 
[04/22 21:31:52     64s] (I)       Reading via M9_M8_via for layer: 7 
[04/22 21:31:52     64s] (I)       Reading via M10_M9_via for layer: 8 
[04/22 21:31:52     64s] (I)       end build via table
[04/22 21:31:52     64s] [NR-eGR] numRoutingBlks=0 numInstBlks=771 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/22 21:31:52     64s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/22 21:31:52     64s] (I)       readDataFromPlaceDB
[04/22 21:31:52     64s] (I)       Read net information..
[04/22 21:31:52     64s] [NR-eGR] Read numTotalNets=1001  numIgnoredNets=0
[04/22 21:31:52     64s] (I)       Read testcase time = 0.000 seconds
[04/22 21:31:52     64s] 
[04/22 21:31:52     64s] (I)       read default dcut vias
[04/22 21:31:52     64s] (I)       Reading via M2_M1_via for layer: 0 
[04/22 21:31:52     64s] (I)       Reading via M3_M2_via for layer: 1 
[04/22 21:31:52     64s] (I)       Reading via M4_M3_via for layer: 2 
[04/22 21:31:52     64s] (I)       Reading via M5_M4_via for layer: 3 
[04/22 21:31:52     64s] (I)       Reading via M6_M5_via for layer: 4 
[04/22 21:31:52     64s] (I)       Reading via M7_M6_via for layer: 5 
[04/22 21:31:52     64s] (I)       Reading via M8_M7_via for layer: 6 
[04/22 21:31:52     64s] (I)       Reading via M9_M8_via for layer: 7 
[04/22 21:31:52     64s] (I)       Reading via M10_M9_via for layer: 8 
[04/22 21:31:52     64s] (I)       build grid graph start
[04/22 21:31:52     64s] (I)       build grid graph end
[04/22 21:31:52     64s] (I)       Model blockage into capacity
[04/22 21:31:52     64s] (I)       Read numBlocks=792  numPreroutedWires=0  numCapScreens=0
[04/22 21:31:52     64s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/22 21:31:52     64s] (I)       blocked area on Layer2 : 89845535900  (400.85%)
[04/22 21:31:52     64s] (I)       blocked area on Layer3 : 90045431200  (401.74%)
[04/22 21:31:52     64s] (I)       blocked area on Layer4 : 89755550400  (400.45%)
[04/22 21:31:52     64s] (I)       blocked area on Layer5 : 90076931200  (401.88%)
[04/22 21:31:52     64s] (I)       blocked area on Layer6 : 89524785600  (399.42%)
[04/22 21:31:52     64s] (I)       blocked area on Layer7 : 90210784000  (402.48%)
[04/22 21:31:52     64s] (I)       blocked area on Layer8 : 89720192000  (400.29%)
[04/22 21:31:52     64s] (I)       blocked area on Layer9 : 90170592000  (402.30%)
[04/22 21:31:52     64s] (I)       blocked area on Layer10 : 89727648000  (400.32%)
[04/22 21:31:52     64s] (I)       Modeling time = 0.000 seconds
[04/22 21:31:52     64s] 
[04/22 21:31:52     64s] (I)       Number of ignored nets = 0
[04/22 21:31:52     64s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/22 21:31:52     64s] (I)       Number of clock nets = 1.  Ignored: No
[04/22 21:31:52     64s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/22 21:31:52     64s] (I)       Number of special nets = 0.  Ignored: Yes
[04/22 21:31:52     64s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/22 21:31:52     64s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/22 21:31:52     64s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/22 21:31:52     64s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/22 21:31:52     64s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/22 21:31:52     64s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/22 21:31:52     64s] (I)       Before initializing earlyGlobalRoute syMemory usage = 975.0 MB
[04/22 21:31:52     64s] (I)       Ndr track 0 does not exist
[04/22 21:31:52     64s] (I)       Layer1  viaCost=200.00
[04/22 21:31:52     64s] (I)       Layer2  viaCost=200.00
[04/22 21:31:52     64s] (I)       Layer3  viaCost=200.00
[04/22 21:31:52     64s] (I)       Layer4  viaCost=100.00
[04/22 21:31:52     64s] (I)       Layer5  viaCost=100.00
[04/22 21:31:52     64s] (I)       Layer6  viaCost=100.00
[04/22 21:31:52     64s] (I)       Layer7  viaCost=100.00
[04/22 21:31:52     64s] (I)       Layer8  viaCost=100.00
[04/22 21:31:52     64s] (I)       Layer9  viaCost=100.00
[04/22 21:31:52     64s] (I)       ---------------------Grid Graph Info--------------------
[04/22 21:31:52     64s] (I)       routing area        :  (0, 0) - (151240, 148200)
[04/22 21:31:52     64s] (I)       core area           :  (0, 0) - (151240, 148200)
[04/22 21:31:52     64s] (I)       Site Width          :   760  (dbu)
[04/22 21:31:52     64s] (I)       Row Height          :  4940  (dbu)
[04/22 21:31:52     64s] (I)       GCell Width         :  4940  (dbu)
[04/22 21:31:52     64s] (I)       GCell Height        :  4940  (dbu)
[04/22 21:31:52     64s] (I)       grid                :    31    30    10
[04/22 21:31:52     64s] (I)       vertical capacity   :     0  4940     0  4940     0  4940     0  4940     0  4940
[04/22 21:31:52     64s] (I)       horizontal capacity :     0     0  4940     0  4940     0  4940     0  4940     0
[04/22 21:31:52     64s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[04/22 21:31:52     64s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[04/22 21:31:52     64s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[04/22 21:31:52     64s] (I)       First Track Coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[04/22 21:31:52     64s] (I)       Num tracks per GCell: 19.00 13.00 13.00  8.82  8.67  8.82  2.60  2.94  1.44  1.47
[04/22 21:31:52     64s] (I)       Total num of tracks :     0   398   390   269   259   269    77    89    43    44
[04/22 21:31:52     64s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/22 21:31:52     64s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/22 21:31:52     64s] (I)       --------------------------------------------------------
[04/22 21:31:52     64s] 
[04/22 21:31:52     64s] [NR-eGR] ============ Routing rule table ============
[04/22 21:31:52     64s] [NR-eGR] Rule id 0. Nets 843 
[04/22 21:31:52     64s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/22 21:31:52     64s] [NR-eGR] Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[04/22 21:31:52     64s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/22 21:31:52     64s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/22 21:31:52     64s] [NR-eGR] ========================================
[04/22 21:31:52     64s] [NR-eGR] 
[04/22 21:31:52     64s] (I)       After initializing earlyGlobalRoute syMemory usage = 975.0 MB
[04/22 21:31:52     64s] (I)       Loading and dumping file time : 0.01 seconds
[04/22 21:31:52     64s] (I)       ============= Initialization =============
[04/22 21:31:52     64s] (I)       totalPins=2369  totalGlobalPin=2127 (89.78%)
[04/22 21:31:52     64s] (I)       total 2D Cap : 30 = (0 H, 30 V)
[04/22 21:31:52     64s] [NR-eGR] Layer group 1: route 843 net(s) in layer range [2, 10]
[04/22 21:31:52     64s] (I)       ============  Phase 1a Route ============
[04/22 21:31:52     64s] (I)       Phase 1a runs 0.00 seconds
[04/22 21:31:52     64s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/22 21:31:52     64s] (I)       Usage: 4229 = (1941 H, 2288 V) = (inf% H, 7626.67% V) = (4.794e+03um H, 5.651e+03um V)
[04/22 21:31:52     64s] (I)       
[04/22 21:31:52     64s] (I)       ============  Phase 1b Route ============
[04/22 21:31:52     64s] (I)       Phase 1b runs 0.00 seconds
[04/22 21:31:52     64s] (I)       Usage: 4237 = (1951 H, 2286 V) = (inf% H, 7620.00% V) = (4.819e+03um H, 5.646e+03um V)
[04/22 21:31:52     64s] (I)       
[04/22 21:31:52     64s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 74.97% V. EstWL: 1.046539e+04um
[04/22 21:31:52     64s] (I)       ============  Phase 1c Route ============
[04/22 21:31:52     64s] (I)       Level2 Grid: 7 x 6
[04/22 21:31:52     64s] (I)       Phase 1c runs 0.00 seconds
[04/22 21:31:52     64s] (I)       Usage: 4241 = (1955 H, 2286 V) = (inf% H, 7620.00% V) = (4.829e+03um H, 5.646e+03um V)
[04/22 21:31:52     64s] (I)       
[04/22 21:31:52     64s] (I)       ============  Phase 1d Route ============
[04/22 21:31:52     64s] (I)       Phase 1d runs 0.00 seconds
[04/22 21:31:52     64s] (I)       Usage: 4241 = (1955 H, 2286 V) = (inf% H, 7620.00% V) = (4.829e+03um H, 5.646e+03um V)
[04/22 21:31:52     64s] (I)       
[04/22 21:31:52     64s] (I)       ============  Phase 1e Route ============
[04/22 21:31:52     64s] (I)       Phase 1e runs 0.00 seconds
[04/22 21:31:52     64s] (I)       Usage: 4241 = (1955 H, 2286 V) = (inf% H, 7620.00% V) = (4.829e+03um H, 5.646e+03um V)
[04/22 21:31:52     64s] (I)       
[04/22 21:31:52     64s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 74.97% V. EstWL: 1.047527e+04um
[04/22 21:31:52     64s] [NR-eGR] 
[04/22 21:31:52     64s] (I)       ============  Phase 1l Route ============
[04/22 21:31:52     64s] (I)       Phase 1l runs 0.00 seconds
[04/22 21:31:52     64s] (I)       
[04/22 21:31:52     64s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/22 21:31:52     64s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[04/22 21:31:52     64s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[04/22 21:31:52     64s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[04/22 21:31:52     64s] [NR-eGR] ---------------------------------------------------------------------------------
[04/22 21:31:52     64s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[04/22 21:31:52     64s] [NR-eGR] Layer2       6(20.00%)       4(13.33%)       2( 6.67%)       0( 0.00%)   (40.00%) 
[04/22 21:31:52     64s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[04/22 21:31:52     64s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[04/22 21:31:52     64s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[04/22 21:31:52     64s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[04/22 21:31:52     64s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[04/22 21:31:52     64s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[04/22 21:31:52     64s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[04/22 21:31:52     64s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[04/22 21:31:52     64s] [NR-eGR] ---------------------------------------------------------------------------------
[04/22 21:31:52     64s] [NR-eGR] Total        6(15.38%)       4(10.26%)       2( 5.13%)       0( 0.00%)   (30.77%) 
[04/22 21:31:52     64s] [NR-eGR] 
[04/22 21:31:52     64s] (I)       Total Global Routing Runtime: 0.01 seconds
[04/22 21:31:52     64s] (I)       total 2D Cap : 30 = (0 H, 30 V)
[04/22 21:31:52     64s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 38.71% V
[04/22 21:31:52     64s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 60.53% V
[04/22 21:31:52     64s] (I)       ============= track Assignment ============
[04/22 21:31:52     64s] (I)       extract Global 3D Wires
[04/22 21:31:52     64s] (I)       Extract Global WL : time=0.00
[04/22 21:31:52     64s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/22 21:31:52     64s] (I)       Initialization real time=0.00 seconds
[04/22 21:31:52     64s] (I)       Run Multi-thread track assignment
[04/22 21:31:52     64s] (I)       merging nets...
[04/22 21:31:52     64s] (I)       merging nets done
[04/22 21:31:52     64s] (I)       Kernel real time=0.01 seconds
[04/22 21:31:52     64s] (I)       End Greedy Track Assignment
[04/22 21:31:52     64s] [NR-eGR] --------------------------------------------------------------------------
[04/22 21:31:52     64s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2101
[04/22 21:31:52     64s] [NR-eGR] Layer2(metal2)(V) length: 4.687671e+03um, number of vias: 2847
[04/22 21:31:52     64s] [NR-eGR] Layer3(metal3)(H) length: 4.344875e+03um, number of vias: 259
[04/22 21:31:52     64s] [NR-eGR] Layer4(metal4)(V) length: 1.297986e+03um, number of vias: 84
[04/22 21:31:52     64s] [NR-eGR] Layer5(metal5)(H) length: 6.265900e+02um, number of vias: 37
[04/22 21:31:52     64s] [NR-eGR] Layer6(metal6)(V) length: 1.208400e+02um, number of vias: 17
[04/22 21:31:52     64s] [NR-eGR] Layer7(metal7)(H) length: 2.567500e+01um, number of vias: 10
[04/22 21:31:52     64s] [NR-eGR] Layer8(metal8)(V) length: 4.370000e+00um, number of vias: 7
[04/22 21:31:52     64s] [NR-eGR] Layer9(metal9)(H) length: 3.065000e+01um, number of vias: 2
[04/22 21:31:52     64s] [NR-eGR] Layer10(metal10)(V) length: 2.222950e+01um, number of vias: 0
[04/22 21:31:52     64s] [NR-eGR] Total length: 1.116089e+04um, number of vias: 5364
[04/22 21:31:52     64s] [NR-eGR] --------------------------------------------------------------------------
[04/22 21:31:52     64s] [NR-eGR] Total clock nets wire length: 1.994050e+02um 
[04/22 21:31:52     64s] [NR-eGR] --------------------------------------------------------------------------
[04/22 21:31:52     64s] [NR-eGR] End Peak syMemory usage = 975.0 MB
[04/22 21:31:52     64s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[04/22 21:31:52     64s] Extraction called for design 'PresentEnc' of instances=714 and nets=1358 using extraction engine 'preRoute' .
[04/22 21:31:52     64s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/22 21:31:52     64s] Type 'man IMPEXT-3530' for more detail.
[04/22 21:31:52     64s] PreRoute RC Extraction called for design PresentEnc.
[04/22 21:31:52     64s] RC Extraction called in multi-corner(1) mode.
[04/22 21:31:52     64s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/22 21:31:52     64s] Type 'man IMPEXT-6197' for more detail.
[04/22 21:31:52     64s] RCMode: PreRoute
[04/22 21:31:52     64s]       RC Corner Indexes            0   
[04/22 21:31:52     64s] Capacitance Scaling Factor   : 1.00000 
[04/22 21:31:52     64s] Resistance Scaling Factor    : 1.00000 
[04/22 21:31:52     64s] Clock Cap. Scaling Factor    : 1.00000 
[04/22 21:31:52     64s] Clock Res. Scaling Factor    : 1.00000 
[04/22 21:31:52     64s] Shrink Factor                : 1.00000
[04/22 21:31:52     64s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/22 21:31:52     64s] Updating RC grid for preRoute extraction ...
[04/22 21:31:52     64s] Initializing multi-corner resistance tables ...
[04/22 21:31:52     64s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 974.969M)
[04/22 21:31:52     64s] AAE_INFO: 1 threads acquired from CTE.
[04/22 21:31:52     64s] Calculate delays in Single mode...
[04/22 21:31:52     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 981.0M, InitMEM = 981.0M)
[04/22 21:31:52     64s] Start delay calculation (fullDC) (1 T). (MEM=980.992)
[04/22 21:31:52     64s] End AAE Lib Interpolated Model. (MEM=997.125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:31:52     64s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M10_M9_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[45]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[44]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[42]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[40]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[39]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[38]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[37]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[36]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[35]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[34]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[33]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[32]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:31:52     64s] Total number of fetched objects 1145
[04/22 21:31:52     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:31:52     64s] End delay calculation. (MEM=1063.89 CPU=0:00:00.2 REAL=0:00:00.0)
[04/22 21:31:52     64s] End delay calculation (fullDC). (MEM=1063.89 CPU=0:00:00.3 REAL=0:00:00.0)
[04/22 21:31:52     64s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1063.9M) ***
[04/22 21:32:25     64s] <CMD> report_timing
[04/22 21:32:47     64s] <CMD> report_timing > timing_out.txt
[04/22 21:35:12     64s] wrong # args: should be "time command ?count?"
[04/22 21:35:47     64s] <CMD> reportTimingLib
[04/22 21:35:47     64s] Cell XOR2X1 footprint XOR2X1
[04/22 21:35:47     64s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:47     64s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:47     64s]         (idx2 net_tran_del ns)
[04/22 21:35:47     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:47     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:47     64s]  0.1000|  0.3583   0.3824   0.4085   0.4431   0.5018   0.5768 
[04/22 21:35:47     64s]  0.5000|  1.6629   1.6866   1.7054   1.7315   1.7952   1.8639 
[04/22 21:35:47     64s]  1.2000|  3.9151   3.9614   3.9649   4.0079   4.0534   4.1395 
[04/22 21:35:47     64s]  3.0000|  9.7607   9.8147   9.8069   9.8733   9.9632   9.9578 
[04/22 21:35:47     64s]  4.0000| 12.9673  13.0549  13.1356  13.0728  13.1132  13.2428 
[04/22 21:35:47     64s]  5.0000| 16.2772  16.2763  16.2979  16.3852  16.4367  16.3702 
[04/22 21:35:47     64s]  (idx1 net_total_cap pF)
[04/22 21:35:47     64s]  avg drive resistance = 32.487519
[04/22 21:35:47     64s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:47     64s]         (idx2 net_tran_del ns)
[04/22 21:35:47     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:47     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:47     64s]  0.1000|  0.2064   0.2352   0.2792   0.3336   0.3649   0.3524 
[04/22 21:35:47     64s]  0.5000|  0.9023   0.9309   0.9706   1.0199   1.1196   1.1434 
[04/22 21:35:47     64s]  1.2000|  2.1342   2.1506   2.1964   2.2387   2.3286   2.3401 
[04/22 21:35:47     64s]  3.0000|  5.2685   5.2509   5.3314   5.3805   5.4485   5.4601 
[04/22 21:35:47     64s]  4.0000|  6.9132   7.0209   7.0402   7.0731   7.1414   7.1734 
[04/22 21:35:47     64s]  5.0000|  8.7510   8.7396   8.7558   8.8999   8.9723   8.9706 
[04/22 21:35:47     64s]  (idx1 net_total_cap pF)
[04/22 21:35:47     64s]  avg drive resistance = 17.437838
[04/22 21:35:47     64s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:47     64s]         (idx2 net_tran_del ns)
[04/22 21:35:47     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:47     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:47     64s]  0.1000|  0.5065   0.5014   0.5148   0.5774   0.6409   0.6759 
[04/22 21:35:47     64s]  0.5000|  2.4105   2.4134   2.3871   2.3963   2.3841   2.4105 
[04/22 21:35:47     64s]  1.2000|  5.7164   5.7117   5.7093   5.6983   5.7082   5.7047 
[04/22 21:35:47     64s]  3.0000| 14.1729  14.2311  14.2040  14.2169  14.2150  14.1460 
[04/22 21:35:47     64s]  4.0000| 18.7909  18.8518  18.8930  18.8362  18.8413  18.8781 
[04/22 21:35:47     64s]  5.0000| 23.4477  23.6476  23.5324  23.5636  23.5876  23.5799 
[04/22 21:35:47     64s]  (idx1 net_total_cap pF)
[04/22 21:35:47     64s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:47     64s]         (idx2 net_tran_del ns)
[04/22 21:35:47     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:47     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:47     64s]  0.1000|  0.2548   0.2581   0.3025   0.3562   0.4196   0.5770 
[04/22 21:35:47     64s]  0.5000|  1.2172   1.2163   1.2156   1.2084   1.2337   1.3219 
[04/22 21:35:47     64s]  1.2000|  2.9268   2.9054   2.8989   2.8506   2.8676   2.8794 
[04/22 21:35:47     64s]  3.0000|  7.0887   7.1786   7.1894   7.1595   7.1321   7.1224 
[04/22 21:35:47     64s]  4.0000|  9.6815   9.5968   9.4999   9.6168   9.6275   9.6115 
[04/22 21:35:47     64s]  5.0000| 11.9728  11.8392  11.9914  12.0640  11.9219  11.8875 
[04/22 21:35:47     64s]  (idx1 net_total_cap pF)
[04/22 21:35:47     64s] 
[04/22 21:35:47     64s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:47     64s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:47     64s]         (idx2 net_tran_del ns)
[04/22 21:35:47     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:47     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:47     64s]  0.1000|  0.3583   0.3824   0.4085   0.4431   0.5018   0.5768 
[04/22 21:35:47     64s]  0.5000|  1.6629   1.6866   1.7054   1.7315   1.7952   1.8639 
[04/22 21:35:47     64s]  1.2000|  3.9151   3.9614   3.9649   4.0079   4.0534   4.1395 
[04/22 21:35:47     64s]  3.0000|  9.7607   9.8147   9.8069   9.8733   9.9632   9.9578 
[04/22 21:35:47     64s]  4.0000| 12.9673  13.0549  13.1356  13.0728  13.1132  13.2428 
[04/22 21:35:47     64s]  5.0000| 16.2772  16.2763  16.2979  16.3852  16.4367  16.3702 
[04/22 21:35:47     64s]  (idx1 net_total_cap pF)
[04/22 21:35:47     64s]  avg drive resistance = 32.487519
[04/22 21:35:47     64s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:47     64s]         (idx2 net_tran_del ns)
[04/22 21:35:47     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:47     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:47     64s]  0.1000|  0.2064   0.2352   0.2792   0.3336   0.3649   0.3524 
[04/22 21:35:47     64s]  0.5000|  0.9023   0.9309   0.9706   1.0199   1.1196   1.1434 
[04/22 21:35:47     64s]  1.2000|  2.1342   2.1506   2.1964   2.2387   2.3286   2.3401 
[04/22 21:35:47     64s]  3.0000|  5.2685   5.2509   5.3314   5.3805   5.4485   5.4601 
[04/22 21:35:47     64s]  4.0000|  6.9132   7.0209   7.0402   7.0731   7.1414   7.1734 
[04/22 21:35:47     64s]  5.0000|  8.7510   8.7396   8.7558   8.8999   8.9723   8.9706 
[04/22 21:35:47     64s]  (idx1 net_total_cap pF)
[04/22 21:35:47     64s]  avg drive resistance = 17.437838
[04/22 21:35:47     64s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:47     64s]         (idx2 net_tran_del ns)
[04/22 21:35:47     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:47     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:47     64s]  0.1000|  0.5065   0.5014   0.5148   0.5774   0.6409   0.6759 
[04/22 21:35:47     64s]  0.5000|  2.4105   2.4134   2.3871   2.3963   2.3841   2.4105 
[04/22 21:35:47     64s]  1.2000|  5.7164   5.7117   5.7093   5.6983   5.7082   5.7047 
[04/22 21:35:47     64s]  3.0000| 14.1729  14.2311  14.2040  14.2169  14.2150  14.1460 
[04/22 21:35:47     64s]  4.0000| 18.7909  18.8518  18.8930  18.8362  18.8413  18.8781 
[04/22 21:35:47     64s]  5.0000| 23.4477  23.6476  23.5324  23.5636  23.5876  23.5799 
[04/22 21:35:47     64s]  (idx1 net_total_cap pF)
[04/22 21:35:47     64s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:47     64s]         (idx2 net_tran_del ns)
[04/22 21:35:47     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:47     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:47     64s]  0.1000|  0.2548   0.2581   0.3025   0.3562   0.4196   0.5770 
[04/22 21:35:47     64s]  0.5000|  1.2172   1.2163   1.2156   1.2084   1.2337   1.3219 
[04/22 21:35:47     64s]  1.2000|  2.9268   2.9054   2.8989   2.8506   2.8676   2.8794 
[04/22 21:35:47     64s]  3.0000|  7.0887   7.1786   7.1894   7.1595   7.1321   7.1224 
[04/22 21:35:47     64s]  4.0000|  9.6815   9.5968   9.4999   9.6168   9.6275   9.6115 
[04/22 21:35:47     64s]  5.0000| 11.9728  11.8392  11.9914  12.0640  11.9219  11.8875 
[04/22 21:35:47     64s]  (idx1 net_total_cap pF)
[04/22 21:35:47     64s] 
[04/22 21:35:47     64s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:47     64s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:47     64s]         (idx2 net_tran_del ns)
[04/22 21:35:47     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:47     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:47     64s]  0.1000|  0.3722   0.3918   0.3874   0.4345   0.5094   0.5569 
[04/22 21:35:47     64s]  0.5000|  1.6749   1.7049   1.6913   1.7311   1.8000   1.7219 
[04/22 21:35:47     64s]  1.2000|  3.9309   3.9769   3.9551   4.0284   4.0559   4.0143 
[04/22 21:35:47     64s]  3.0000|  9.7528   9.8058   9.7726   9.7991   9.9100   9.8382 
[04/22 21:35:47     64s]  4.0000| 12.9882  13.0073  12.9638  13.0512  13.0959  12.9990 
[04/22 21:35:47     64s]  5.0000| 16.1572  16.2249  16.2341  16.3046  16.3033  16.2864 
[04/22 21:35:47     64s]  (idx1 net_total_cap pF)
[04/22 21:35:47     64s]  avg drive resistance = 32.214327
[04/22 21:35:47     64s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:47     64s]         (idx2 net_tran_del ns)
[04/22 21:35:47     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2101   0.2324   0.2318   0.3145   0.3232   0.3890 
[04/22 21:35:48     64s]  0.5000|  0.9170   0.9294   0.9260   0.9709   1.0004   1.1735 
[04/22 21:35:48     64s]  1.2000|  2.1245   2.1495   2.1610   2.1791   2.2132   2.3801 
[04/22 21:35:48     64s]  3.0000|  5.2164   5.2600   5.2246   5.3009   5.3388   5.5026 
[04/22 21:35:48     64s]  4.0000|  6.9268   6.9466   6.9724   7.0202   7.0396   7.2407 
[04/22 21:35:48     64s]  5.0000|  8.6682   8.7123   8.6660   8.7349   8.7753   8.9121 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 17.261333
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.5078   0.5012   0.5097   0.5421   0.5609   0.6065 
[04/22 21:35:48     64s]  0.5000|  2.4179   2.4146   2.4130   2.3936   2.3898   2.4038 
[04/22 21:35:48     64s]  1.2000|  5.7046   5.6761   5.6879   5.6855   5.7423   5.6919 
[04/22 21:35:48     64s]  3.0000| 14.2214  14.1628  14.1609  14.1676  14.1632  14.1406 
[04/22 21:35:48     64s]  4.0000| 18.8335  18.9420  18.8187  18.8942  18.8560  18.8489 
[04/22 21:35:48     64s]  5.0000| 23.5378  23.4521  23.4997  23.5368  23.5381  23.4786 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2540   0.2538   0.2914   0.3163   0.3607   0.4898 
[04/22 21:35:48     64s]  0.5000|  1.2569   1.2267   1.1999   1.1964   1.2223   1.2435 
[04/22 21:35:48     64s]  1.2000|  2.8752   2.9055   2.9307   2.8730   2.8552   2.8485 
[04/22 21:35:48     64s]  3.0000|  7.1425   7.0841   7.1729   7.1343   7.1603   7.2351 
[04/22 21:35:48     64s]  4.0000|  9.5313   9.5402   9.4938   9.4690   9.5363   9.4848 
[04/22 21:35:48     64s]  5.0000| 11.8138  11.8121  11.8346  11.8249  11.7941  11.7951 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3722   0.3918   0.3874   0.4345   0.5094   0.5569 
[04/22 21:35:48     64s]  0.5000|  1.6749   1.7049   1.6913   1.7311   1.8000   1.7219 
[04/22 21:35:48     64s]  1.2000|  3.9309   3.9769   3.9551   4.0284   4.0559   4.0143 
[04/22 21:35:48     64s]  3.0000|  9.7528   9.8058   9.7726   9.7991   9.9100   9.8382 
[04/22 21:35:48     64s]  4.0000| 12.9882  13.0073  12.9638  13.0512  13.0959  12.9990 
[04/22 21:35:48     64s]  5.0000| 16.1572  16.2249  16.2341  16.3046  16.3033  16.2864 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 32.214327
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2101   0.2324   0.2318   0.3145   0.3232   0.3890 
[04/22 21:35:48     64s]  0.5000|  0.9170   0.9294   0.9260   0.9709   1.0004   1.1735 
[04/22 21:35:48     64s]  1.2000|  2.1245   2.1495   2.1610   2.1791   2.2132   2.3801 
[04/22 21:35:48     64s]  3.0000|  5.2164   5.2600   5.2246   5.3009   5.3388   5.5026 
[04/22 21:35:48     64s]  4.0000|  6.9268   6.9466   6.9724   7.0202   7.0396   7.2407 
[04/22 21:35:48     64s]  5.0000|  8.6682   8.7123   8.6660   8.7349   8.7753   8.9121 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 17.261333
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.5078   0.5012   0.5097   0.5421   0.5609   0.6065 
[04/22 21:35:48     64s]  0.5000|  2.4179   2.4146   2.4130   2.3936   2.3898   2.4038 
[04/22 21:35:48     64s]  1.2000|  5.7046   5.6761   5.6879   5.6855   5.7423   5.6919 
[04/22 21:35:48     64s]  3.0000| 14.2214  14.1628  14.1609  14.1676  14.1632  14.1406 
[04/22 21:35:48     64s]  4.0000| 18.8335  18.9420  18.8187  18.8942  18.8560  18.8489 
[04/22 21:35:48     64s]  5.0000| 23.5378  23.4521  23.4997  23.5368  23.5381  23.4786 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2540   0.2538   0.2914   0.3163   0.3607   0.4898 
[04/22 21:35:48     64s]  0.5000|  1.2569   1.2267   1.1999   1.1964   1.2223   1.2435 
[04/22 21:35:48     64s]  1.2000|  2.8752   2.9055   2.9307   2.8730   2.8552   2.8485 
[04/22 21:35:48     64s]  3.0000|  7.1425   7.0841   7.1729   7.1343   7.1603   7.2351 
[04/22 21:35:48     64s]  4.0000|  9.5313   9.5402   9.4938   9.4690   9.5363   9.4848 
[04/22 21:35:48     64s]  5.0000| 11.8138  11.8121  11.8346  11.8249  11.7941  11.7951 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] Cell XNOR2X1 footprint XNOR2X1
[04/22 21:35:48     64s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3607   0.3829   0.4073   0.4437   0.5034   0.5771 
[04/22 21:35:48     64s]  0.5000|  1.6694   1.6922   1.7142   1.7418   1.7921   1.8644 
[04/22 21:35:48     64s]  1.2000|  3.9152   3.9582   3.9582   3.9840   4.0718   4.1056 
[04/22 21:35:48     64s]  3.0000|  9.8278   9.8243   9.8617   9.8450   9.9205   9.9964 
[04/22 21:35:48     64s]  4.0000| 12.9786  13.0230  13.0372  13.0949  13.1708  13.2058 
[04/22 21:35:48     64s]  5.0000| 16.2903  16.2564  16.3090  16.3323  16.3931  16.4640 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 32.509471
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2063   0.2352   0.2791   0.3341   0.3652   0.3525 
[04/22 21:35:48     64s]  0.5000|  0.9068   0.9265   0.9742   1.0203   1.1199   1.1442 
[04/22 21:35:48     64s]  1.2000|  2.1249   2.1522   2.2046   2.2394   2.3220   2.3418 
[04/22 21:35:48     64s]  3.0000|  5.3014   5.2718   5.2756   5.3608   5.4661   5.4669 
[04/22 21:35:48     64s]  4.0000|  6.9286   6.9889   7.0746   7.0953   7.1758   7.1878 
[04/22 21:35:48     64s]  5.0000|  8.7602   8.7813   8.7350   8.8472   8.8864   8.8868 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 17.457036
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.5064   0.5010   0.5167   0.5774   0.6385   0.6766 
[04/22 21:35:48     64s]  0.5000|  2.4485   2.4142   2.4103   2.3772   2.4070   2.3878 
[04/22 21:35:48     64s]  1.2000|  5.7331   5.7035   5.7091   5.7167   5.7095   5.7218 
[04/22 21:35:48     64s]  3.0000| 14.1678  14.2368  14.2063  14.1821  14.1922  14.1572 
[04/22 21:35:48     64s]  4.0000| 18.8183  18.8556  18.9418  18.8406  18.9017  18.8569 
[04/22 21:35:48     64s]  5.0000| 23.4978  23.6296  23.5564  23.5399  23.5357  23.5990 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2555   0.2573   0.3077   0.3554   0.4158   0.5773 
[04/22 21:35:48     64s]  0.5000|  1.2240   1.2030   1.2169   1.2053   1.2305   1.3199 
[04/22 21:35:48     64s]  1.2000|  2.9104   2.9007   2.8838   2.8936   2.8960   2.8777 
[04/22 21:35:48     64s]  3.0000|  7.1399   7.1240   7.1830   7.1591   7.2054   7.1742 
[04/22 21:35:48     64s]  4.0000|  9.5654   9.6399   9.4417   9.5564   9.5650   9.4838 
[04/22 21:35:48     64s]  5.0000| 12.0410  11.9032  11.9531  11.9634  11.9158  12.0440 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3607   0.3829   0.4073   0.4437   0.5034   0.5771 
[04/22 21:35:48     64s]  0.5000|  1.6694   1.6922   1.7142   1.7418   1.7921   1.8644 
[04/22 21:35:48     64s]  1.2000|  3.9152   3.9582   3.9582   3.9840   4.0718   4.1056 
[04/22 21:35:48     64s]  3.0000|  9.8278   9.8243   9.8617   9.8450   9.9205   9.9964 
[04/22 21:35:48     64s]  4.0000| 12.9786  13.0230  13.0372  13.0949  13.1708  13.2058 
[04/22 21:35:48     64s]  5.0000| 16.2903  16.2564  16.3090  16.3323  16.3931  16.4640 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 32.509471
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2063   0.2352   0.2791   0.3341   0.3652   0.3525 
[04/22 21:35:48     64s]  0.5000|  0.9068   0.9265   0.9742   1.0203   1.1199   1.1442 
[04/22 21:35:48     64s]  1.2000|  2.1249   2.1522   2.2046   2.2394   2.3220   2.3418 
[04/22 21:35:48     64s]  3.0000|  5.3014   5.2718   5.2756   5.3608   5.4661   5.4669 
[04/22 21:35:48     64s]  4.0000|  6.9286   6.9889   7.0746   7.0953   7.1758   7.1878 
[04/22 21:35:48     64s]  5.0000|  8.7602   8.7813   8.7350   8.8472   8.8864   8.8868 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 17.457036
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.5064   0.5010   0.5167   0.5774   0.6385   0.6766 
[04/22 21:35:48     64s]  0.5000|  2.4485   2.4142   2.4103   2.3772   2.4070   2.3878 
[04/22 21:35:48     64s]  1.2000|  5.7331   5.7035   5.7091   5.7167   5.7095   5.7218 
[04/22 21:35:48     64s]  3.0000| 14.1678  14.2368  14.2063  14.1821  14.1922  14.1572 
[04/22 21:35:48     64s]  4.0000| 18.8183  18.8556  18.9418  18.8406  18.9017  18.8569 
[04/22 21:35:48     64s]  5.0000| 23.4978  23.6296  23.5564  23.5399  23.5357  23.5990 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2555   0.2573   0.3077   0.3554   0.4158   0.5773 
[04/22 21:35:48     64s]  0.5000|  1.2240   1.2030   1.2169   1.2053   1.2305   1.3199 
[04/22 21:35:48     64s]  1.2000|  2.9104   2.9007   2.8838   2.8936   2.8960   2.8777 
[04/22 21:35:48     64s]  3.0000|  7.1399   7.1240   7.1830   7.1591   7.2054   7.1742 
[04/22 21:35:48     64s]  4.0000|  9.5654   9.6399   9.4417   9.5564   9.5650   9.4838 
[04/22 21:35:48     64s]  5.0000| 12.0410  11.9032  11.9531  11.9634  11.9158  12.0440 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3719   0.3921   0.3879   0.4349   0.5096   0.5572 
[04/22 21:35:48     64s]  0.5000|  1.6733   1.7011   1.6897   1.7323   1.8006   1.7243 
[04/22 21:35:48     64s]  1.2000|  3.9321   3.9739   3.9496   4.0339   4.0587   4.0169 
[04/22 21:35:48     64s]  3.0000|  9.7515   9.8074   9.7604   9.7897   9.9053   9.8467 
[04/22 21:35:48     64s]  4.0000| 12.9877  13.0094  12.9678  13.0571  13.0885  13.0000 
[04/22 21:35:48     64s]  5.0000| 16.1450  16.2289  16.2432  16.2984  16.3117  16.2881 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 32.189949
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2105   0.2325   0.2333   0.2608   0.3237   0.3879 
[04/22 21:35:48     64s]  0.5000|  0.9177   0.9301   0.9270   0.9712   1.0009   1.1727 
[04/22 21:35:48     64s]  1.2000|  2.1287   2.1482   2.1618   2.1797   2.2139   2.3794 
[04/22 21:35:48     64s]  3.0000|  5.2163   5.2617   5.2269   5.3010   5.3390   5.5013 
[04/22 21:35:48     64s]  4.0000|  6.9341   6.9554   6.9745   7.0192   7.0369   7.2391 
[04/22 21:35:48     64s]  5.0000|  8.6737   8.7085   8.6677   8.7347   8.7781   8.9148 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 17.271749
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.5074   0.5017   0.5096   0.5431   0.5614   0.6072 
[04/22 21:35:48     64s]  0.5000|  2.4298   2.4182   2.4189   2.3941   2.3884   2.4044 
[04/22 21:35:48     64s]  1.2000|  5.7070   5.6776   5.6995   5.6884   5.7440   5.6897 
[04/22 21:35:48     64s]  3.0000| 14.2272  14.1638  14.1591  14.1580  14.1596  14.1491 
[04/22 21:35:48     64s]  4.0000| 18.8305  18.9409  18.8162  18.8933  18.8498  18.8510 
[04/22 21:35:48     64s]  5.0000| 23.6188  23.4681  23.5360  23.5451  23.5463  23.4791 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2548   0.2541   0.2923   0.3585   0.3611   0.4910 
[04/22 21:35:48     64s]  0.5000|  1.2454   1.2234   1.1997   1.2008   1.2226   1.2435 
[04/22 21:35:48     64s]  1.2000|  2.8856   2.9037   2.9306   2.8725   2.8540   2.8488 
[04/22 21:35:48     64s]  3.0000|  7.1344   7.0945   7.1688   7.1353   7.1570   7.2274 
[04/22 21:35:48     64s]  4.0000|  9.5132   9.5067   9.4925   9.4712   9.5384   9.4858 
[04/22 21:35:48     64s]  5.0000| 11.8267  11.8063  11.8360  11.8309  11.8020  11.7882 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3719   0.3921   0.3879   0.4349   0.5096   0.5572 
[04/22 21:35:48     64s]  0.5000|  1.6733   1.7011   1.6897   1.7323   1.8006   1.7243 
[04/22 21:35:48     64s]  1.2000|  3.9321   3.9739   3.9496   4.0339   4.0587   4.0169 
[04/22 21:35:48     64s]  3.0000|  9.7515   9.8074   9.7604   9.7897   9.9053   9.8467 
[04/22 21:35:48     64s]  4.0000| 12.9877  13.0094  12.9678  13.0571  13.0885  13.0000 
[04/22 21:35:48     64s]  5.0000| 16.1450  16.2289  16.2432  16.2984  16.3117  16.2881 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 32.189949
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2105   0.2325   0.2333   0.2608   0.3237   0.3879 
[04/22 21:35:48     64s]  0.5000|  0.9177   0.9301   0.9270   0.9712   1.0009   1.1727 
[04/22 21:35:48     64s]  1.2000|  2.1287   2.1482   2.1618   2.1797   2.2139   2.3794 
[04/22 21:35:48     64s]  3.0000|  5.2163   5.2617   5.2269   5.3010   5.3390   5.5013 
[04/22 21:35:48     64s]  4.0000|  6.9341   6.9554   6.9745   7.0192   7.0369   7.2391 
[04/22 21:35:48     64s]  5.0000|  8.6737   8.7085   8.6677   8.7347   8.7781   8.9148 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 17.271749
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.5074   0.5017   0.5096   0.5431   0.5614   0.6072 
[04/22 21:35:48     64s]  0.5000|  2.4298   2.4182   2.4189   2.3941   2.3884   2.4044 
[04/22 21:35:48     64s]  1.2000|  5.7070   5.6776   5.6995   5.6884   5.7440   5.6897 
[04/22 21:35:48     64s]  3.0000| 14.2272  14.1638  14.1591  14.1580  14.1596  14.1491 
[04/22 21:35:48     64s]  4.0000| 18.8305  18.9409  18.8162  18.8933  18.8498  18.8510 
[04/22 21:35:48     64s]  5.0000| 23.6188  23.4681  23.5360  23.5451  23.5463  23.4791 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2548   0.2541   0.2923   0.3585   0.3611   0.4910 
[04/22 21:35:48     64s]  0.5000|  1.2454   1.2234   1.1997   1.2008   1.2226   1.2435 
[04/22 21:35:48     64s]  1.2000|  2.8856   2.9037   2.9306   2.8725   2.8540   2.8488 
[04/22 21:35:48     64s]  3.0000|  7.1344   7.0945   7.1688   7.1353   7.1570   7.2274 
[04/22 21:35:48     64s]  4.0000|  9.5132   9.5067   9.4925   9.4712   9.5384   9.4858 
[04/22 21:35:48     64s]  5.0000| 11.8267  11.8063  11.8360  11.8309  11.8020  11.7882 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] Cell TBUFX2 footprint TBUFX1
[04/22 21:35:48     64s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0261|  0.0690   0.0975   0.1246   0.1509   0.2349 
[04/22 21:35:48     64s]  0.0461|  0.1024   0.1337   0.1779   0.2089   0.2719 
[04/22 21:35:48     64s]  0.0861|  0.1690   0.1987   0.2564   0.3001   0.4009 
[04/22 21:35:48     64s]  0.2061|  0.3628   0.3965   0.4528   0.5070   0.6541 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 16.317944
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0263|  0.0421   0.0562   0.0647   0.0638   0.0574 
[04/22 21:35:48     64s]  0.0463|  0.0598   0.0797   0.0971   0.1002   0.0959 
[04/22 21:35:48     64s]  0.0863|  0.0950   0.1226   0.1515   0.1638   0.1722 
[04/22 21:35:48     64s]  0.2063|  0.2026   0.2270   0.2841   0.3069   0.3737 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 8.920779
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0261|  0.0679   0.0898   0.1468   0.1709   0.2986 
[04/22 21:35:48     64s]  0.0461|  0.1144   0.1267   0.1898   0.2131   0.2854 
[04/22 21:35:48     64s]  0.0861|  0.2083   0.2130   0.2586   0.2935   0.4108 
[04/22 21:35:48     64s]  0.2061|  0.4958   0.4911   0.5046   0.5196   0.6323 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0263|  0.0392   0.0625   0.1085   0.1451   0.2091 
[04/22 21:35:48     64s]  0.0463|  0.0599   0.0872   0.1289   0.1583   0.2461 
[04/22 21:35:48     64s]  0.0863|  0.1070   0.1197   0.1796   0.2179   0.3318 
[04/22 21:35:48     64s]  0.2063|  0.2523   0.2521   0.2893   0.3231   0.4421 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm EN TgtFterm Y Type three_state_enable Sense PosUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 EN) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0261|  0.0574   0.0506   0.0484   0.0485   0.0293 
[04/22 21:35:48     64s]  0.0461|  0.0907   0.0836   0.0931   0.0970   0.0735 
[04/22 21:35:48     64s]  0.0861|  0.1565   0.1443   0.1549   0.1563   0.1515 
[04/22 21:35:48     64s]  0.2061|  0.3546   0.3407   0.3460   0.3482   0.3333 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 16.514723
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 EN) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0263|  0.0363   0.0355   0.0169  -0.0158  -0.1273 
[04/22 21:35:48     64s]  0.0463|  0.0548   0.0692   0.0681   0.0441  -0.0365 
[04/22 21:35:48     64s]  0.0863|  0.0897   0.1168   0.1390   0.1271   0.0921 
[04/22 21:35:48     64s]  0.2063|  0.1964   0.2221   0.2836   0.2980   0.3381 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 8.895057
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 EN) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0261|  0.0652   0.0810   0.1080   0.1275   0.1178 
[04/22 21:35:48     64s]  0.0461|  0.1145   0.1171   0.1328   0.1466   0.1462 
[04/22 21:35:48     64s]  0.0861|  0.2116   0.2057   0.2102   0.2136   0.2685 
[04/22 21:35:48     64s]  0.2061|  0.4989   0.4892   0.4866   0.4853   0.4985 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 EN) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0263|  0.0424   0.0930   0.1442   0.1907   0.3345 
[04/22 21:35:48     64s]  0.0463|  0.0618   0.1018   0.1720   0.2350   0.3532 
[04/22 21:35:48     64s]  0.0863|  0.1069   0.1343   0.2223   0.2880   0.4468 
[04/22 21:35:48     64s]  0.2063|  0.2520   0.2523   0.3078   0.3948   0.5968 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm EN TgtFterm Y Type three_state_disable Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 EN idx2 Y)   Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_total_cap pF)
[04/22 21:35:48     64s]                * 
[04/22 21:35:48     64s]        +--------+
[04/22 21:35:48     64s]  0.0600|  0.0108 
[04/22 21:35:48     64s]  0.1800|  0.0180 
[04/22 21:35:48     64s]  0.4200|  0.0323 
[04/22 21:35:48     64s]  0.6000|  0.0431 
[04/22 21:35:48     64s]  1.2000|  0.0790 
[04/22 21:35:48     64s]  (idx1 net_tran_del ns)
[04/22 21:35:48     64s] Falling Delay LUT (idx1 EN idx2 Y)   Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_total_cap pF)
[04/22 21:35:48     64s]                * 
[04/22 21:35:48     64s]        +--------+
[04/22 21:35:48     64s]  0.0600|  0.0252 
[04/22 21:35:48     64s]  0.1800|  0.0445 
[04/22 21:35:48     64s]  0.4200|  0.0754 
[04/22 21:35:48     64s]  0.6000|  0.1422 
[04/22 21:35:48     64s]  1.2000|  0.1320 
[04/22 21:35:48     64s]  (idx1 net_tran_del ns)
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 EN) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_total_cap pF)
[04/22 21:35:48     64s]                * 
[04/22 21:35:48     64s]        +--------+
[04/22 21:35:48     64s]       *|  0.0000 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 EN) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_total_cap pF)
[04/22 21:35:48     64s]                * 
[04/22 21:35:48     64s]        +--------+
[04/22 21:35:48     64s]       *|  0.0000 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] Cell TBUFX1 footprint TBUFX1
[04/22 21:35:48     64s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1032|  0.3656   0.4146   0.4703   0.6116   0.6628   0.7706 
[04/22 21:35:48     64s]  0.5032|  1.6645   1.7261   1.8006   1.8954   1.9658   2.1357 
[04/22 21:35:48     64s]  1.2032|  3.9537   4.0191   4.0975   4.1417   4.2187   4.4633 
[04/22 21:35:48     64s]  3.0032|  9.8113   9.7747   9.9625  10.0352  10.1031  10.3734 
[04/22 21:35:48     64s]  4.0032| 13.0633  13.1622  13.2178  13.1791  13.2905  13.4852 
[04/22 21:35:48     64s]  5.0032| 16.3054  16.2345  16.3231  16.5408  16.5974  16.7676 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 32.530261
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1032|  0.2033   0.2416   0.2995   0.3539   0.3779   0.4182 
[04/22 21:35:48     64s]  0.5032|  0.9101   0.9337   0.9875   1.0833   1.1521   1.2974 
[04/22 21:35:48     64s]  1.2032|  2.1330   2.1729   2.1969   2.2958   2.3729   2.5082 
[04/22 21:35:48     64s]  3.0032|  5.2345   5.3116   5.3424   5.4007   5.5615   5.5898 
[04/22 21:35:48     64s]  4.0032|  7.0395   6.9560   7.0393   7.2603   7.2060   7.4437 
[04/22 21:35:48     64s]  5.0032|  8.6527   8.7666   8.8418   8.8470   9.0033   9.1940 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 17.243638
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1032|  0.4984   0.5057   0.5162   0.5957   0.6440   0.7905 
[04/22 21:35:48     64s]  0.5032|  2.4486   2.4105   2.4734   2.4111   2.4072   2.4186 
[04/22 21:35:48     64s]  1.2032|  5.7662   5.7984   5.8265   5.6973   5.6814   5.7204 
[04/22 21:35:48     64s]  3.0032| 14.1829  14.1508  14.3261  14.2645  14.2774  14.2596 
[04/22 21:35:48     64s]  4.0032| 18.8574  18.9356  18.9138  18.9231  18.9305  18.8854 
[04/22 21:35:48     64s]  5.0032| 23.7573  23.4662  23.5767  23.5660  23.5659  23.5635 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1032|  0.2547   0.2534   0.3058   0.3804   0.4519   0.5608 
[04/22 21:35:48     64s]  0.5032|  1.2573   1.2504   1.2046   1.2142   1.2285   1.3518 
[04/22 21:35:48     64s]  1.2032|  2.9234   2.8655   2.9012   2.9183   2.8820   2.8788 
[04/22 21:35:48     64s]  3.0032|  7.1267   7.0923   7.1259   7.1858   7.0902   7.2061 
[04/22 21:35:48     64s]  4.0032| 10.0714   9.9028   9.6616  10.1584   9.5272   9.7982 
[04/22 21:35:48     64s]  5.0032| 11.8755  12.2320  12.0675  11.8570  12.2158  12.1673 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm EN TgtFterm Y Type three_state_enable Sense PosUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 EN) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1032|  0.3567   0.3535   0.2997   0.2920   0.3450   0.3258 
[04/22 21:35:48     64s]  0.5032|  1.6692   1.6778   1.6009   1.5826   1.6169   1.3808 
[04/22 21:35:48     64s]  1.2032|  3.9687   3.9094   3.9326   3.8645   3.9354   3.6637 
[04/22 21:35:48     64s]  3.0032|  9.7318   9.7076   9.6871   9.6866   9.6687   9.5514 
[04/22 21:35:48     64s]  4.0032| 12.9393  13.1653  13.0947  13.0739  13.1339  12.8487 
[04/22 21:35:48     64s]  5.0032| 16.2648  16.2210  16.2061  16.2054  16.1994  16.0298 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 32.465523
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 EN) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1032|  0.1952   0.2399   0.2863   0.3387   0.3384   0.2598 
[04/22 21:35:48     64s]  0.5032|  0.9062   0.9480   0.9872   1.1041   1.1784   1.2913 
[04/22 21:35:48     64s]  1.2032|  2.1344   2.1700   2.2152   2.3205   2.3773   2.4949 
[04/22 21:35:48     64s]  3.0032|  5.2891   5.3295   5.2935   5.4483   5.5477   5.6483 
[04/22 21:35:48     64s]  4.0032|  7.0591   7.0243   7.1231   7.1532   7.2025   7.3062 
[04/22 21:35:48     64s]  5.0032|  8.6582   8.6900   8.7799   8.9717   9.0375   9.1917 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 17.271258
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 EN) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1032|  0.5050   0.4920   0.4951   0.5054   0.5289   0.5363 
[04/22 21:35:48     64s]  0.5032|  2.4259   2.4958   2.4178   2.3940   2.3659   2.3714 
[04/22 21:35:48     64s]  1.2032|  5.6954   5.7099   5.6829   5.6991   5.7121   5.6723 
[04/22 21:35:48     64s]  3.0032| 14.1965  14.1950  14.2096  14.2015  14.2396  14.3176 
[04/22 21:35:48     64s]  4.0032| 18.7955  18.9865  18.9567  18.9220  18.9504  18.8835 
[04/22 21:35:48     64s]  5.0032| 23.4523  23.5872  23.5555  23.5544  23.5132  23.5694 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 EN) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1032|  0.2520   0.2614   0.3437   0.4489   0.5953   0.8363 
[04/22 21:35:48     64s]  0.5032|  1.2615   1.2466   1.2346   1.2168   1.2858   1.4429 
[04/22 21:35:48     64s]  1.2032|  2.9735   2.9783   2.8730   2.9215   2.8901   2.8951 
[04/22 21:35:48     64s]  3.0032|  7.4851   7.3497   7.1915   7.1099   7.1360   7.1161 
[04/22 21:35:48     64s]  4.0032|  9.4775   9.4726   9.5583   9.6528   9.5409   9.6196 
[04/22 21:35:48     64s]  5.0032| 11.9126  12.2933  11.8790  11.8292  11.9455  11.9347 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm EN TgtFterm Y Type three_state_disable Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 EN idx2 Y)   Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_total_cap pF)
[04/22 21:35:48     64s]                * 
[04/22 21:35:48     64s]        +--------+
[04/22 21:35:48     64s]  0.0600|  0.0108 
[04/22 21:35:48     64s]  0.2400|  0.0215 
[04/22 21:35:48     64s]  0.4800|  0.0359 
[04/22 21:35:48     64s]  0.9000|  0.0610 
[04/22 21:35:48     64s]  1.2000|  0.0790 
[04/22 21:35:48     64s]  1.8000|  0.1149 
[04/22 21:35:48     64s]  (idx1 net_tran_del ns)
[04/22 21:35:48     64s] Falling Delay LUT (idx1 EN idx2 Y)   Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_total_cap pF)
[04/22 21:35:48     64s]                * 
[04/22 21:35:48     64s]        +--------+
[04/22 21:35:48     64s]  0.0600|  0.0272 
[04/22 21:35:48     64s]  0.2400|  0.0568 
[04/22 21:35:48     64s]  0.4800|  0.0875 
[04/22 21:35:48     64s]  0.9000|  0.1228 
[04/22 21:35:48     64s]  1.2000|  0.1989 
[04/22 21:35:48     64s]  1.8000|  0.2236 
[04/22 21:35:48     64s]  (idx1 net_tran_del ns)
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 EN) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_total_cap pF)
[04/22 21:35:48     64s]                * 
[04/22 21:35:48     64s]        +--------+
[04/22 21:35:48     64s]       *|  0.0000 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 EN) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_total_cap pF)
[04/22 21:35:48     64s]                * 
[04/22 21:35:48     64s]        +--------+
[04/22 21:35:48     64s]       *|  0.0000 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] Cell OR2X2 footprint OR2X2
[04/22 21:35:48     64s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0200|  0.0694   0.0811   0.0212   0.0725   0.1564 
[04/22 21:35:48     64s]  0.0400|  0.0997   0.1092   0.0742   0.1229   0.1751 
[04/22 21:35:48     64s]  0.0800|  0.1614   0.1687   0.1389   0.1830   0.2161 
[04/22 21:35:48     64s]  0.2000|  0.3461   0.3561   0.3176   0.3640   0.3808 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 15.374721
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0200|  0.0656   0.0863   0.1091   0.0839  -0.0075 
[04/22 21:35:48     64s]  0.0400|  0.0878   0.1093   0.0491   0.1274   0.0014 
[04/22 21:35:48     64s]  0.0800|  0.1283   0.1496   0.1160   0.1758   0.1870 
[04/22 21:35:48     64s]  0.2000|  0.2490   0.2695   0.2410   0.2139   0.3303 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 10.185668
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0200|  0.0534   0.0648   0.1503   0.1396   0.5144 
[04/22 21:35:48     64s]  0.0400|  0.0968   0.1012   0.1722   0.1589   0.5279 
[04/22 21:35:48     64s]  0.0800|  0.1926   0.1917   0.2270   0.2103   0.5574 
[04/22 21:35:48     64s]  0.2000|  0.4742   0.4683   0.4730   0.4731   0.6719 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0200|  0.0365   0.0535   0.0679   0.1297   0.3907 
[04/22 21:35:48     64s]  0.0400|  0.0617   0.0713   0.1593   0.1387   0.3976 
[04/22 21:35:48     64s]  0.0800|  0.1153   0.1180   0.1889   0.1607   0.2505 
[04/22 21:35:48     64s]  0.2000|  0.2846   0.2819   0.2959   0.3483   0.3373 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0200|  0.0765   0.0912   0.0459  -0.0100   0.1467 
[04/22 21:35:48     64s]  0.0400|  0.1068   0.1215   0.0807   0.0206   0.1514 
[04/22 21:35:48     64s]  0.0800|  0.1682   0.1817   0.1555   0.1048   0.2236 
[04/22 21:35:48     64s]  0.2000|  0.3532   0.3693   0.3304   0.2851   0.2429 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 15.376834
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0200|  0.0745   0.0955   0.0822   0.0740   0.1389 
[04/22 21:35:48     64s]  0.0400|  0.0962   0.1168   0.1226   0.1194   0.1740 
[04/22 21:35:48     64s]  0.0800|  0.1367   0.1588   0.1704   0.1680   0.1142 
[04/22 21:35:48     64s]  0.2000|  0.2589   0.2795   0.2906   0.2922   0.2856 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 10.243833
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0200|  0.0527   0.0653   0.1551   0.2028   0.1004 
[04/22 21:35:48     64s]  0.0400|  0.0982   0.1025   0.1780   0.2335   0.2127 
[04/22 21:35:48     64s]  0.0800|  0.1903   0.1906   0.2369   0.2813   0.2430 
[04/22 21:35:48     64s]  0.2000|  0.4663   0.4695   0.4726   0.4917   0.5980 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.0200|  0.0354   0.0459   0.1005   0.1409   0.1382 
[04/22 21:35:48     64s]  0.0400|  0.0620   0.0661   0.1205   0.1449   0.1416 
[04/22 21:35:48     64s]  0.0800|  0.1145   0.1151   0.1467   0.1622   0.2902 
[04/22 21:35:48     64s]  0.2000|  0.2812   0.2816   0.2814   0.2873   0.3741 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] Cell OR2X1 footprint OR2X2
[04/22 21:35:48     64s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3425   0.3451   0.3606   0.2984   0.3179   0.3763 
[04/22 21:35:48     64s]  0.5000|  1.5833   1.5877   1.6123   1.5299   1.5233   1.4264 
[04/22 21:35:48     64s]  1.2000|  3.7621   3.7604   3.7668   3.7047   3.7248   3.6245 
[04/22 21:35:48     64s]  3.0000|  9.3412   9.3430   9.3753   9.2864   9.2840   9.2005 
[04/22 21:35:48     64s]  4.0000| 12.4439  12.5213  12.5281  12.3873  12.4871  12.2938 
[04/22 21:35:48     64s]  5.0000| 15.5866  15.5192  15.5633  15.5382  15.3758  15.4509 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 31.110456
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2437   0.2577   0.2225   0.2320   0.3117   0.3052 
[04/22 21:35:48     64s]  0.5000|  1.0617   1.0766   1.0419   1.0410   0.9851   1.1339 
[04/22 21:35:48     64s]  1.2000|  2.4914   2.4929   2.4550   2.4795   2.4140   2.5570 
[04/22 21:35:48     64s]  3.0000|  6.1502   6.2209   6.1784   6.1172   6.0655   6.2542 
[04/22 21:35:48     64s]  4.0000|  8.1685   8.1984   8.1475   8.2224   8.1582   8.2432 
[04/22 21:35:48     64s]  5.0000| 10.2214  10.3063  10.2584  10.2014  10.1443  10.3637 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 20.362570
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.4769   0.4734   0.4760   0.5050   0.6306   0.5316 
[04/22 21:35:48     64s]  0.5000|  2.3513   2.3867   2.3698   2.3643   2.3463   2.3558 
[04/22 21:35:48     64s]  1.2000|  5.7081   5.6257   5.6414   5.6007   5.6589   5.6377 
[04/22 21:35:48     64s]  3.0000| 14.0587  14.0723  13.9727  13.9699  14.2777  14.0712 
[04/22 21:35:48     64s]  4.0000| 18.8674  18.6345  18.7445  18.8267  18.7098  18.9181 
[04/22 21:35:48     64s]  5.0000| 23.3459  23.6411  23.6425  23.6761  23.5736  23.6442 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2837   0.2814   0.3180   0.3889   0.3419   0.4530 
[04/22 21:35:48     64s]  0.5000|  1.4198   1.4468   1.4323   1.3945   1.3939   1.3860 
[04/22 21:35:48     64s]  1.2000|  3.3714   3.4846   3.4504   3.3899   3.3787   3.4135 
[04/22 21:35:48     64s]  3.0000|  8.3610   8.4337   8.4312   8.4688   8.4847   8.4046 
[04/22 21:35:48     64s]  4.0000| 11.1212  11.3640  11.2122  11.2474  11.2170  11.2433 
[04/22 21:35:48     64s]  5.0000| 13.8552  13.9649  13.9556  14.0067  14.0855  13.9566 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3529   0.3628   0.3680   0.3129   0.2307   0.0908 
[04/22 21:35:48     64s]  0.5000|  1.5848   1.5988   1.6100   1.5364   1.4450   1.3116 
[04/22 21:35:48     64s]  1.2000|  3.7514   3.7916   3.7756   3.6938   3.5986   3.4686 
[04/22 21:35:48     64s]  3.0000|  9.2771   9.3488   9.3327   9.3324   9.1883   9.0519 
[04/22 21:35:48     64s]  4.0000| 12.4356  12.3980  12.5188  12.3617  12.3065  12.0890 
[04/22 21:35:48     64s]  5.0000| 15.4921  15.6199  15.5698  15.4356  15.3204  15.1850 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 30.896362
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2530   0.2767   0.2856   0.3084   0.2743   0.3280 
[04/22 21:35:48     64s]  0.5000|  1.0670   1.1058   1.0965   1.1203   1.0887   1.1525 
[04/22 21:35:48     64s]  1.2000|  2.4965   2.5578   2.5385   2.5767   2.5257   2.5787 
[04/22 21:35:48     64s]  3.0000|  6.1673   6.2220   6.2281   6.2377   6.2169   6.2666 
[04/22 21:35:48     64s]  4.0000|  8.1989   8.2581   8.2414   8.3391   8.2122   8.3075 
[04/22 21:35:48     64s]  5.0000| 10.2212  10.4055  10.3487  10.4462  10.3010  10.3000 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 20.343315
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.4707   0.4756   0.4718   0.4964   0.5898   0.7751 
[04/22 21:35:48     64s]  0.5000|  2.3491   2.3506   2.3524   2.3512   2.3165   2.3410 
[04/22 21:35:48     64s]  1.2000|  5.6101   5.6179   5.6513   5.5735   5.6085   5.6098 
[04/22 21:35:48     64s]  3.0000| 14.1801  13.9949  13.9613  13.9382  14.1696  13.9757 
[04/22 21:35:48     64s]  4.0000| 18.6039  18.8604  18.6262  18.6513  18.8318  18.5783 
[04/22 21:35:48     64s]  5.0000| 23.5162  23.4781  23.4673  23.5646  23.3095  23.5462 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2853   0.2822   0.2869   0.2987   0.3755   0.3899 
[04/22 21:35:48     64s]  0.5000|  1.4128   1.4449   1.4304   1.4098   1.4015   1.3833 
[04/22 21:35:48     64s]  1.2000|  3.4138   3.4369   3.4107   3.4253   3.3822   3.3974 
[04/22 21:35:48     64s]  3.0000|  8.3901   8.6255   8.5859   8.7409   8.4024   8.4336 
[04/22 21:35:48     64s]  4.0000| 11.1645  11.4338  11.2908  11.4150  11.2366  11.4571 
[04/22 21:35:48     64s]  5.0000| 14.0548  14.0121  14.0418  14.0171  13.9296  14.0354 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] Cell OAI21X1 footprint OAI21X1
[04/22 21:35:48     64s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3692   0.4152   0.4705   0.6122   0.6639   0.7724 
[04/22 21:35:48     64s]  0.5000|  1.6621   1.7312   1.7771   1.8979   1.9679   2.1337 
[04/22 21:35:48     64s]  1.2000|  3.9582   4.0317   4.0313   4.1423   4.2175   4.4029 
[04/22 21:35:48     64s]  3.0000|  9.8040   9.7753   9.8430  10.1434  10.0899  10.3041 
[04/22 21:35:48     64s]  4.0000| 13.1056  13.1245  13.1923  13.1537  13.3411  13.4071 
[04/22 21:35:48     64s]  5.0000| 16.3059  16.2661  16.3543  16.5377  16.5717  16.7701 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 32.523874
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2013   0.2434   0.2958   0.3449   0.3728   0.2574 
[04/22 21:35:48     64s]  0.5000|  0.9107   0.9333   0.9839   1.0873   1.1539   1.1913 
[04/22 21:35:48     64s]  1.2000|  2.1336   2.1716   2.1874   2.3209   2.3572   2.4086 
[04/22 21:35:48     64s]  3.0000|  5.2011   5.3090   5.3050   5.4357   5.4711   5.5924 
[04/22 21:35:48     64s]  4.0000|  6.9503   6.9593   7.0727   7.1955   7.3099   7.3996 
[04/22 21:35:48     64s]  5.0000|  8.6637   8.6936   8.9248   8.8893   8.9147   9.0342 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 17.270276
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.4985   0.4965   0.5128   0.5952   0.6445   0.7911 
[04/22 21:35:48     64s]  0.5000|  2.3838   2.4457   2.3793   2.3819   2.3832   2.4264 
[04/22 21:35:48     64s]  1.2000|  5.7198   5.7922   5.6626   5.7000   5.6979   5.7210 
[04/22 21:35:48     64s]  3.0000| 14.2126  14.1371  14.0894  14.2579  14.2997  14.3412 
[04/22 21:35:48     64s]  4.0000| 18.8380  18.8998  18.9093  18.9170  18.9144  18.8985 
[04/22 21:35:48     64s]  5.0000| 23.5170  23.5478  23.6333  23.5747  23.6010  23.5591 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2516   0.2560   0.3029   0.4068   0.4660   0.6850 
[04/22 21:35:48     64s]  0.5000|  1.2472   1.2144   1.1981   1.2140   1.2342   1.3971 
[04/22 21:35:48     64s]  1.2000|  2.9087   2.8612   3.0231   2.8508   2.8932   2.8686 
[04/22 21:35:48     64s]  3.0000|  7.1246   7.0854   7.1697   7.2015   7.1540   7.3081 
[04/22 21:35:48     64s]  4.0000|  9.5512   9.8701   9.6814   9.5225  10.1679   9.5101 
[04/22 21:35:48     64s]  5.0000| 11.9643  11.8391  11.9334  12.1352  11.8323  11.8784 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3651   0.4113   0.4773   0.5943   0.6415   0.7384 
[04/22 21:35:48     64s]  0.5000|  1.6509   1.7221   1.7899   1.8903   1.9709   2.1479 
[04/22 21:35:48     64s]  1.2000|  3.9122   4.0001   4.0596   4.1562   4.2159   4.3643 
[04/22 21:35:48     64s]  3.0000|  9.7363   9.7859   9.9675   9.9558  10.1339  10.3460 
[04/22 21:35:48     64s]  4.0000| 13.1371  13.2028  13.0657  13.3779  13.3456  13.4983 
[04/22 21:35:48     64s]  5.0000| 16.1729  16.3031  16.4268  16.3930  16.6036  16.7373 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 32.260743
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.1983   0.2382   0.2902   0.3372   0.3629   0.2591 
[04/22 21:35:48     64s]  0.5000|  0.9016   0.9452   0.9870   1.0857   1.1490   1.1913 
[04/22 21:35:48     64s]  1.2000|  2.1049   2.1668   2.2082   2.3512   2.3634   2.4145 
[04/22 21:35:48     64s]  3.0000|  5.2558   5.3589   5.3574   5.6212   5.5221   5.5765 
[04/22 21:35:48     64s]  4.0000|  7.0146   6.9796   7.0205   7.2476   7.1854   7.4546 
[04/22 21:35:48     64s]  5.0000|  8.6508   8.7508   8.8848   8.9360   9.0497   9.0832 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 17.250067
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.4952   0.4948   0.5255   0.6416   0.7559   1.0824 
[04/22 21:35:48     64s]  0.5000|  2.4894   2.5090   2.4483   2.4008   2.4209   2.4490 
[04/22 21:35:48     64s]  1.2000|  5.7436   5.7407   5.7178   5.7061   5.7305   5.7285 
[04/22 21:35:48     64s]  3.0000| 14.1511  14.2362  14.3290  14.1507  14.2954  14.2715 
[04/22 21:35:48     64s]  4.0000| 18.8475  18.9913  18.9323  18.9205  18.8271  18.8134 
[04/22 21:35:48     64s]  5.0000| 23.6770  23.5291  23.5385  23.4874  23.5283  23.5306 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2489   0.2517   0.3026   0.4051   0.4624   0.6842 
[04/22 21:35:48     64s]  0.5000|  1.2689   1.2276   1.2215   1.2244   1.2255   1.3538 
[04/22 21:35:48     64s]  1.2000|  3.0037   2.9441   2.9278   3.0785   2.9322   2.9426 
[04/22 21:35:48     64s]  3.0000|  7.3224   7.2156   7.2689   7.5990   7.2706   7.6625 
[04/22 21:35:48     64s]  4.0000|  9.6145   9.8055  10.1450   9.8197  10.0148  10.0192 
[04/22 21:35:48     64s]  5.0000| 12.3049  12.2281  12.2838  12.1410  12.2592  12.2604 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm C TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3407   0.3981   0.4592   0.6046   0.6474   0.7989 
[04/22 21:35:48     64s]  0.5000|  1.5907   1.6366   1.6900   1.8161   1.9001   2.1498 
[04/22 21:35:48     64s]  1.2000|  3.7845   3.8317   3.8751   3.9888   4.0723   4.2922 
[04/22 21:35:48     64s]  3.0000|  9.3387   9.3662   9.5007   9.5634   9.6261   9.8940 
[04/22 21:35:48     64s]  4.0000| 12.4504  12.4790  12.5917  12.6427  12.7171  12.9715 
[04/22 21:35:48     64s]  5.0000| 15.4804  15.5655  15.5900  15.7638  15.8467  16.0019 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 30.897344
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.1778   0.2254   0.2768   0.3293   0.3178   0.2331 
[04/22 21:35:48     64s]  0.5000|  0.7944   0.8370   0.8912   1.0090   1.0723   1.2146 
[04/22 21:35:48     64s]  1.2000|  1.9002   1.9412   1.9790   2.0762   2.1354   2.2860 
[04/22 21:35:48     64s]  3.0000|  4.6381   4.7346   4.7866   4.8855   4.9644   5.0912 
[04/22 21:35:48     64s]  4.0000|  6.1415   6.2663   6.3961   6.3876   6.4918   6.6396 
[04/22 21:35:48     64s]  5.0000|  7.7569   7.7749   7.9150   7.9381   8.0125   8.1607 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 15.467616
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.4904   0.4858   0.5494   0.6942   0.8433   0.9962 
[04/22 21:35:48     64s]  0.5000|  2.3989   2.3646   2.3660   2.3962   2.3786   2.4108 
[04/22 21:35:48     64s]  1.2000|  5.7288   5.7163   5.6567   5.6830   5.6967   5.6354 
[04/22 21:35:48     64s]  3.0000| 14.1058  14.0356  14.1396  14.0796  14.0376  14.1822 
[04/22 21:35:48     64s]  4.0000| 18.7107  18.6619  18.6664  18.7335  18.6936  18.8187 
[04/22 21:35:48     64s]  5.0000| 23.5587  23.4066  23.6231  23.4313  23.5271  23.4479 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2250   0.2339   0.3263   0.4611   0.5839   0.8395 
[04/22 21:35:48     64s]  0.5000|  1.1203   1.1100   1.0747   1.0966   1.1840   1.3563 
[04/22 21:35:48     64s]  1.2000|  2.6717   2.6706   2.6206   2.5735   2.5669   2.5850 
[04/22 21:35:48     64s]  3.0000|  6.4046   6.5896   6.8581   6.5096   6.6205   6.6418 
[04/22 21:35:48     64s]  4.0000|  8.6085   8.6413   9.0331   8.6159   8.6460   8.6656 
[04/22 21:35:48     64s]  5.0000| 10.9036  10.6847  11.0068  10.7951  10.6795  10.6742 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] Cell NOR3X1 footprint NOR3X1
[04/22 21:35:48     64s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3872   0.4115   0.4574   0.5262   0.5832   0.6460 
[04/22 21:35:48     64s]  0.5000|  1.7453   1.7653   1.7999   1.8719   1.9428   2.0381 
[04/22 21:35:48     64s]  1.2000|  4.1099   4.1462   4.1780   4.2586   4.3068   4.3869 
[04/22 21:35:48     64s]  3.0000| 10.0267  10.0392  10.1032  10.3105  10.2378  10.4368 
[04/22 21:35:48     64s]  4.0000| 13.4430  13.5395  13.5983  13.5232  13.7439  13.8307 
[04/22 21:35:48     64s]  5.0000| 16.6606  16.7312  16.7260  16.9298  16.8827  16.9401 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 33.211017
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2492   0.2981   0.3550   0.4517   0.4464   0.4796 
[04/22 21:35:48     64s]  0.5000|  1.0751   1.1158   1.1698   1.2876   1.3499   1.5431 
[04/22 21:35:48     64s]  1.2000|  2.5200   2.5861   2.5920   2.7045   2.7782   2.9559 
[04/22 21:35:48     64s]  3.0000|  6.1783   6.2531   6.2619   6.3581   6.4546   6.6652 
[04/22 21:35:48     64s]  4.0000|  8.2366   8.2323   8.3936   8.4953   8.4807   8.7654 
[04/22 21:35:48     64s]  5.0000| 10.2888  10.3364  10.4914  10.5424  10.5761  10.7707 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 20.489026
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.5212   0.5069   0.5104   0.5835   0.6296   0.7591 
[04/22 21:35:48     64s]  0.5000|  2.4624   2.4534   2.4264   2.4217   2.4292   2.4456 
[04/22 21:35:48     64s]  1.2000|  5.7797   5.7902   5.7412   5.9581   5.7425   5.8945 
[04/22 21:35:48     64s]  3.0000| 14.4297  14.4371  14.5137  14.3318  14.4879  14.3989 
[04/22 21:35:48     64s]  4.0000| 19.2580  19.2576  19.3283  19.1575  19.3075  19.3291 
[04/22 21:35:48     64s]  5.0000| 23.8676  23.8777  23.6773  24.0454  23.7892  23.7943 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3098   0.3106   0.3823   0.5270   0.6879   0.9371 
[04/22 21:35:48     64s]  0.5000|  1.4639   1.4309   1.4273   1.4441   1.4751   1.5928 
[04/22 21:35:48     64s]  1.2000|  3.3749   3.3986   3.3874   3.3829   3.3559   3.3650 
[04/22 21:35:48     64s]  3.0000|  8.3861   8.3221   8.4107   8.4110   8.3780   8.4309 
[04/22 21:35:48     64s]  4.0000| 11.1493  11.1957  11.2237  11.1386  11.3347  11.0969 
[04/22 21:35:48     64s]  5.0000| 13.8489  14.0988  13.9060  13.8550  14.0571  13.9039 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3790   0.4212   0.4776   0.6025   0.6464   0.7467 
[04/22 21:35:48     64s]  0.5000|  1.7238   1.7506   1.8470   1.9357   2.0176   2.1548 
[04/22 21:35:48     64s]  1.2000|  4.0802   4.0773   4.2256   4.2744   4.3593   4.4962 
[04/22 21:35:48     64s]  3.0000| 10.1013  10.1644  10.3290  10.2581  10.4332  10.4348 
[04/22 21:35:48     64s]  4.0000| 13.3765  13.5617  13.5086  13.7392  13.6682  13.9648 
[04/22 21:35:48     64s]  5.0000| 16.7112  16.6721  16.8741  16.8688  17.0573  17.1204 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 33.331113
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2430   0.2924   0.3523   0.4430   0.4124   0.4609 
[04/22 21:35:48     64s]  0.5000|  1.0785   1.1166   1.1699   1.2809   1.3436   1.5345 
[04/22 21:35:48     64s]  1.2000|  2.4978   2.5780   2.6447   2.7215   2.7763   2.9498 
[04/22 21:35:48     64s]  3.0000|  6.1486   6.2995   6.4197   6.3690   6.4961   6.6246 
[04/22 21:35:48     64s]  4.0000|  8.2370   8.3418   8.2953   8.4730   8.5765   8.7596 
[04/22 21:35:48     64s]  5.0000| 10.2501  10.2874  10.4011  10.4213  10.4917  10.8450 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 20.422613
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.5101   0.5037   0.5175   0.6173   0.6572   0.8139 
[04/22 21:35:48     64s]  0.5000|  2.4336   2.4289   2.4462   2.4261   2.4311   2.4466 
[04/22 21:35:48     64s]  1.2000|  5.7369   5.7824   5.7749   5.7597   5.8655   5.7529 
[04/22 21:35:48     64s]  3.0000| 14.5838  14.4121  14.3787  14.5136  14.3294  14.4322 
[04/22 21:35:48     64s]  4.0000| 19.2101  19.3167  19.0849  19.3081  19.1685  19.2211 
[04/22 21:35:48     64s]  5.0000| 23.9705  23.7947  24.0340  23.7909  24.0445  23.8759 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3000   0.3060   0.3602   0.5275   0.6955   0.9269 
[04/22 21:35:48     64s]  0.5000|  1.4471   1.4251   1.4119   1.4321   1.4740   1.5816 
[04/22 21:35:48     64s]  1.2000|  3.3925   3.4204   3.3998   3.3539   3.3299   3.3493 
[04/22 21:35:48     64s]  3.0000|  8.3730   8.7014   8.8949   8.4513   8.5023   8.5530 
[04/22 21:35:48     64s]  4.0000| 11.1849  11.0401  11.1937  11.0923  11.0757  11.4233 
[04/22 21:35:48     64s]  5.0000| 13.8040  13.9535  13.8838  13.9998  14.1634  13.8710 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm C TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3608   0.4051   0.4687   0.5709   0.6229   0.7011 
[04/22 21:35:48     64s]  0.5000|  1.6965   1.7683   1.7885   1.9264   1.9880   2.1317 
[04/22 21:35:48     64s]  1.2000|  4.0456   4.0738   4.1209   4.2676   4.3314   4.5058 
[04/22 21:35:48     64s]  3.0000| 10.1063  10.1120  10.2132  10.3132  10.3755  10.5568 
[04/22 21:35:48     64s]  4.0000| 13.2824  13.4344  13.5677  13.5849  13.6466  13.7620 
[04/22 21:35:48     64s]  5.0000| 16.7608  16.7135  16.7518  16.9403  17.0015  17.1436 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 33.469448
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2340   0.2849   0.3417   0.4322   0.3782   0.4413 
[04/22 21:35:48     64s]  0.5000|  1.0578   1.1221   1.1532   1.2713   1.3354   1.5241 
[04/22 21:35:48     64s]  1.2000|  2.4777   2.5757   2.6009   2.7034   2.7691   2.9472 
[04/22 21:35:48     64s]  3.0000|  6.1913   6.2734   6.3289   6.4420   6.5455   6.6016 
[04/22 21:35:48     64s]  4.0000|  8.1860   8.3707   8.2556   8.3733   8.5672   8.7326 
[04/22 21:35:48     64s]  5.0000| 10.2545  10.3168  10.3884  10.4971  10.4817  10.8414 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 20.449908
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.5069   0.5002   0.5306   0.6390   0.7610   1.0326 
[04/22 21:35:48     64s]  0.5000|  2.4173   2.4430   2.4632   2.4653   2.4539   2.4693 
[04/22 21:35:48     64s]  1.2000|  5.8205   5.7355   5.7834   5.8981   5.8918   5.7526 
[04/22 21:35:48     64s]  3.0000| 14.3057  14.2844  14.6122  14.4553  14.4534  14.3585 
[04/22 21:35:48     64s]  4.0000| 19.2036  19.2787  19.3531  19.2322  19.2214  19.1457 
[04/22 21:35:48     64s]  5.0000| 24.0511  23.7629  23.6809  23.9406  23.9402  24.0312 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2967   0.2988   0.3781   0.5261   0.6844   0.9148 
[04/22 21:35:48     64s]  0.5000|  1.4664   1.4793   1.4877   1.4698   1.4700   1.5735 
[04/22 21:35:48     64s]  1.2000|  3.5067   3.5213   3.4892   3.4311   3.4208   3.4188 
[04/22 21:35:48     64s]  3.0000|  8.4389   8.6453   8.5455   8.4901   8.6671   8.8430 
[04/22 21:35:48     64s]  4.0000| 11.3757  11.2485  11.6481  11.6476  11.4022  11.4565 
[04/22 21:35:48     64s]  5.0000| 13.9700  14.2465  14.0890  14.2805  14.1510  14.0301 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] Cell NOR2X1 footprint NOR2X1
[04/22 21:35:48     64s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3597   0.4039   0.4593   0.5909   0.6360   0.7354 
[04/22 21:35:48     64s]  0.5000|  1.6657   1.7188   1.7745   1.8747   1.9485   2.1099 
[04/22 21:35:48     64s]  1.2000|  3.9471   4.0517   4.0680   4.1719   4.2758   4.4450 
[04/22 21:35:48     64s]  3.0000|  9.7929   9.8327   9.9477  10.1318  10.0774  10.2892 
[04/22 21:35:48     64s]  4.0000| 13.0933  13.1135  13.1816  13.1424  13.3295  13.3944 
[04/22 21:35:48     64s]  5.0000| 16.2948  16.2537  16.3422  16.5259  16.5591  16.7569 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 32.520513
[04/22 21:35:48     64s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2327   0.2842   0.3424   0.4334   0.4244   0.4355 
[04/22 21:35:48     64s]  0.5000|  1.0681   1.1020   1.1529   1.2728   1.3360   1.5212 
[04/22 21:35:48     64s]  1.2000|  2.4780   2.5740   2.6024   2.6936   2.7572   2.9308 
[04/22 21:35:48     64s]  3.0000|  6.1372   6.1830   6.2565   6.4467   6.5223   6.6635 
[04/22 21:35:48     64s]  4.0000|  8.1853   8.2926   8.3370   8.4109   8.4786   8.6416 
[04/22 21:35:48     64s]  5.0000| 10.2774  10.4070  10.4387  10.4643  10.4988  10.8093 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s]  avg drive resistance = 20.499287
[04/22 21:35:48     64s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.4898   0.4912   0.4987   0.6014   0.6472   0.7974 
[04/22 21:35:48     64s]  0.5000|  2.4021   2.4186   2.4148   2.4014   2.3841   2.4234 
[04/22 21:35:48     64s]  1.2000|  5.7422   5.9594   5.7321   5.7665   5.9032   5.7195 
[04/22 21:35:48     64s]  3.0000| 14.2743  14.2960  14.4450  14.1448  14.2455  14.2184 
[04/22 21:35:48     64s]  4.0000| 19.0168  19.0719  19.1000  19.1322  19.1107  19.1526 
[04/22 21:35:48     64s]  5.0000| 23.7889  23.5742  23.5346  23.6473  23.4441  23.6133 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.2918   0.3038   0.3763   0.5211   0.6780   0.9105 
[04/22 21:35:48     64s]  0.5000|  1.5626   1.4152   1.4095   1.4050   1.4691   1.5949 
[04/22 21:35:48     64s]  1.2000|  3.4042   3.4962   3.4297   3.3808   3.3615   3.3787 
[04/22 21:35:48     64s]  3.0000|  8.3030   8.4409   8.4656   8.2948   8.3033   8.5969 
[04/22 21:35:48     64s]  4.0000| 11.1140  11.2583  11.2200  11.1464  11.1370  11.1622 
[04/22 21:35:48     64s]  5.0000| 13.9037  13.8075  13.7820  14.0952  14.0647  13.8180 
[04/22 21:35:48     64s]  (idx1 net_total_cap pF)
[04/22 21:35:48     64s] 
[04/22 21:35:48     64s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     64s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     64s]         (idx2 net_tran_del ns)
[04/22 21:35:48     64s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     64s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     64s]  0.1000|  0.3553   0.3975   0.4650   0.5781   0.6146   0.6662 
[04/22 21:35:48     65s]  0.5000|  1.6491   1.7081   1.7741   1.8872   1.9528   2.1095 
[04/22 21:35:48     65s]  1.2000|  3.9016   3.9889   4.0481   4.2095   4.1992   4.3624 
[04/22 21:35:48     65s]  3.0000|  9.8202   9.7752   9.9558  10.0011  10.1206  10.3289 
[04/22 21:35:48     65s]  4.0000| 13.1269  13.1914  13.0523  13.3664  13.3312  13.4800 
[04/22 21:35:48     65s]  5.0000| 16.1581  16.2923  16.4155  16.3819  16.5912  16.7219 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 32.250702
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2278   0.2792   0.3377   0.4261   0.3852   0.4207 
[04/22 21:35:48     65s]  0.5000|  1.0545   1.1119   1.1499   1.2660   1.3307   1.5140 
[04/22 21:35:48     65s]  1.2000|  2.5058   2.5103   2.5607   2.7081   2.7704   2.9451 
[04/22 21:35:48     65s]  3.0000|  6.2279   6.1937   6.2223   6.4250   6.5395   6.5737 
[04/22 21:35:48     65s]  4.0000|  8.1476   8.3182   8.3947   8.4579   8.5612   8.7247 
[04/22 21:35:48     65s]  5.0000| 10.2765  10.4428  10.4832  10.4026  10.4756  10.8340 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.507465
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4994   0.4890   0.5131   0.6225   0.7679   1.1118 
[04/22 21:35:48     65s]  0.5000|  2.4544   2.4893   2.4715   2.4103   2.4235   2.4377 
[04/22 21:35:48     65s]  1.2000|  5.6966   5.7190   5.7105   5.7881   5.6748   5.6606 
[04/22 21:35:48     65s]  3.0000| 14.4766  14.3520  14.1929  14.4186  14.2125  14.2077 
[04/22 21:35:48     65s]  4.0000| 19.0720  18.8876  19.1721  18.9247  19.1075  19.0975 
[04/22 21:35:48     65s]  5.0000| 23.6643  23.7913  23.6384  23.7478  23.7095  23.7200 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2886   0.2942   0.3755   0.5208   0.6865   0.9009 
[04/22 21:35:48     65s]  0.5000|  1.4545   1.4591   1.4547   1.4148   1.4653   1.5725 
[04/22 21:35:48     65s]  1.2000|  3.4535   3.6349   3.6281   3.4273   3.4222   3.4076 
[04/22 21:35:48     65s]  3.0000|  8.4797   8.8861   9.0144   8.5319   8.6598   8.9750 
[04/22 21:35:48     65s]  4.0000| 11.6412  11.4828  11.4084  11.4642  11.3945  11.4529 
[04/22 21:35:48     65s]  5.0000| 14.0893  14.0439  14.0313  14.1128  14.1463  14.0244 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell NAND3X1 footprint NAND3X1
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3546   0.4136   0.4719   0.6220   0.6658   0.8885 
[04/22 21:35:48     65s]  0.5000|  1.5931   1.6630   1.7144   1.8402   1.9159   2.1884 
[04/22 21:35:48     65s]  1.2000|  3.7746   3.8295   3.8772   3.9951   4.1289   4.3587 
[04/22 21:35:48     65s]  3.0000|  9.4623   9.3553   9.5316   9.6112   9.6200   9.8904 
[04/22 21:35:48     65s]  4.0000| 12.4065  12.5129  12.7305  12.6500  12.7807  13.0465 
[04/22 21:35:48     65s]  5.0000| 15.6518  15.6466  15.6022  15.8805  15.9492  16.0905 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 31.218820
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1870   0.2092   0.2386   0.2722   0.2720   0.2742 
[04/22 21:35:48     65s]  0.5000|  0.8522   0.8689   0.9012   0.9539   0.9973   1.0866 
[04/22 21:35:48     65s]  1.2000|  2.0135   2.0398   2.0980   2.1189   2.1347   2.2399 
[04/22 21:35:48     65s]  3.0000|  5.0283   5.0459   5.0949   5.1485   5.1523   5.2293 
[04/22 21:35:48     65s]  4.0000|  6.5359   6.5815   6.7252   6.7379   6.8620   6.8286 
[04/22 21:35:48     65s]  5.0000|  8.2265   8.2533   8.3740   8.2632   8.3763   8.5161 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 16.407149
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.5000   0.4962   0.5515   0.6895   0.8478   1.0103 
[04/22 21:35:48     65s]  0.5000|  2.4073   2.3686   2.3862   2.4069   2.3999   2.4377 
[04/22 21:35:48     65s]  1.2000|  5.6896   5.6656   5.6667   5.7301   5.7033   5.6893 
[04/22 21:35:48     65s]  3.0000| 14.0802  14.1221  14.1615  14.1195  14.1354  14.0538 
[04/22 21:35:48     65s]  4.0000| 18.6428  18.7359  18.7284  18.6950  18.7703  18.7405 
[04/22 21:35:48     65s]  5.0000| 23.3280  23.2723  23.3627  23.3231  23.3059  23.4481 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2360   0.2358   0.2702   0.3436   0.4110   0.4957 
[04/22 21:35:48     65s]  0.5000|  1.1768   1.1690   1.1566   1.1466   1.1500   1.2712 
[04/22 21:35:48     65s]  1.2000|  2.7974   2.8332   2.8906   2.7606   2.8615   2.7514 
[04/22 21:35:48     65s]  3.0000|  6.9250   6.9418   7.0756   7.0826   7.0046   6.9417 
[04/22 21:35:48     65s]  4.0000|  9.0256   9.1603   9.3567   9.0400   9.1812   8.9909 
[04/22 21:35:48     65s]  5.0000| 11.4969  11.6799  11.3357  11.4848  11.2468  11.4875 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3510   0.4072   0.4661   0.6136   0.6576   0.8609 
[04/22 21:35:48     65s]  0.5000|  1.5900   1.6414   1.6981   1.8187   1.9120   2.1827 
[04/22 21:35:48     65s]  1.2000|  3.7652   3.9354   3.9878   3.9989   4.0744   4.3139 
[04/22 21:35:48     65s]  3.0000|  9.4127   9.3654   9.4834   9.6432   9.6759   9.8654 
[04/22 21:35:48     65s]  4.0000| 12.5555  12.5068  12.7427  12.5995  12.7162  13.0932 
[04/22 21:35:48     65s]  5.0000| 15.4844  15.6429  15.6205  15.8714  15.9423  16.0307 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.884579
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1863   0.2297   0.2854   0.3340   0.3469   0.3695 
[04/22 21:35:48     65s]  0.5000|  0.8463   0.8983   0.9569   1.0389   1.1093   1.2627 
[04/22 21:35:48     65s]  1.2000|  2.0123   2.0787   2.1318   2.1949   2.2798   2.3991 
[04/22 21:35:48     65s]  3.0000|  4.9292   5.1149   5.1123   5.2087   5.3524   5.3412 
[04/22 21:35:48     65s]  4.0000|  6.6078   6.7076   6.7365   6.7296   6.8997   7.1260 
[04/22 21:35:48     65s]  5.0000|  8.3214   8.2038   8.2592   8.5385   8.4750   8.7731 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 16.602124
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4948   0.4923   0.5489   0.6868   0.8442   1.0174 
[04/22 21:35:48     65s]  0.5000|  2.3733   2.3841   2.3772   2.3823   2.4045   2.4056 
[04/22 21:35:48     65s]  1.2000|  5.6523   6.0075   5.9619   5.6137   5.7019   5.6490 
[04/22 21:35:48     65s]  3.0000| 14.1945  14.0465  14.1507  14.1355  14.0976  14.1680 
[04/22 21:35:48     65s]  4.0000| 18.7876  18.6555  18.6820  18.7732  18.6640  18.7351 
[04/22 21:35:48     65s]  5.0000| 23.2868  23.2917  23.2122  23.2998  23.3328  23.3411 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2407   0.2381   0.3028   0.3900   0.4703   0.5661 
[04/22 21:35:48     65s]  0.5000|  1.1626   1.1760   1.1531   1.1531   1.1702   1.3395 
[04/22 21:35:48     65s]  1.2000|  2.7674   2.8260   2.8291   2.7622   2.7870   2.7190 
[04/22 21:35:48     65s]  3.0000|  6.8297   7.1258   7.0420   6.8296   7.1539   6.8586 
[04/22 21:35:48     65s]  4.0000|  9.2468   9.1159   9.0591   9.2358   9.1963   9.6577 
[04/22 21:35:48     65s]  5.0000| 11.3739  11.3367  11.5476  11.6369  11.2832  11.7160 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm C TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3452   0.4000   0.4605   0.6026   0.6494   0.8371 
[04/22 21:35:48     65s]  0.5000|  1.5832   1.6743   1.7207   1.8186   1.9058   2.1727 
[04/22 21:35:48     65s]  1.2000|  3.7674   3.9261   3.9803   3.9921   4.0609   4.3492 
[04/22 21:35:48     65s]  3.0000|  9.4093   9.3675   9.4760   9.5892   9.6693   9.9366 
[04/22 21:35:48     65s]  4.0000| 12.4441  12.5018  12.7363  12.6747  12.7638  13.0898 
[04/22 21:35:48     65s]  5.0000| 15.6255  15.6418  15.6143  15.8440  15.9359  16.0186 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 31.184216
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1855   0.2278   0.2737   0.3205   0.3141   0.2093 
[04/22 21:35:48     65s]  0.5000|  0.8552   0.8984   0.9431   1.0417   1.1069   1.2316 
[04/22 21:35:48     65s]  1.2000|  2.0111   2.0888   2.1373   2.2123   2.2549   2.3642 
[04/22 21:35:48     65s]  3.0000|  4.8970   4.9714   5.0251   5.2757   5.2397   5.2682 
[04/22 21:35:48     65s]  4.0000|  6.6000   6.6804   6.8745   6.9003   6.9134   7.1252 
[04/22 21:35:48     65s]  5.0000|  8.2018   8.3253   8.4284   8.3762   8.6096   8.7000 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 16.359672
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4881   0.4864   0.5456   0.6839   0.8395   1.0216 
[04/22 21:35:48     65s]  0.5000|  2.4063   2.3997   2.4021   2.4129   2.4217   2.4296 
[04/22 21:35:48     65s]  1.2000|  5.7120   5.9904   5.9504   5.7041   5.7383   5.6942 
[04/22 21:35:48     65s]  3.0000| 14.0170  14.0226  14.2579  14.0233  14.0020  14.3575 
[04/22 21:35:48     65s]  4.0000| 18.7526  18.7099  18.6723  18.7548  18.7186  18.7197 
[04/22 21:35:48     65s]  5.0000| 23.6140  23.6397  23.6387  23.6216  23.5967  23.5250 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2382   0.2453   0.3245   0.4716   0.5783   0.8416 
[04/22 21:35:48     65s]  0.5000|  1.1611   1.1851   1.1711   1.1741   1.2102   1.4105 
[04/22 21:35:48     65s]  1.2000|  2.7524   3.0382   3.0006   2.7889   2.7458   2.7571 
[04/22 21:35:48     65s]  3.0000|  7.1484   6.9609   7.1999   7.1152   6.8132   6.9725 
[04/22 21:35:48     65s]  4.0000|  9.2031   9.2935   9.6315   9.1517   9.5734   9.6217 
[04/22 21:35:48     65s]  5.0000| 11.1656  11.3109  11.6790  11.3897  11.7167  11.6744 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell NAND2X1 footprint NAND2X1
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3451   0.4007   0.4618   0.6117   0.6502   0.8202 
[04/22 21:35:48     65s]  0.5000|  1.5853   1.6358   1.6926   1.8136   1.9068   2.1632 
[04/22 21:35:48     65s]  1.2000|  3.7588   3.9299   3.9815   3.9934   4.0703   4.2980 
[04/22 21:35:48     65s]  3.0000|  9.3991   9.3587   9.4330   9.6374   9.6703   9.8545 
[04/22 21:35:48     65s]  4.0000| 12.5346  12.5008  12.7371  12.5943  12.7106  13.0839 
[04/22 21:35:48     65s]  5.0000| 15.4808  15.6368  15.6151  15.8657  15.9367  16.0212 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.889171
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1969   0.2350   0.2904   0.3409   0.3589   0.3896 
[04/22 21:35:48     65s]  0.5000|  0.9078   0.9446   0.9955   1.0785   1.1482   1.2850 
[04/22 21:35:48     65s]  1.2000|  2.0899   2.2013   2.2337   2.3016   2.3811   2.4980 
[04/22 21:35:48     65s]  3.0000|  5.1893   5.4505   5.4474   5.4997   5.5689   5.6358 
[04/22 21:35:48     65s]  4.0000|  7.1033   7.0573   7.1042   7.0977   7.2538   7.3867 
[04/22 21:35:48     65s]  5.0000|  8.7285   8.7482   8.8066   8.9780   8.9300   9.1930 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 17.411519
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4882   0.4837   0.5431   0.6849   0.8397   1.0336 
[04/22 21:35:48     65s]  0.5000|  2.3637   2.3788   2.3728   2.3753   2.3991   2.4077 
[04/22 21:35:48     65s]  1.2000|  5.6466   6.0011   5.9557   5.6029   5.7025   5.6415 
[04/22 21:35:48     65s]  3.0000| 14.1949  14.0416  14.0120  14.1296  14.0914  14.1643 
[04/22 21:35:48     65s]  4.0000| 18.7835  18.6498  18.6761  18.7672  18.6577  18.7288 
[04/22 21:35:48     65s]  5.0000| 23.2924  23.2850  23.2062  23.2937  23.3265  23.3350 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2502   0.2487   0.3053   0.3760   0.4555   0.5558 
[04/22 21:35:48     65s]  0.5000|  1.3295   1.2456   1.2238   1.2130   1.2218   1.3577 
[04/22 21:35:48     65s]  1.2000|  3.0408   2.9961   2.9754   2.9302   2.9134   2.8938 
[04/22 21:35:48     65s]  3.0000|  7.6015   7.9235   7.4493   7.2641   7.4538   7.2541 
[04/22 21:35:48     65s]  4.0000| 10.0561   9.8520   9.8261   9.9514   9.7048  10.0971 
[04/22 21:35:48     65s]  5.0000| 12.2040  12.0829  12.1526  12.2541  12.2752  12.3107 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3363   0.3982   0.4577   0.6045   0.6446   0.7995 
[04/22 21:35:48     65s]  0.5000|  1.5947   1.6707   1.7173   1.8189   1.9024   2.1549 
[04/22 21:35:48     65s]  1.2000|  3.7990   3.9217   3.9764   3.9887   4.0571   4.3467 
[04/22 21:35:48     65s]  3.0000|  9.4001   9.3642   9.4721   9.6326   9.6657   9.9297 
[04/22 21:35:48     65s]  4.0000| 12.5542  12.4981  12.7327  12.5901  12.7599  13.0826 
[04/22 21:35:48     65s]  5.0000| 15.5181  15.6382  15.6109  15.8611  15.9323  16.0107 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.983227
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1969   0.2407   0.2944   0.3522   0.3452   0.2831 
[04/22 21:35:48     65s]  0.5000|  0.8946   0.9561   0.9990   1.1039   1.1625   1.3071 
[04/22 21:35:48     65s]  1.2000|  2.1467   2.1597   2.2669   2.3513   2.3952   2.5019 
[04/22 21:35:48     65s]  3.0000|  5.3497   5.2717   5.4661   5.5086   5.6546   5.7368 
[04/22 21:35:48     65s]  4.0000|  7.0320   7.0934   7.2411   7.1905   7.3346   7.4717 
[04/22 21:35:48     65s]  5.0000|  8.6342   8.8434   8.8560   8.8792   9.0576   9.2051 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 17.219061
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4956   0.4863   0.5449   0.6861   0.8371   1.0455 
[04/22 21:35:48     65s]  0.5000|  2.3937   2.3962   2.3991   2.4046   2.4193   2.4262 
[04/22 21:35:48     65s]  1.2000|  5.6979   5.9869   5.9480   5.7011   5.7351   5.7103 
[04/22 21:35:48     65s]  3.0000| 14.1271  14.0213  14.2545  14.1109  13.9992  14.3552 
[04/22 21:35:48     65s]  4.0000| 18.6568  18.7073  18.6698  18.6828  18.7158  18.7141 
[04/22 21:35:48     65s]  5.0000| 23.4975  23.6366  23.6362  23.3121  23.5935  23.5235 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2582   0.2544   0.3423   0.4831   0.5970   0.8554 
[04/22 21:35:48     65s]  0.5000|  1.2422   1.2990   1.2294   1.2314   1.2743   1.4358 
[04/22 21:35:48     65s]  1.2000|  2.9860   3.1145   3.1148   2.9112   3.0035   3.0163 
[04/22 21:35:48     65s]  3.0000|  7.4349   7.3998   7.9058   7.4671   7.8640   7.8004 
[04/22 21:35:48     65s]  4.0000|  9.6529  10.0527   9.9945   9.7303   9.9270   9.9208 
[04/22 21:35:48     65s]  5.0000| 12.1703  12.3240  12.2389  12.2638  12.0362  12.0121 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell MUX2X1 footprint MUX2X1
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3712   0.4166   0.4742   0.6155   0.6673   0.7758 
[04/22 21:35:48     65s]  0.5000|  1.6870   1.7387   1.7765   1.8882   1.9525   2.1325 
[04/22 21:35:48     65s]  1.2000|  3.9356   4.0276   4.0604   4.1848   4.2521   4.4143 
[04/22 21:35:48     65s]  3.0000|  9.8023   9.7766   9.9668   9.9632  10.0375  10.1591 
[04/22 21:35:48     65s]  4.0000| 13.0969  12.9731  13.0762  13.3726  13.4437  13.5900 
[04/22 21:35:48     65s]  5.0000| 16.1889  16.2892  16.3157  16.4211  16.4900  16.7554 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 32.281084
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2054   0.2438   0.3020   0.3570   0.3815   0.4223 
[04/22 21:35:48     65s]  0.5000|  0.9122   0.9463   0.9948   1.0855   1.1544   1.2995 
[04/22 21:35:48     65s]  1.2000|  2.1160   2.1396   2.2165   2.3067   2.3805   2.5105 
[04/22 21:35:48     65s]  3.0000|  5.2038   5.3183   5.3369   5.4301   5.5311   5.6224 
[04/22 21:35:48     65s]  4.0000|  6.9544   7.0410   7.1640   7.1104   7.2149   7.3069 
[04/22 21:35:48     65s]  5.0000|  8.6640   8.8187   8.8463   8.8915   8.9057   9.1109 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 17.262371
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.5036   0.5005   0.5154   0.6001   0.6476   0.7962 
[04/22 21:35:48     65s]  0.5000|  2.3997   2.3943   2.4308   2.4108   2.4153   2.4444 
[04/22 21:35:48     65s]  1.2000|  5.7218   5.8179   5.7360   5.6720   5.6594   5.7048 
[04/22 21:35:48     65s]  3.0000| 14.3184  14.1829  14.2930  14.2223  14.2238  14.1879 
[04/22 21:35:48     65s]  4.0000| 18.8818  18.9177  18.8685  18.9391  18.9409  18.9253 
[04/22 21:35:48     65s]  5.0000| 23.5957  23.5132  23.5176  23.4513  23.4451  23.5601 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2570   0.2564   0.3079   0.3833   0.4534   0.5642 
[04/22 21:35:48     65s]  0.5000|  1.3021   1.2318   1.2069   1.2144   1.2239   1.3542 
[04/22 21:35:48     65s]  1.2000|  2.9424   2.8950   2.9342   2.8425   2.8936   2.8810 
[04/22 21:35:48     65s]  3.0000|  7.0603   7.3336   7.2857   7.1255   7.0990   7.1280 
[04/22 21:35:48     65s]  4.0000|  9.4768   9.5927   9.5992   9.5801   9.5161   9.5766 
[04/22 21:35:48     65s]  5.0000| 12.0681  11.8816  11.8204  12.0550  12.0111  11.8487 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3730   0.4193   0.4727   0.6144   0.6664   0.7751 
[04/22 21:35:48     65s]  0.5000|  1.6646   1.7340   1.7670   1.9144   1.9791   2.1360 
[04/22 21:35:48     65s]  1.2000|  3.9607   4.0461   4.0339   4.1445   4.2255   4.4407 
[04/22 21:35:48     65s]  3.0000|  9.8063   9.7778   9.8453  10.1458  10.0923  10.3067 
[04/22 21:35:48     65s]  4.0000| 13.1083  13.1268  13.1946  13.1560  13.3434  13.4094 
[04/22 21:35:48     65s]  5.0000| 16.3082  16.2688  16.3570  16.5402  16.5743  16.7726 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 32.520832
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2042   0.2443   0.3022   0.3572   0.3816   0.4224 
[04/22 21:35:48     65s]  0.5000|  0.9144   0.9413   0.9887   1.0871   1.1548   1.2997 
[04/22 21:35:48     65s]  1.2000|  2.1386   2.1733   2.1986   2.3077   2.3687   2.5104 
[04/22 21:35:48     65s]  3.0000|  5.2033   5.2487   5.3012   5.4005   5.5055   5.6187 
[04/22 21:35:48     65s]  4.0000|  6.9598   7.0060   7.0874   7.1274   7.2046   7.3323 
[04/22 21:35:48     65s]  5.0000|  8.6492   8.7135   8.9056   8.8489   8.9262   9.0522 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 17.234649
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.5017   0.4989   0.5169   0.5994   0.6482   0.7958 
[04/22 21:35:48     65s]  0.5000|  2.4019   2.4528   2.4158   2.3833   2.3842   2.4224 
[04/22 21:35:48     65s]  1.2000|  5.7383   5.8228   5.6697   5.7048   5.6923   5.7260 
[04/22 21:35:48     65s]  3.0000| 14.2436  14.1416  14.0984  14.2487  14.2696  14.3218 
[04/22 21:35:48     65s]  4.0000| 18.8783  18.9225  18.9221  18.9343  18.9354  18.8813 
[04/22 21:35:48     65s]  5.0000| 23.6135  23.5174  23.5839  23.5758  23.5784  23.5566 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2570   0.2589   0.3082   0.3833   0.4549   0.5646 
[04/22 21:35:48     65s]  0.5000|  1.2515   1.1984   1.2025   1.2165   1.2280   1.3545 
[04/22 21:35:48     65s]  1.2000|  2.9240   2.8843   3.0731   2.9252   2.9034   2.8725 
[04/22 21:35:48     65s]  3.0000|  7.1302   7.1280   7.1903   7.4447   7.1357   7.2548 
[04/22 21:35:48     65s]  4.0000|  9.5524   9.5265   9.6868   9.4874   9.8305   9.4897 
[04/22 21:35:48     65s]  5.0000| 11.9793  12.0352  11.8486  11.9149  11.8351  11.9605 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm S TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 S) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3654   0.3874   0.4126   0.4511   0.5107   0.5836 
[04/22 21:35:48     65s]  0.5000|  1.6670   1.6831   1.7104   1.7430   1.7999   1.8690 
[04/22 21:35:48     65s]  1.2000|  3.9282   3.9752   3.9769   4.0387   4.0922   4.1306 
[04/22 21:35:48     65s]  3.0000|  9.7556   9.7803   9.8297   9.8271   9.9367   9.9808 
[04/22 21:35:48     65s]  4.0000| 13.0485  13.1301  13.0607  13.0827  13.1199  13.2484 
[04/22 21:35:48     65s]  5.0000| 16.2432  16.2729  16.2651  16.2839  16.4186  16.3712 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 32.403712
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 S) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2111   0.2415   0.2866   0.3424   0.3712   0.3653 
[04/22 21:35:48     65s]  0.5000|  0.9094   0.9450   0.9789   1.0326   1.1238   1.1543 
[04/22 21:35:48     65s]  1.2000|  2.1434   2.1748   2.2027   2.2512   2.3228   2.3527 
[04/22 21:35:48     65s]  3.0000|  5.2744   5.3415   5.3534   5.3535   5.4477   5.4543 
[04/22 21:35:48     65s]  4.0000|  7.0023   6.9983   7.0206   7.1185   7.1660   7.2070 
[04/22 21:35:48     65s]  5.0000|  8.6670   8.6874   8.8216   8.8542   8.8854   8.8823 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 17.256939
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 S) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.5047   0.5039   0.5154   0.5801   0.6370   0.6756 
[04/22 21:35:48     65s]  0.5000|  2.4094   2.4280   2.4018   2.3961   2.4089   2.4013 
[04/22 21:35:48     65s]  1.2000|  5.7105   5.6809   5.7586   5.6818   5.6969   5.7007 
[04/22 21:35:48     65s]  3.0000| 14.1772  14.2233  14.1802  14.1711  14.1734  14.2149 
[04/22 21:35:48     65s]  4.0000| 18.8892  18.9094  18.8913  18.8615  18.8280  18.8871 
[04/22 21:35:48     65s]  5.0000| 23.4611  23.5896  23.4716  23.5193  23.5653  23.5133 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 S) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2552   0.2587   0.3025   0.3554   0.4234   0.5779 
[04/22 21:35:48     65s]  0.5000|  1.2476   1.2253   1.2322   1.2111   1.2238   1.3261 
[04/22 21:35:48     65s]  1.2000|  2.9405   2.9847   2.9398   2.8577   2.8816   2.8507 
[04/22 21:35:48     65s]  3.0000|  7.2834   7.1621   7.1755   7.1731   7.1820   7.1726 
[04/22 21:35:48     65s]  4.0000|  9.4759   9.4817   9.6408   9.5836   9.5030   9.4893 
[04/22 21:35:48     65s]  5.0000| 12.0554  11.9082  12.0343  11.8746  11.9384  11.9646 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm S TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 S) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3654   0.3874   0.4126   0.4511   0.5107   0.5836 
[04/22 21:35:48     65s]  0.5000|  1.6670   1.6831   1.7104   1.7430   1.7999   1.8690 
[04/22 21:35:48     65s]  1.2000|  3.9282   3.9752   3.9769   4.0387   4.0922   4.1306 
[04/22 21:35:48     65s]  3.0000|  9.7556   9.7803   9.8297   9.8271   9.9367   9.9808 
[04/22 21:35:48     65s]  4.0000| 13.0485  13.1301  13.0607  13.0827  13.1199  13.2484 
[04/22 21:35:48     65s]  5.0000| 16.2432  16.2729  16.2651  16.2839  16.4186  16.3712 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 32.403712
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 S) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2111   0.2415   0.2866   0.3424   0.3712   0.3653 
[04/22 21:35:48     65s]  0.5000|  0.9094   0.9450   0.9789   1.0326   1.1238   1.1543 
[04/22 21:35:48     65s]  1.2000|  2.1434   2.1748   2.2027   2.2512   2.3228   2.3527 
[04/22 21:35:48     65s]  3.0000|  5.2744   5.3415   5.3534   5.3535   5.4477   5.4543 
[04/22 21:35:48     65s]  4.0000|  7.0023   6.9983   7.0206   7.1185   7.1660   7.2070 
[04/22 21:35:48     65s]  5.0000|  8.6670   8.6874   8.8216   8.8542   8.8854   8.8823 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 17.256939
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 S) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.5047   0.5039   0.5154   0.5801   0.6370   0.6756 
[04/22 21:35:48     65s]  0.5000|  2.4094   2.4280   2.4018   2.3961   2.4089   2.4013 
[04/22 21:35:48     65s]  1.2000|  5.7105   5.6809   5.7586   5.6818   5.6969   5.7007 
[04/22 21:35:48     65s]  3.0000| 14.1772  14.2233  14.1802  14.1711  14.1734  14.2149 
[04/22 21:35:48     65s]  4.0000| 18.8892  18.9094  18.8913  18.8615  18.8280  18.8871 
[04/22 21:35:48     65s]  5.0000| 23.4611  23.5896  23.4716  23.5193  23.5653  23.5133 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 S) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2552   0.2587   0.3025   0.3554   0.4234   0.5779 
[04/22 21:35:48     65s]  0.5000|  1.2476   1.2253   1.2322   1.2111   1.2238   1.3261 
[04/22 21:35:48     65s]  1.2000|  2.9405   2.9847   2.9398   2.8577   2.8816   2.8507 
[04/22 21:35:48     65s]  3.0000|  7.2834   7.1621   7.1755   7.1731   7.1820   7.1726 
[04/22 21:35:48     65s]  4.0000|  9.4759   9.4817   9.6408   9.5836   9.5030   9.4893 
[04/22 21:35:48     65s]  5.0000| 12.0554  11.9082  12.0343  11.8746  11.9384  11.9646 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell LATCH footprint LATCH
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm CLK Type min_pulse_width Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 CLK idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_total_cap pF)
[04/22 21:35:48     65s]                * 
[04/22 21:35:48     65s]        +--------+
[04/22 21:35:48     65s]       *|  0.1110 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm D Type setup_falling Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.1875   0.2000   0.3563 
[04/22 21:35:48     65s]  0.2400|  0.2250   0.2375   0.3000 
[04/22 21:35:48     65s]  0.4800|  5.6500   5.8500   6.1000 
[04/22 21:35:48     65s]  0.9000|  0.1438   0.2500   0.5000 
[04/22 21:35:48     65s]  1.2000|  0.1750   0.2812   0.4375 
[04/22 21:35:48     65s]  1.8000|  4.5500   4.7500   5.0000 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] Falling Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.1875   0.2000   0.1688 
[04/22 21:35:48     65s]  0.2400|  3.2250   3.4250   3.6750 
[04/22 21:35:48     65s]  0.4800|  0.2125   0.2250   0.1938 
[04/22 21:35:48     65s]  0.9000|  3.4250   3.6250   3.8750 
[04/22 21:35:48     65s]  1.2000|  0.3625   0.3750   0.3438 
[04/22 21:35:48     65s]  1.8000|  4.4563   4.6562   4.9062 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm D Type hold_falling Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0000  -0.0125  -0.0750 
[04/22 21:35:48     65s]  0.2400| -0.0375  -0.0500  -0.0188 
[04/22 21:35:48     65s]  0.4800| -0.0250  -0.0375  -0.0063 
[04/22 21:35:48     65s]  0.9000| -0.0500  -0.0625  -0.0312 
[04/22 21:35:48     65s]  1.2000|  0.0125  -0.0938  -0.0625 
[04/22 21:35:48     65s]  1.8000| -0.0500  -0.0625  -0.1250 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] Falling Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0000  -0.0125   0.0188 
[04/22 21:35:48     65s]  0.2400| -0.0375  -0.0500  -0.0188 
[04/22 21:35:48     65s]  0.4800| -0.0250  -0.0375  -0.0063 
[04/22 21:35:48     65s]  0.9000| -0.1438  -0.1562  -0.1250 
[04/22 21:35:48     65s]  1.2000| -0.1750  -0.0938  -0.1562 
[04/22 21:35:48     65s]  1.8000| -0.2375  -0.1562  -0.1250 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm Q Type rising_edge Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1974   0.2054   0.2066   0.1826   0.1672   0.1232 
[04/22 21:35:48     65s]  0.5000|  0.8081   0.8143   0.7465   0.7791   0.7086   0.7192 
[04/22 21:35:48     65s]  1.2000|  1.8761   1.8901   1.8124   1.8440   1.7780   1.5114 
[04/22 21:35:48     65s]  3.0000|  4.6266   4.6274   4.5572   4.5943   4.5221   4.2531 
[04/22 21:35:48     65s]  4.0000|  6.1430   6.1682   6.0895   6.1324   6.0479   5.7844 
[04/22 21:35:48     65s]  5.0000|  7.6845   7.6764   7.6080   7.6365   7.5686   7.3017 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 15.279746
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1687   0.1737   0.1728   0.1583   0.1553   0.1422 
[04/22 21:35:48     65s]  0.5000|  0.5697   0.5749   0.5743   0.5592   0.5560   0.5474 
[04/22 21:35:48     65s]  1.2000|  1.2712   1.2762   1.2755   1.2619   1.2574   1.2508 
[04/22 21:35:48     65s]  3.0000|  3.0734   3.0933   3.0775   3.0632   3.0609   3.0525 
[04/22 21:35:48     65s]  4.0000|  4.0788   4.0843   4.0809   4.0732   4.0618   4.0604 
[04/22 21:35:48     65s]  5.0000|  5.0791   5.0822   5.0851   5.0654   5.0672   5.0668 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 10.021334
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2397   0.2393   0.2403   0.2778   0.2646   0.3052 
[04/22 21:35:48     65s]  0.5000|  1.1615   1.1595   1.1581   1.1574   1.1568   1.1683 
[04/22 21:35:48     65s]  1.2000|  2.7892   2.7630   2.7712   2.7786   2.7612   2.7899 
[04/22 21:35:48     65s]  3.0000|  6.8892   6.9155   7.0179   6.9210   7.0078   6.9204 
[04/22 21:35:48     65s]  4.0000|  9.2018   9.2211   9.2211   9.2197   9.2164   9.2322 
[04/22 21:35:48     65s]  5.0000| 11.6243  11.6962  11.5053  11.4824  11.5237  11.6077 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1444   0.1442   0.1442   0.1482   0.1545   0.1490 
[04/22 21:35:48     65s]  0.5000|  0.6839   0.6835   0.6851   0.6836   0.6884   0.6917 
[04/22 21:35:48     65s]  1.2000|  1.6374   1.6318   1.6264   1.6555   1.6440   1.6475 
[04/22 21:35:48     65s]  3.0000|  4.0801   4.1039   4.1333   4.1354   4.0900   4.1415 
[04/22 21:35:48     65s]  4.0000|  5.4315   5.5003   5.4332   5.4606   5.4615   5.4472 
[04/22 21:35:48     65s]  5.0000|  6.7956   6.8356   6.8462   6.7707   6.7848   6.8397 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm D TgtFterm Q Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Q idx2 D) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2045   0.2180   0.2221   0.2337   0.2457   0.2234 
[04/22 21:35:48     65s]  0.5000|  0.8207   0.8302   0.8297   0.8401   0.8463   0.8370 
[04/22 21:35:48     65s]  1.2000|  1.8875   1.9029   1.8996   1.9069   1.9073   1.9051 
[04/22 21:35:48     65s]  3.0000|  4.6252   4.6399   4.6440   4.6535   4.6532   4.6553 
[04/22 21:35:48     65s]  4.0000|  6.2100   6.1689   6.1742   6.1788   6.1818   6.1839 
[04/22 21:35:48     65s]  5.0000|  7.6868   7.7037   7.6998   7.7008   7.7030   7.7264 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 15.270013
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Q idx2 D) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1788   0.2160   0.2251   0.3160   0.3003   0.3659 
[04/22 21:35:48     65s]  0.5000|  0.5799   0.6156   0.6237   0.7121   0.7056   0.7918 
[04/22 21:35:48     65s]  1.2000|  1.2840   1.3197   1.3267   1.4120   1.4053   1.4907 
[04/22 21:35:48     65s]  3.0000|  3.0910   3.1253   3.1275   3.2146   3.2057   3.2936 
[04/22 21:35:48     65s]  4.0000|  4.0869   4.1219   4.1283   4.2144   4.2089   4.2924 
[04/22 21:35:48     65s]  5.0000|  5.0887   5.1277   5.1392   5.2155   5.2179   5.2950 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 10.020240
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Q idx2 D) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2405   0.2373   0.2414   0.2433   0.2620   0.2607 
[04/22 21:35:48     65s]  0.5000|  1.1599   1.1649   1.1597   1.1594   1.1772   1.1624 
[04/22 21:35:48     65s]  1.2000|  2.7842   2.7897   2.7808   2.7837   2.7972   2.7776 
[04/22 21:35:48     65s]  3.0000|  6.9033   6.9126   6.9468   6.9922   6.9389   6.9998 
[04/22 21:35:48     65s]  4.0000|  9.2608   9.2158   9.2293   9.2277   9.3620   9.3270 
[04/22 21:35:48     65s]  5.0000| 11.6384  11.6414  11.6685  11.6110  11.5515  11.5991 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Q idx2 D) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1452   0.1481   0.1975   0.1797   0.2357   0.3253 
[04/22 21:35:48     65s]  0.5000|  0.6933   0.6899   0.6909   0.6934   0.6907   0.6948 
[04/22 21:35:48     65s]  1.2000|  1.6587   1.6617   1.6404   1.6466   1.6424   1.6423 
[04/22 21:35:48     65s]  3.0000|  4.0635   4.0648   4.0897   4.1312   4.0997   4.0948 
[04/22 21:35:48     65s]  4.0000|  5.4540   5.5098   5.4468   5.4519   5.4762   5.4583 
[04/22 21:35:48     65s]  5.0000|  6.8027   6.8194   6.8037   6.8114   6.8192   6.8519 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell INVX8 footprint INVX2
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0800|  0.0543   0.0924   0.1661   0.1191   0.2065 
[04/22 21:35:48     65s]  0.1600|  0.0850   0.1304   0.1755   0.1532   0.2338 
[04/22 21:35:48     65s]  0.3200|  0.1472   0.1890   0.2523   0.2606   0.3058 
[04/22 21:35:48     65s]  0.8000|  0.3333   0.3728   0.4371   0.4890   0.6344 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 3.874486
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0800|  0.0399   0.0504   0.0386   0.1007  -0.0067 
[04/22 21:35:48     65s]  0.1600|  0.0606   0.0883   0.0923   0.1116   0.0258 
[04/22 21:35:48     65s]  0.3200|  0.1010   0.1351   0.1747   0.1397   0.1241 
[04/22 21:35:48     65s]  0.8000|  0.2270   0.2542   0.3199   0.3450   0.4052 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 2.598333
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0800|  0.0592   0.1033   0.2470   0.3003   0.5558 
[04/22 21:35:48     65s]  0.1600|  0.1021   0.1291   0.2545   0.3391   0.5753 
[04/22 21:35:48     65s]  0.3200|  0.1964   0.2057   0.2978   0.4081   0.6471 
[04/22 21:35:48     65s]  0.8000|  0.4768   0.4896   0.5140   0.5663   0.8329 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0800|  0.0418   0.0886   0.1559   0.2899   0.4003 
[04/22 21:35:48     65s]  0.1600|  0.0626   0.1103   0.1989   0.2968   0.4250 
[04/22 21:35:48     65s]  0.3200|  0.1161   0.1362   0.2392   0.3308   0.5227 
[04/22 21:35:48     65s]  0.8000|  0.3002   0.2953   0.3376   0.4429   0.6665 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell INVX4 footprint INVX2
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0400|  0.0542   0.0923   0.1648   0.1191   0.2065 
[04/22 21:35:48     65s]  0.0800|  0.0849   0.1303   0.1749   0.1532   0.2337 
[04/22 21:35:48     65s]  0.1600|  0.1472   0.1889   0.2524   0.2605   0.3058 
[04/22 21:35:48     65s]  0.4000|  0.3332   0.3727   0.4370   0.4890   0.6343 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 7.748806
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0400|  0.0400   0.0505   0.0388   0.1007  -0.0059 
[04/22 21:35:48     65s]  0.0800|  0.0607   0.0885   0.0926   0.1117   0.0265 
[04/22 21:35:48     65s]  0.1600|  0.1012   0.1354   0.1752   0.1402   0.1247 
[04/22 21:35:48     65s]  0.4000|  0.2277   0.2548   0.3206   0.3458   0.4063 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 5.213556
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0400|  0.0591   0.1034   0.2460   0.3003   0.5558 
[04/22 21:35:48     65s]  0.0800|  0.1020   0.1290   0.2541   0.3391   0.5752 
[04/22 21:35:48     65s]  0.1600|  0.1964   0.2056   0.2979   0.4080   0.6470 
[04/22 21:35:48     65s]  0.4000|  0.4768   0.4895   0.5140   0.5663   0.8329 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0400|  0.0418   0.0887   0.1558   0.2899   0.4008 
[04/22 21:35:48     65s]  0.0800|  0.0626   0.1103   0.1991   0.2968   0.4255 
[04/22 21:35:48     65s]  0.1600|  0.1164   0.1364   0.2395   0.3311   0.5231 
[04/22 21:35:48     65s]  0.4000|  0.3008   0.2960   0.3381   0.4432   0.6673 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell INVX2 footprint INVX2
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0536   0.0911   0.1946   0.1186   0.2061 
[04/22 21:35:48     65s]  0.0400|  0.0838   0.1294   0.1774   0.1526   0.2333 
[04/22 21:35:48     65s]  0.0800|  0.1465   0.1880   0.2513   0.2597   0.3051 
[04/22 21:35:48     65s]  0.2000|  0.3313   0.3708   0.4361   0.4883   0.6336 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 15.426723
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0391   0.0495   0.0381   0.1005  -0.0028 
[04/22 21:35:48     65s]  0.0400|  0.0602   0.0876   0.0916   0.1115   0.0271 
[04/22 21:35:48     65s]  0.0800|  0.1007   0.1347   0.1746   0.1397   0.1237 
[04/22 21:35:48     65s]  0.2000|  0.2264   0.2539   0.3200   0.3454   0.4058 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 10.408278
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0566   0.1023   0.2687   0.3000   0.5555 
[04/22 21:35:48     65s]  0.0400|  0.0991   0.1275   0.2553   0.3380   0.5749 
[04/22 21:35:48     65s]  0.0800|  0.1907   0.2011   0.2967   0.4071   0.6461 
[04/22 21:35:48     65s]  0.2000|  0.4734   0.4844   0.5088   0.5644   0.8317 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0400   0.0869   0.1537   0.2898   0.4033 
[04/22 21:35:48     65s]  0.0400|  0.0609   0.1097   0.1986   0.2966   0.4259 
[04/22 21:35:48     65s]  0.0800|  0.1170   0.1355   0.2388   0.3303   0.5222 
[04/22 21:35:48     65s]  0.2000|  0.2991   0.2946   0.3372   0.4424   0.6666 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell INVX1 footprint INVX2
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3344   0.3934   0.4542   0.6044   0.6381   0.7490 
[04/22 21:35:48     65s]  0.5000|  1.6261   1.6654   1.7124   1.8144   1.8978   2.1307 
[04/22 21:35:48     65s]  1.2000|  3.7357   3.9156   3.9708   3.9837   4.0520   4.3279 
[04/22 21:35:48     65s]  3.0000|  9.4093   9.3595   9.4664   9.6273   9.6605   9.9174 
[04/22 21:35:48     65s]  4.0000| 12.3915  12.4928  12.7275  12.5854  12.7546  13.0727 
[04/22 21:35:48     65s]  5.0000| 15.6344  15.6332  15.6060  15.8558  15.9272  15.9997 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 31.224525
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2293   0.2759   0.3350   0.4215   0.4110   0.3975 
[04/22 21:35:48     65s]  0.5000|  1.0477   1.0855   1.1410   1.2643   1.3276   1.5044 
[04/22 21:35:48     65s]  1.2000|  2.4980   2.5366   2.5767   2.7331   2.7649   2.9334 
[04/22 21:35:48     65s]  3.0000|  6.3525   6.2449   6.2676   6.5544   6.5361   6.5884 
[04/22 21:35:48     65s]  4.0000|  8.2345   8.2732   8.2557   8.4519   8.5579   8.7188 
[04/22 21:35:48     65s]  5.0000| 10.2711  10.2719  10.3748  10.5095  10.4723  10.8290 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.493367
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4776   0.4795   0.5397   0.6820   0.8342   1.1062 
[04/22 21:35:48     65s]  0.5000|  2.4970   2.3884   2.3921   2.3975   2.4085   2.4204 
[04/22 21:35:48     65s]  1.2000|  5.7943   5.9791   5.9422   5.6944   5.7281   5.7029 
[04/22 21:35:48     65s]  3.0000| 14.1067  14.0169  14.2468  14.1050  13.9925  14.3495 
[04/22 21:35:48     65s]  4.0000| 18.6078  18.7010  18.6639  18.6772  18.7093  18.7033 
[04/22 21:35:48     65s]  5.0000| 23.3869  23.6298  23.6304  23.3037  23.5863  23.5191 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3018   0.2939   0.3734   0.5168   0.6699   0.8865 
[04/22 21:35:48     65s]  0.5000|  1.5025   1.5139   1.4920   1.4841   1.4621   1.5744 
[04/22 21:35:48     65s]  1.2000|  3.4615   3.5091   3.5256   3.4428   3.4158   3.4124 
[04/22 21:35:48     65s]  3.0000|  8.9368   8.5508   8.5069   9.0331   8.6572   8.8283 
[04/22 21:35:48     65s]  4.0000| 11.3237  11.6386  11.6485  11.3368  11.3915  11.4525 
[04/22 21:35:48     65s]  5.0000| 14.2740  14.0860  14.0778  14.2728  14.1447  14.0224 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell HAX1 footprint HAX1
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm YC Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YC idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3449   0.3468   0.3363   0.3217   0.3190   0.2885 
[04/22 21:35:48     65s]  0.5000|  1.5780   1.5850   1.5781   1.5582   1.5500   1.5166 
[04/22 21:35:48     65s]  1.2000|  3.7388   3.7473   3.7311   3.7258   3.7295   3.6779 
[04/22 21:35:48     65s]  3.0000|  9.3163   9.2916   9.2672   9.2513   9.3097   9.2690 
[04/22 21:35:48     65s]  4.0000| 12.3868  12.3763  12.4200  12.3758  12.4012  12.3205 
[04/22 21:35:48     65s]  5.0000| 15.4923  15.4752  15.4495  15.4467  15.4093  15.4016 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.912962
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YC idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2616   0.3123   0.3571   0.3878   0.4512   0.5532 
[04/22 21:35:48     65s]  0.5000|  1.0751   1.1262   1.1711   1.1990   1.2617   1.3671 
[04/22 21:35:48     65s]  1.2000|  2.5054   2.5542   2.5922   2.6298   2.6895   2.8010 
[04/22 21:35:48     65s]  3.0000|  6.1683   6.2125   6.2536   6.3009   6.3347   6.4673 
[04/22 21:35:48     65s]  4.0000|  8.1997   8.2756   8.2779   8.3177   8.3667   8.4826 
[04/22 21:35:48     65s]  5.0000| 10.2262  10.2764  10.3838  10.3419  10.5271  10.5074 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.335938
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YC idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4756   0.4744   0.4773   0.4777   0.4810   0.4899 
[04/22 21:35:48     65s]  0.5000|  2.3395   2.3320   2.3417   2.3271   2.3339   2.3229 
[04/22 21:35:48     65s]  1.2000|  5.5957   5.6075   5.5957   5.5993   5.5824   5.5814 
[04/22 21:35:48     65s]  3.0000| 13.9194  13.9514  13.9811  13.9923  13.9412  13.9207 
[04/22 21:35:48     65s]  4.0000| 18.5912  18.5847  18.6305  18.6311  18.5796  18.5897 
[04/22 21:35:48     65s]  5.0000| 23.1906  23.2032  23.2043  23.2365  23.2243  23.1430 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YC idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2882   0.2845   0.2852   0.3022   0.2920   0.2976 
[04/22 21:35:48     65s]  0.5000|  1.4063   1.4181   1.4155   1.3988   1.3970   1.3748 
[04/22 21:35:48     65s]  1.2000|  3.3331   3.4034   3.3950   3.3577   3.3654   3.3551 
[04/22 21:35:48     65s]  3.0000|  8.3516   8.3726   8.3991   8.3055   8.3850   8.2686 
[04/22 21:35:48     65s]  4.0000| 11.1229  11.1576  11.1943  11.2021  11.3795  11.2517 
[04/22 21:35:48     65s]  5.0000| 13.8969  13.8577  13.8790  14.0731  13.9768  14.1150 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm YC Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YC idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3455   0.3503   0.3284   0.3338   0.3156   0.3056 
[04/22 21:35:48     65s]  0.5000|  1.5786   1.5842   1.5621   1.5679   1.5480   1.5400 
[04/22 21:35:48     65s]  1.2000|  3.7400   3.7382   3.7203   3.7283   3.7235   3.7042 
[04/22 21:35:48     65s]  3.0000|  9.3189   9.2973   9.2922   9.2754   9.2595   9.2949 
[04/22 21:35:48     65s]  4.0000| 12.3909  12.3598  12.3924  12.3547  12.3373  12.3398 
[04/22 21:35:48     65s]  5.0000| 15.4964  15.5193  15.4451  15.4468  15.4141  15.4627 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.920124
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YC idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2561   0.3012   0.3404   0.4149   0.4599   0.5527 
[04/22 21:35:48     65s]  0.5000|  1.0686   1.1217   1.1531   1.2289   1.2726   1.3726 
[04/22 21:35:48     65s]  1.2000|  2.4960   2.5556   2.5859   2.6536   2.6946   2.7951 
[04/22 21:35:48     65s]  3.0000|  6.1527   6.2407   6.2426   6.3103   6.3911   6.4921 
[04/22 21:35:48     65s]  4.0000|  8.2144   8.2373   8.2659   8.4121   8.4095   8.4914 
[04/22 21:35:48     65s]  5.0000| 10.2090  10.2646  10.4165  10.4241  10.4194  10.5168 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.312006
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YC idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4748   0.4736   0.4826   0.4760   0.4806   0.4915 
[04/22 21:35:48     65s]  0.5000|  2.3399   2.3430   2.3405   2.3439   2.3562   2.3296 
[04/22 21:35:48     65s]  1.2000|  5.5946   5.5901   5.5830   5.6004   5.6061   5.5925 
[04/22 21:35:48     65s]  3.0000| 13.9184  13.9051  13.9868  13.9361  13.9452  13.9374 
[04/22 21:35:48     65s]  4.0000| 18.5942  18.5665  18.6306  18.5851  18.5779  18.5411 
[04/22 21:35:48     65s]  5.0000| 23.1922  23.2773  23.2421  23.2465  23.3659  23.2368 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YC idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2853   0.2818   0.2842   0.2924   0.2930   0.3097 
[04/22 21:35:48     65s]  0.5000|  1.4204   1.4021   1.4170   1.3927   1.3942   1.3840 
[04/22 21:35:48     65s]  1.2000|  3.3913   3.3611   3.3625   3.4056   3.3579   3.3431 
[04/22 21:35:48     65s]  3.0000|  8.3494   8.4404   8.3684   8.5714   8.4630   8.3426 
[04/22 21:35:48     65s]  4.0000| 11.0797  11.1211  11.4675  11.2367  11.1092  11.1325 
[04/22 21:35:48     65s]  5.0000| 13.8617  14.1699  14.0803  13.8530  14.1760  14.0780 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm YS Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3628   0.3881   0.4076   0.4024   0.4259   0.4352 
[04/22 21:35:48     65s]  0.5000|  1.5994   1.6239   1.6486   1.6376   1.6579   1.6561 
[04/22 21:35:48     65s]  1.2000|  3.7721   3.7880   3.8093   3.8012   3.8162   3.8352 
[04/22 21:35:48     65s]  3.0000|  9.3032   9.3266   9.4060   9.3680   9.4164   9.3922 
[04/22 21:35:48     65s]  4.0000| 12.4074  12.4734  12.4342  12.4349  12.4890  12.4917 
[04/22 21:35:48     65s]  5.0000| 15.5101  15.4983  15.5309  15.5653  15.5364  15.5952 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.912860
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2643   0.2828   0.2672   0.2795   0.2744   0.3266 
[04/22 21:35:48     65s]  0.5000|  1.0831   1.1069   1.0791   1.0914   1.0899   1.1397 
[04/22 21:35:48     65s]  1.2000|  2.5092   2.5414   2.5281   2.5389   2.5352   2.5624 
[04/22 21:35:48     65s]  3.0000|  6.1777   6.1991   6.1519   6.1727   6.1720   6.2549 
[04/22 21:35:48     65s]  4.0000|  8.1976   8.2111   8.2085   8.2224   8.2327   8.2584 
[04/22 21:35:48     65s]  5.0000| 10.2226  10.2612  10.2469  10.2507  10.2308  10.2938 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.322997
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4722   0.4706   0.4713   0.4706   0.4771   0.5110 
[04/22 21:35:48     65s]  0.5000|  2.3421   2.3390   2.3412   2.3306   2.3311   2.3329 
[04/22 21:35:48     65s]  1.2000|  5.5846   5.6003   5.6108   5.6061   5.5886   5.5796 
[04/22 21:35:48     65s]  3.0000| 13.9942  14.0589  14.0217  13.9663  13.9863  13.9450 
[04/22 21:35:48     65s]  4.0000| 18.6613  18.5701  18.6244  18.7386  18.6310  18.6005 
[04/22 21:35:48     65s]  5.0000| 23.4169  23.3165  23.4326  23.3762  23.3668  23.4107 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2866   0.2821   0.2841   0.2920   0.3260   0.3444 
[04/22 21:35:48     65s]  0.5000|  1.4159   1.4365   1.4544   1.3935   1.3905   1.3772 
[04/22 21:35:48     65s]  1.2000|  3.3686   3.3885   3.4043   3.4119   3.4074   3.3645 
[04/22 21:35:48     65s]  3.0000|  8.3528   8.3983   8.3854   8.3921   8.3672   8.3852 
[04/22 21:35:48     65s]  4.0000| 11.1759  11.1422  11.1069  11.0971  11.1196  11.1633 
[04/22 21:35:48     65s]  5.0000| 13.9552  14.0054  13.9375  13.9834  13.8913  13.8764 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm YS Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3628   0.3881   0.4076   0.4024   0.4259   0.4352 
[04/22 21:35:48     65s]  0.5000|  1.5994   1.6239   1.6486   1.6376   1.6579   1.6561 
[04/22 21:35:48     65s]  1.2000|  3.7721   3.7880   3.8093   3.8012   3.8162   3.8352 
[04/22 21:35:48     65s]  3.0000|  9.3032   9.3266   9.4060   9.3680   9.4164   9.3922 
[04/22 21:35:48     65s]  4.0000| 12.4074  12.4734  12.4342  12.4349  12.4890  12.4917 
[04/22 21:35:48     65s]  5.0000| 15.5101  15.4983  15.5309  15.5653  15.5364  15.5952 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.912860
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2643   0.2828   0.2672   0.2795   0.2744   0.3266 
[04/22 21:35:48     65s]  0.5000|  1.0831   1.1069   1.0791   1.0914   1.0899   1.1397 
[04/22 21:35:48     65s]  1.2000|  2.5092   2.5414   2.5281   2.5389   2.5352   2.5624 
[04/22 21:35:48     65s]  3.0000|  6.1777   6.1991   6.1519   6.1727   6.1720   6.2549 
[04/22 21:35:48     65s]  4.0000|  8.1976   8.2111   8.2085   8.2224   8.2327   8.2584 
[04/22 21:35:48     65s]  5.0000| 10.2226  10.2612  10.2469  10.2507  10.2308  10.2938 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.322997
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4722   0.4706   0.4713   0.4706   0.4771   0.5110 
[04/22 21:35:48     65s]  0.5000|  2.3421   2.3390   2.3412   2.3306   2.3311   2.3329 
[04/22 21:35:48     65s]  1.2000|  5.5846   5.6003   5.6108   5.6061   5.5886   5.5796 
[04/22 21:35:48     65s]  3.0000| 13.9942  14.0589  14.0217  13.9663  13.9863  13.9450 
[04/22 21:35:48     65s]  4.0000| 18.6613  18.5701  18.6244  18.7386  18.6310  18.6005 
[04/22 21:35:48     65s]  5.0000| 23.4169  23.3165  23.4326  23.3762  23.3668  23.4107 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2866   0.2821   0.2841   0.2920   0.3260   0.3444 
[04/22 21:35:48     65s]  0.5000|  1.4159   1.4365   1.4544   1.3935   1.3905   1.3772 
[04/22 21:35:48     65s]  1.2000|  3.3686   3.3885   3.4043   3.4119   3.4074   3.3645 
[04/22 21:35:48     65s]  3.0000|  8.3528   8.3983   8.3854   8.3921   8.3672   8.3852 
[04/22 21:35:48     65s]  4.0000| 11.1759  11.1422  11.1069  11.0971  11.1196  11.1633 
[04/22 21:35:48     65s]  5.0000| 13.9552  14.0054  13.9375  13.9834  13.8913  13.8764 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm YS Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3572   0.3778   0.3871   0.4007   0.4529   0.4572 
[04/22 21:35:48     65s]  0.5000|  1.5981   1.6150   1.6178   1.6361   1.6751   1.6857 
[04/22 21:35:48     65s]  1.2000|  3.7544   3.7737   3.7760   3.8085   3.8502   3.8497 
[04/22 21:35:48     65s]  3.0000|  9.3365   9.3318   9.3350   9.3505   9.4339   9.4081 
[04/22 21:35:48     65s]  4.0000| 12.4476  12.4303  12.5204  12.4178  12.4497  12.5295 
[04/22 21:35:48     65s]  5.0000| 15.4766  15.5757  15.5196  15.5936  15.5520  15.5762 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.855918
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2586   0.2718   0.2870   0.2891   0.3349   0.2402 
[04/22 21:35:48     65s]  0.5000|  1.0773   1.0917   1.1016   1.0994   1.1419   1.0886 
[04/22 21:35:48     65s]  1.2000|  2.5053   2.5112   2.5337   2.5496   2.5754   2.5071 
[04/22 21:35:48     65s]  3.0000|  6.1646   6.2033   6.1852   6.1856   6.2418   6.2008 
[04/22 21:35:48     65s]  4.0000|  8.1930   8.1957   8.2432   8.2756   8.2643   8.2246 
[04/22 21:35:48     65s]  5.0000| 10.2258  10.2798  10.2460  10.2795  10.3186  10.2514 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.341260
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4725   0.4701   0.4713   0.4830   0.4797   0.5080 
[04/22 21:35:48     65s]  0.5000|  2.3443   2.3437   2.3380   2.3371   2.3344   2.3368 
[04/22 21:35:48     65s]  1.2000|  5.6057   5.6386   5.6058   5.5911   5.6144   5.5820 
[04/22 21:35:48     65s]  3.0000| 14.0315  14.0182  14.1076  13.9830  13.9569  14.0194 
[04/22 21:35:48     65s]  4.0000| 18.6654  18.6269  18.6454  18.7548  18.6262  18.6388 
[04/22 21:35:48     65s]  5.0000| 23.3842  23.3934  23.3132  23.4589  23.3756  23.3871 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2873   0.2826   0.2827   0.3152   0.3274   0.4281 
[04/22 21:35:48     65s]  0.5000|  1.4143   1.4236   1.4166   1.4087   1.3921   1.3963 
[04/22 21:35:48     65s]  1.2000|  3.3738   3.4070   3.3841   3.4323   3.3941   3.3502 
[04/22 21:35:48     65s]  3.0000|  8.3511   8.4056   8.3977   8.5080   8.3722   8.4905 
[04/22 21:35:48     65s]  4.0000| 11.1527  11.1643  11.1996  11.1716  11.1348  11.1383 
[04/22 21:35:48     65s]  5.0000| 13.9832  13.9093  14.0346  14.1218  13.9322  14.0978 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm YS Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3572   0.3778   0.3871   0.4007   0.4529   0.4572 
[04/22 21:35:48     65s]  0.5000|  1.5981   1.6150   1.6178   1.6361   1.6751   1.6857 
[04/22 21:35:48     65s]  1.2000|  3.7544   3.7737   3.7760   3.8085   3.8502   3.8497 
[04/22 21:35:48     65s]  3.0000|  9.3365   9.3318   9.3350   9.3505   9.4339   9.4081 
[04/22 21:35:48     65s]  4.0000| 12.4476  12.4303  12.5204  12.4178  12.4497  12.5295 
[04/22 21:35:48     65s]  5.0000| 15.4766  15.5757  15.5196  15.5936  15.5520  15.5762 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.855918
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2586   0.2718   0.2870   0.2891   0.3349   0.2402 
[04/22 21:35:48     65s]  0.5000|  1.0773   1.0917   1.1016   1.0994   1.1419   1.0886 
[04/22 21:35:48     65s]  1.2000|  2.5053   2.5112   2.5337   2.5496   2.5754   2.5071 
[04/22 21:35:48     65s]  3.0000|  6.1646   6.2033   6.1852   6.1856   6.2418   6.2008 
[04/22 21:35:48     65s]  4.0000|  8.1930   8.1957   8.2432   8.2756   8.2643   8.2246 
[04/22 21:35:48     65s]  5.0000| 10.2258  10.2798  10.2460  10.2795  10.3186  10.2514 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.341260
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4725   0.4701   0.4713   0.4830   0.4797   0.5080 
[04/22 21:35:48     65s]  0.5000|  2.3443   2.3437   2.3380   2.3371   2.3344   2.3368 
[04/22 21:35:48     65s]  1.2000|  5.6057   5.6386   5.6058   5.5911   5.6144   5.5820 
[04/22 21:35:48     65s]  3.0000| 14.0315  14.0182  14.1076  13.9830  13.9569  14.0194 
[04/22 21:35:48     65s]  4.0000| 18.6654  18.6269  18.6454  18.7548  18.6262  18.6388 
[04/22 21:35:48     65s]  5.0000| 23.3842  23.3934  23.3132  23.4589  23.3756  23.3871 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2873   0.2826   0.2827   0.3152   0.3274   0.4281 
[04/22 21:35:48     65s]  0.5000|  1.4143   1.4236   1.4166   1.4087   1.3921   1.3963 
[04/22 21:35:48     65s]  1.2000|  3.3738   3.4070   3.3841   3.4323   3.3941   3.3502 
[04/22 21:35:48     65s]  3.0000|  8.3511   8.4056   8.3977   8.5080   8.3722   8.4905 
[04/22 21:35:48     65s]  4.0000| 11.1527  11.1643  11.1996  11.1716  11.1348  11.1383 
[04/22 21:35:48     65s]  5.0000| 13.9832  13.9093  14.0346  14.1218  13.9322  14.0978 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell FAX1 footprint FAX1
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm YC Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YC idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3601   0.3735   0.3823   0.3895   0.3833   0.3863 
[04/22 21:35:48     65s]  0.5000|  1.5930   1.6081   1.6210   1.6229   1.6152   1.6207 
[04/22 21:35:48     65s]  1.2000|  3.7521   3.7674   3.7843   3.7782   3.7770   3.7790 
[04/22 21:35:48     65s]  3.0000|  9.3020   9.3376   9.3217   9.3456   9.3242   9.3480 
[04/22 21:35:48     65s]  4.0000| 12.3862  12.4331  12.4342  12.4439  12.4325  12.4316 
[04/22 21:35:48     65s]  5.0000| 15.5281  15.5157  15.5033  15.4862  15.5294  15.5229 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.955128
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YC idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2841   0.3173   0.3459   0.4074   0.4396   0.5167 
[04/22 21:35:48     65s]  0.5000|  1.0978   1.1352   1.1666   1.2201   1.2512   1.3330 
[04/22 21:35:48     65s]  1.2000|  2.5211   2.5638   2.6010   2.6477   2.6754   2.7564 
[04/22 21:35:48     65s]  3.0000|  6.1759   6.2504   6.3056   6.3073   6.3366   6.4179 
[04/22 21:35:48     65s]  4.0000|  8.2130   8.2425   8.2878   8.3566   8.4004   8.4793 
[04/22 21:35:48     65s]  5.0000| 10.2452  10.2849  10.3055  10.4175  10.4381  10.4764 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.328866
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YC idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4754   0.4748   0.4728   0.4769   0.4759   0.4832 
[04/22 21:35:48     65s]  0.5000|  2.3429   2.3392   2.3410   2.3376   2.3508   2.3365 
[04/22 21:35:48     65s]  1.2000|  5.5925   5.5898   5.5902   5.5929   5.5905   5.5861 
[04/22 21:35:48     65s]  3.0000| 13.9588  13.9375  13.9895  14.0201  13.9699  14.0001 
[04/22 21:35:48     65s]  4.0000| 18.5883  18.6417  18.6239  18.5914  18.6735  18.6144 
[04/22 21:35:48     65s]  5.0000| 23.3126  23.2261  23.2409  23.1891  23.2759  23.2571 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YC idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2858   0.2874   0.2876   0.2887   0.2989   0.3026 
[04/22 21:35:48     65s]  0.5000|  1.3915   1.4026   1.4093   1.4182   1.4044   1.3823 
[04/22 21:35:48     65s]  1.2000|  3.3372   3.3627   3.3769   3.3783   3.3602   3.3874 
[04/22 21:35:48     65s]  3.0000|  8.3254   8.3571   8.4184   8.3880   8.4803   8.4351 
[04/22 21:35:48     65s]  4.0000| 11.0246  11.1477  11.1446  11.2480  11.1733  11.0611 
[04/22 21:35:48     65s]  5.0000| 13.8307  13.9594  14.1499  13.9549  13.8813  14.0293 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm YC Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YC idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3608   0.3713   0.3848   0.3921   0.3877   0.3892 
[04/22 21:35:48     65s]  0.5000|  1.5978   1.6024   1.6230   1.6279   1.6187   1.6255 
[04/22 21:35:48     65s]  1.2000|  3.7587   3.7593   3.7902   3.7916   3.7763   3.7934 
[04/22 21:35:48     65s]  3.0000|  9.3081   9.3227   9.3512   9.3397   9.3569   9.3477 
[04/22 21:35:48     65s]  4.0000| 12.4258  12.4099  12.4036  12.4452  12.4309  12.4401 
[04/22 21:35:48     65s]  5.0000| 15.4607  15.4996  15.4989  15.5304  15.5055  15.5071 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.816132
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YC idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2825   0.3132   0.3541   0.4046   0.4616   0.5366 
[04/22 21:35:48     65s]  0.5000|  1.0985   1.1296   1.1705   1.2174   1.2777   1.3583 
[04/22 21:35:48     65s]  1.2000|  2.5235   2.5579   2.6046   2.6418   2.7179   2.7820 
[04/22 21:35:48     65s]  3.0000|  6.1835   6.2237   6.2971   6.3176   6.3883   6.4496 
[04/22 21:35:48     65s]  4.0000|  8.2117   8.2580   8.2889   8.3373   8.3864   8.4983 
[04/22 21:35:48     65s]  5.0000| 10.2362  10.2682  10.3416  10.4251  10.4665  10.5462 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.313702
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YC idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4729   0.4747   0.4763   0.4768   0.4842   0.4894 
[04/22 21:35:48     65s]  0.5000|  2.3388   2.3422   2.3394   2.3418   2.3364   2.3401 
[04/22 21:35:48     65s]  1.2000|  5.5957   5.5994   5.6020   5.5817   5.5933   5.5959 
[04/22 21:35:48     65s]  3.0000| 13.9664  14.0282  13.9659  13.9748  14.0202  14.0048 
[04/22 21:35:48     65s]  4.0000| 18.6063  18.6256  18.6370  18.6171  18.6045  18.6324 
[04/22 21:35:48     65s]  5.0000| 23.2150  23.3899  23.2426  23.3117  23.3492  23.2334 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YC idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2844   0.2867   0.2881   0.2934   0.2972   0.3085 
[04/22 21:35:48     65s]  0.5000|  1.4019   1.4067   1.4059   1.4061   1.4033   1.3905 
[04/22 21:35:48     65s]  1.2000|  3.3640   3.3865   3.3640   3.3685   3.3663   3.3605 
[04/22 21:35:48     65s]  3.0000|  8.3039   8.4025   8.3772   8.4052   8.3254   8.4376 
[04/22 21:35:48     65s]  4.0000| 11.0353  11.0979  11.1758  11.2854  11.2774  11.2805 
[04/22 21:35:48     65s]  5.0000| 13.7748  14.0635  14.0152  14.0825  14.0655  13.9357 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm C TgtFterm YC Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YC idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3580   0.3731   0.3720   0.3900   0.3869   0.3940 
[04/22 21:35:48     65s]  0.5000|  1.5932   1.6103   1.6060   1.6235   1.6138   1.6278 
[04/22 21:35:48     65s]  1.2000|  3.7520   3.7741   3.7652   3.7864   3.7756   3.7873 
[04/22 21:35:48     65s]  3.0000|  9.2995   9.3131   9.3074   9.3441   9.3401   9.3386 
[04/22 21:35:48     65s]  4.0000| 12.4056  12.4087  12.3915  12.4189  12.4141  12.4404 
[04/22 21:35:48     65s]  5.0000| 15.5138  15.4823  15.4611  15.5523  15.4957  15.5162 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.930210
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YC idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2757   0.3065   0.3641   0.4330   0.4672   0.5567 
[04/22 21:35:48     65s]  0.5000|  1.0888   1.1199   1.1768   1.2452   1.2821   1.3759 
[04/22 21:35:48     65s]  1.2000|  2.5149   2.5437   2.5993   2.6780   2.7076   2.7984 
[04/22 21:35:48     65s]  3.0000|  6.1647   6.1993   6.2516   6.3719   6.3656   6.4533 
[04/22 21:35:48     65s]  4.0000|  8.2138   8.2696   8.3004   8.3609   8.4185   8.5414 
[04/22 21:35:48     65s]  5.0000| 10.2431  10.2899  10.3494  10.3887  10.4693  10.5329 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.341661
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YC idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4750   0.4749   0.4775   0.4768   0.4835   0.4926 
[04/22 21:35:48     65s]  0.5000|  2.3434   2.3409   2.3394   2.3373   2.3354   2.3368 
[04/22 21:35:48     65s]  1.2000|  5.5990   5.5859   5.5867   5.5816   5.6065   5.5836 
[04/22 21:35:48     65s]  3.0000| 13.9717  13.9976  14.0099  13.9941  13.9592  13.9573 
[04/22 21:35:48     65s]  4.0000| 18.6063  18.5825  18.5621  18.6492  18.7243  18.6316 
[04/22 21:35:48     65s]  5.0000| 23.2864  23.2850  23.1924  23.2581  23.2172  23.3613 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YC idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2854   0.2861   0.2851   0.2916   0.3004   0.3137 
[04/22 21:35:48     65s]  0.5000|  1.4017   1.4152   1.4237   1.4012   1.3969   1.3883 
[04/22 21:35:48     65s]  1.2000|  3.3484   3.4121   3.4088   3.3748   3.3675   3.3493 
[04/22 21:35:48     65s]  3.0000|  8.3475   8.4447   8.4285   8.3281   8.4116   8.4886 
[04/22 21:35:48     65s]  4.0000| 11.0931  11.1828  11.1780  11.1581  11.1007  11.0894 
[04/22 21:35:48     65s]  5.0000| 13.8579  13.8897  13.8266  13.9973  13.8122  13.9677 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm YS Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3856   0.4051   0.4094   0.4447   0.4316   0.4134 
[04/22 21:35:48     65s]  0.5000|  1.6178   1.6421   1.6500   1.6815   1.6664   1.6413 
[04/22 21:35:48     65s]  1.2000|  3.7862   3.8123   3.8124   3.8447   3.8319   3.8189 
[04/22 21:35:48     65s]  3.0000|  9.3541   9.3603   9.3652   9.3863   9.3989   9.3656 
[04/22 21:35:48     65s]  4.0000| 12.4140  12.4336  12.4714  12.4902  12.5189  12.4610 
[04/22 21:35:48     65s]  5.0000| 15.4952  15.5800  15.5343  15.5656  15.5429  15.5774 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.835909
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2891   0.3143   0.3342   0.3416   0.3542   0.4045 
[04/22 21:35:48     65s]  0.5000|  1.1094   1.1301   1.1499   1.1551   1.1684   1.2165 
[04/22 21:35:48     65s]  1.2000|  2.5350   2.5588   2.5788   2.5829   2.5935   2.6372 
[04/22 21:35:48     65s]  3.0000|  6.1942   6.2350   6.2547   6.2367   6.2528   6.2909 
[04/22 21:35:48     65s]  4.0000|  8.2258   8.2352   8.2592   8.2844   8.3169   8.3472 
[04/22 21:35:48     65s]  5.0000| 10.2600  10.2948  10.3035  10.3689  10.3431  10.3549 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.348697
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4727   0.4724   0.4729   0.4717   0.4815   0.5328 
[04/22 21:35:48     65s]  0.5000|  2.3363   2.3425   2.3380   2.3428   2.3459   2.3448 
[04/22 21:35:48     65s]  1.2000|  5.6310   5.5940   5.5941   5.5947   5.5933   5.5949 
[04/22 21:35:48     65s]  3.0000| 13.9538  13.9752  14.0038  14.0403  14.0956  13.9513 
[04/22 21:35:48     65s]  4.0000| 18.7024  18.6976  18.6814  18.6463  18.6689  18.6687 
[04/22 21:35:48     65s]  5.0000| 23.3510  23.4634  23.3689  23.3710  23.3487  23.3690 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2845   0.2836   0.2814   0.2975   0.2960   0.3288 
[04/22 21:35:48     65s]  0.5000|  1.4197   1.4075   1.4025   1.4036   1.4017   1.3887 
[04/22 21:35:48     65s]  1.2000|  3.3676   3.3558   3.3473   3.3573   3.3412   3.3600 
[04/22 21:35:48     65s]  3.0000|  8.3961   8.3257   8.3357   8.3835   8.4073   8.3796 
[04/22 21:35:48     65s]  4.0000| 11.1393  11.2394  11.2806  11.2541  11.2375  11.1744 
[04/22 21:35:48     65s]  5.0000| 13.9092  13.9361  13.9156  13.9915  14.0023  13.9517 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm YS Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3856   0.4051   0.4094   0.4447   0.4316   0.4134 
[04/22 21:35:48     65s]  0.5000|  1.6178   1.6421   1.6500   1.6815   1.6664   1.6413 
[04/22 21:35:48     65s]  1.2000|  3.7862   3.8123   3.8124   3.8447   3.8319   3.8189 
[04/22 21:35:48     65s]  3.0000|  9.3541   9.3603   9.3652   9.3863   9.3989   9.3656 
[04/22 21:35:48     65s]  4.0000| 12.4140  12.4336  12.4714  12.4902  12.5189  12.4610 
[04/22 21:35:48     65s]  5.0000| 15.4952  15.5800  15.5343  15.5656  15.5429  15.5774 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.835909
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2891   0.3143   0.3342   0.3416   0.3542   0.4045 
[04/22 21:35:48     65s]  0.5000|  1.1094   1.1301   1.1499   1.1551   1.1684   1.2165 
[04/22 21:35:48     65s]  1.2000|  2.5350   2.5588   2.5788   2.5829   2.5935   2.6372 
[04/22 21:35:48     65s]  3.0000|  6.1942   6.2350   6.2547   6.2367   6.2528   6.2909 
[04/22 21:35:48     65s]  4.0000|  8.2258   8.2352   8.2592   8.2844   8.3169   8.3472 
[04/22 21:35:48     65s]  5.0000| 10.2600  10.2948  10.3035  10.3689  10.3431  10.3549 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.348697
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4727   0.4724   0.4729   0.4717   0.4815   0.5328 
[04/22 21:35:48     65s]  0.5000|  2.3363   2.3425   2.3380   2.3428   2.3459   2.3448 
[04/22 21:35:48     65s]  1.2000|  5.6310   5.5940   5.5941   5.5947   5.5933   5.5949 
[04/22 21:35:48     65s]  3.0000| 13.9538  13.9752  14.0038  14.0403  14.0956  13.9513 
[04/22 21:35:48     65s]  4.0000| 18.7024  18.6976  18.6814  18.6463  18.6689  18.6687 
[04/22 21:35:48     65s]  5.0000| 23.3510  23.4634  23.3689  23.3710  23.3487  23.3690 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YS idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2845   0.2836   0.2814   0.2975   0.2960   0.3288 
[04/22 21:35:48     65s]  0.5000|  1.4197   1.4075   1.4025   1.4036   1.4017   1.3887 
[04/22 21:35:48     65s]  1.2000|  3.3676   3.3558   3.3473   3.3573   3.3412   3.3600 
[04/22 21:35:48     65s]  3.0000|  8.3961   8.3257   8.3357   8.3835   8.4073   8.3796 
[04/22 21:35:48     65s]  4.0000| 11.1393  11.2394  11.2806  11.2541  11.2375  11.1744 
[04/22 21:35:48     65s]  5.0000| 13.9092  13.9361  13.9156  13.9915  14.0023  13.9517 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm YS Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3813   0.3988   0.4074   0.4305   0.4165   0.4173 
[04/22 21:35:48     65s]  0.5000|  1.6227   1.6379   1.6542   1.6715   1.6486   1.6450 
[04/22 21:35:48     65s]  1.2000|  3.7740   3.8024   3.8293   3.8403   3.8173   3.8050 
[04/22 21:35:48     65s]  3.0000|  9.3448   9.3711   9.3792   9.3676   9.4113   9.4008 
[04/22 21:35:48     65s]  4.0000| 12.4221  12.5105  12.4557  12.4453  12.4633  12.4362 
[04/22 21:35:48     65s]  5.0000| 15.5102  15.5831  15.5536  15.6130  15.5296  15.5382 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.875236
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2881   0.3074   0.3323   0.3551   0.3408   0.3755 
[04/22 21:35:48     65s]  0.5000|  1.1068   1.1209   1.1466   1.1690   1.1543   1.1907 
[04/22 21:35:48     65s]  1.2000|  2.5346   2.5487   2.5736   2.5951   2.5908   2.6112 
[04/22 21:35:48     65s]  3.0000|  6.1946   6.2105   6.2354   6.2501   6.2402   6.2962 
[04/22 21:35:48     65s]  4.0000|  8.2330   8.2329   8.2891   8.3424   8.2657   8.2997 
[04/22 21:35:48     65s]  5.0000| 10.2790  10.3192  10.3278  10.3346  10.3384  10.3432 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.389601
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4731   0.4720   0.4726   0.4712   0.4785   0.5280 
[04/22 21:35:48     65s]  0.5000|  2.3372   2.3503   2.3424   2.3367   2.3403   2.3314 
[04/22 21:35:48     65s]  1.2000|  5.6008   5.6258   5.6239   5.5981   5.6054   5.5918 
[04/22 21:35:48     65s]  3.0000| 13.9795  14.0107  14.0135  13.9739  13.9711  14.0559 
[04/22 21:35:48     65s]  4.0000| 18.6510  18.6373  18.6758  18.7494  18.6162  18.6455 
[04/22 21:35:48     65s]  5.0000| 23.3996  23.3872  23.2699  23.4583  23.3699  23.3361 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2850   0.2834   0.2828   0.3003   0.3324   0.3328 
[04/22 21:35:48     65s]  0.5000|  1.4183   1.4214   1.4074   1.4083   1.3900   1.3842 
[04/22 21:35:48     65s]  1.2000|  3.3708   3.3694   3.3721   3.3615   3.3695   3.3565 
[04/22 21:35:48     65s]  3.0000|  8.3653   8.3731   8.4458   8.4346   8.3334   8.3763 
[04/22 21:35:48     65s]  4.0000| 11.1400  11.2593  11.2020  11.2326  11.3141  11.2132 
[04/22 21:35:48     65s]  5.0000| 13.9323  13.9393  14.0142  13.9780  13.9071  14.0014 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm YS Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3813   0.3988   0.4074   0.4305   0.4165   0.4173 
[04/22 21:35:48     65s]  0.5000|  1.6227   1.6379   1.6542   1.6715   1.6486   1.6450 
[04/22 21:35:48     65s]  1.2000|  3.7740   3.8024   3.8293   3.8403   3.8173   3.8050 
[04/22 21:35:48     65s]  3.0000|  9.3448   9.3711   9.3792   9.3676   9.4113   9.4008 
[04/22 21:35:48     65s]  4.0000| 12.4221  12.5105  12.4557  12.4453  12.4633  12.4362 
[04/22 21:35:48     65s]  5.0000| 15.5102  15.5831  15.5536  15.6130  15.5296  15.5382 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.875236
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2881   0.3074   0.3323   0.3551   0.3408   0.3755 
[04/22 21:35:48     65s]  0.5000|  1.1068   1.1209   1.1466   1.1690   1.1543   1.1907 
[04/22 21:35:48     65s]  1.2000|  2.5346   2.5487   2.5736   2.5951   2.5908   2.6112 
[04/22 21:35:48     65s]  3.0000|  6.1946   6.2105   6.2354   6.2501   6.2402   6.2962 
[04/22 21:35:48     65s]  4.0000|  8.2330   8.2329   8.2891   8.3424   8.2657   8.2997 
[04/22 21:35:48     65s]  5.0000| 10.2790  10.3192  10.3278  10.3346  10.3384  10.3432 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.389601
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4731   0.4720   0.4726   0.4712   0.4785   0.5280 
[04/22 21:35:48     65s]  0.5000|  2.3372   2.3503   2.3424   2.3367   2.3403   2.3314 
[04/22 21:35:48     65s]  1.2000|  5.6008   5.6258   5.6239   5.5981   5.6054   5.5918 
[04/22 21:35:48     65s]  3.0000| 13.9795  14.0107  14.0135  13.9739  13.9711  14.0559 
[04/22 21:35:48     65s]  4.0000| 18.6510  18.6373  18.6758  18.7494  18.6162  18.6455 
[04/22 21:35:48     65s]  5.0000| 23.3996  23.3872  23.2699  23.4583  23.3699  23.3361 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YS idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2850   0.2834   0.2828   0.3003   0.3324   0.3328 
[04/22 21:35:48     65s]  0.5000|  1.4183   1.4214   1.4074   1.4083   1.3900   1.3842 
[04/22 21:35:48     65s]  1.2000|  3.3708   3.3694   3.3721   3.3615   3.3695   3.3565 
[04/22 21:35:48     65s]  3.0000|  8.3653   8.3731   8.4458   8.4346   8.3334   8.3763 
[04/22 21:35:48     65s]  4.0000| 11.1400  11.2593  11.2020  11.2326  11.3141  11.2132 
[04/22 21:35:48     65s]  5.0000| 13.9323  13.9393  14.0142  13.9780  13.9071  14.0014 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm C TgtFterm YS Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YS idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3741   0.3807   0.4027   0.4272   0.4413   0.4152 
[04/22 21:35:48     65s]  0.5000|  1.6135   1.6229   1.6408   1.6596   1.6793   1.6406 
[04/22 21:35:48     65s]  1.2000|  3.7788   3.7956   3.8079   3.8204   3.8440   3.8082 
[04/22 21:35:48     65s]  3.0000|  9.3384   9.3379   9.3944   9.3821   9.3960   9.3602 
[04/22 21:35:48     65s]  4.0000| 12.4340  12.4004  12.4442  12.4620  12.4809  12.4575 
[04/22 21:35:48     65s]  5.0000| 15.5184  15.6016  15.5137  15.5675  15.6054  15.6015 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.906674
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YS idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2824   0.3033   0.3238   0.3368   0.3913   0.3975 
[04/22 21:35:48     65s]  0.5000|  1.1003   1.1227   1.1388   1.1494   1.1978   1.2140 
[04/22 21:35:48     65s]  1.2000|  2.5192   2.5601   2.5704   2.5725   2.6201   2.6366 
[04/22 21:35:48     65s]  3.0000|  6.1774   6.2272   6.2214   6.2365   6.2836   6.2971 
[04/22 21:35:48     65s]  4.0000|  8.2147   8.2274   8.2576   8.2887   8.3198   8.3550 
[04/22 21:35:48     65s]  5.0000| 10.2784  10.2920  10.2975  10.3517  10.3693  10.3638 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.400003
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YS idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4722   0.4720   0.4727   0.4888   0.4843   0.5399 
[04/22 21:35:48     65s]  0.5000|  2.3507   2.3462   2.3573   2.3443   2.3430   2.3377 
[04/22 21:35:48     65s]  1.2000|  5.6152   5.6064   5.6372   5.5930   5.5790   5.5850 
[04/22 21:35:48     65s]  3.0000| 14.0318  13.9900  14.0604  14.0074  14.0060  13.9963 
[04/22 21:35:48     65s]  4.0000| 18.6133  18.7386  18.6270  18.7052  18.6732  18.6210 
[04/22 21:35:48     65s]  5.0000| 23.3664  23.4574  23.4271  23.4263  23.3994  23.3259 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YS idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2840   0.2840   0.2904   0.3035   0.3271   0.3131 
[04/22 21:35:48     65s]  0.5000|  1.4231   1.4095   1.4022   1.4064   1.3902   1.3814 
[04/22 21:35:48     65s]  1.2000|  3.3807   3.3561   3.3493   3.3911   3.3456   3.3646 
[04/22 21:35:48     65s]  3.0000|  8.3684   8.3398   8.3762   8.4229   8.4080   8.3680 
[04/22 21:35:48     65s]  4.0000| 11.1616  11.2218  11.1750  11.1743  11.1497  11.0984 
[04/22 21:35:48     65s]  5.0000| 13.8735  13.9261  13.9753  13.9538  13.8816  13.8690 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm C TgtFterm YS Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 YS idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3741   0.3807   0.4027   0.4272   0.4413   0.4152 
[04/22 21:35:48     65s]  0.5000|  1.6135   1.6229   1.6408   1.6596   1.6793   1.6406 
[04/22 21:35:48     65s]  1.2000|  3.7788   3.7956   3.8079   3.8204   3.8440   3.8082 
[04/22 21:35:48     65s]  3.0000|  9.3384   9.3379   9.3944   9.3821   9.3960   9.3602 
[04/22 21:35:48     65s]  4.0000| 12.4340  12.4004  12.4442  12.4620  12.4809  12.4575 
[04/22 21:35:48     65s]  5.0000| 15.5184  15.6016  15.5137  15.5675  15.6054  15.6015 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.906674
[04/22 21:35:48     65s] Falling Delay LUT (idx1 YS idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2824   0.3033   0.3238   0.3368   0.3913   0.3975 
[04/22 21:35:48     65s]  0.5000|  1.1003   1.1227   1.1388   1.1494   1.1978   1.2140 
[04/22 21:35:48     65s]  1.2000|  2.5192   2.5601   2.5704   2.5725   2.6201   2.6366 
[04/22 21:35:48     65s]  3.0000|  6.1774   6.2272   6.2214   6.2365   6.2836   6.2971 
[04/22 21:35:48     65s]  4.0000|  8.2147   8.2274   8.2576   8.2887   8.3198   8.3550 
[04/22 21:35:48     65s]  5.0000| 10.2784  10.2920  10.2975  10.3517  10.3693  10.3638 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.400003
[04/22 21:35:48     65s] Rising Transition LUT (idx1 YS idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4722   0.4720   0.4727   0.4888   0.4843   0.5399 
[04/22 21:35:48     65s]  0.5000|  2.3507   2.3462   2.3573   2.3443   2.3430   2.3377 
[04/22 21:35:48     65s]  1.2000|  5.6152   5.6064   5.6372   5.5930   5.5790   5.5850 
[04/22 21:35:48     65s]  3.0000| 14.0318  13.9900  14.0604  14.0074  14.0060  13.9963 
[04/22 21:35:48     65s]  4.0000| 18.6133  18.7386  18.6270  18.7052  18.6732  18.6210 
[04/22 21:35:48     65s]  5.0000| 23.3664  23.4574  23.4271  23.4263  23.3994  23.3259 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 YS idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2840   0.2840   0.2904   0.3035   0.3271   0.3131 
[04/22 21:35:48     65s]  0.5000|  1.4231   1.4095   1.4022   1.4064   1.3902   1.3814 
[04/22 21:35:48     65s]  1.2000|  3.3807   3.3561   3.3493   3.3911   3.3456   3.3646 
[04/22 21:35:48     65s]  3.0000|  8.3684   8.3398   8.3762   8.4229   8.4080   8.3680 
[04/22 21:35:48     65s]  4.0000| 11.1616  11.2218  11.1750  11.1743  11.1497  11.0984 
[04/22 21:35:48     65s]  5.0000| 13.8735  13.9261  13.9753  13.9538  13.8816  13.8690 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell DFFSR footprint DFFSR
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm CLK Type min_pulse_width Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 CLK idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_total_cap pF)
[04/22 21:35:48     65s]                * 
[04/22 21:35:48     65s]        +--------+
[04/22 21:35:48     65s]       *|  0.2620 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Delay LUT (idx1 CLK idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_total_cap pF)
[04/22 21:35:48     65s]                * 
[04/22 21:35:48     65s]        +--------+
[04/22 21:35:48     65s]       *|  0.1257 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm D Type setup_rising Sense NonUnate
[04/22 21:35:48     65s]          Cond (S R&)
[04/22 21:35:48     65s] Rising Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0938   0.1063   0.0750 
[04/22 21:35:48     65s]  0.2400|  0.1313   0.0500   0.1125 
[04/22 21:35:48     65s]  0.4800|  0.1188   0.1313   0.1000 
[04/22 21:35:48     65s]  0.9000|  0.0500   0.0625   0.1250 
[04/22 21:35:48     65s]  1.2000|  0.0813   0.0938   0.1562 
[04/22 21:35:48     65s]  1.8000|  0.0500   0.0625   0.1250 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] Falling Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0938   0.2938   0.1688 
[04/22 21:35:48     65s]  0.2400|  0.1313   0.1438   0.2063 
[04/22 21:35:48     65s]  0.4800|  0.2125   0.1313   0.2875 
[04/22 21:35:48     65s]  0.9000|  0.2375   0.2500   0.4062 
[04/22 21:35:48     65s]  1.2000|  0.2688   0.2812   0.4375 
[04/22 21:35:48     65s]  1.8000|  0.3313   0.3438   0.5938 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm D Type hold_rising Sense NonUnate
[04/22 21:35:48     65s]          Cond (S R&)
[04/22 21:35:48     65s] Rising Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0000  -0.0125   0.3938 
[04/22 21:35:48     65s]  0.2400|  0.0563   0.0438   0.5438 
[04/22 21:35:48     65s]  0.4800| -0.0250  -0.0375   0.7438 
[04/22 21:35:48     65s]  0.9000|  0.0438   0.0312   0.2500 
[04/22 21:35:48     65s]  1.2000|  0.0125   0.0000   0.5000 
[04/22 21:35:48     65s]  1.8000|  0.0438   0.0312   1.0000 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] Falling Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0000   0.2688   0.0188 
[04/22 21:35:48     65s]  0.2400| -0.0375   0.4188  -0.0188 
[04/22 21:35:48     65s]  0.4800| -0.0250   0.1500  -0.1000 
[04/22 21:35:48     65s]  0.9000| -0.1438   0.3125  -0.1250 
[04/22 21:35:48     65s]  1.2000| -0.1750   0.5625  -0.1562 
[04/22 21:35:48     65s]  1.8000| -0.2375   0.9688  -0.2188 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm Q Type rising_edge Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4254   0.4547   0.4648   0.4802   0.4748   0.0780 
[04/22 21:35:48     65s]  0.5000|  1.6691   1.6900   1.7105   1.7155   1.7133   1.2760 
[04/22 21:35:48     65s]  1.2000|  3.8349   3.8566   3.8829   3.8883   3.9095   3.4262 
[04/22 21:35:48     65s]  3.0000|  9.3835   9.3939   9.4338   9.4566   9.4137   8.9521 
[04/22 21:35:48     65s]  4.0000| 12.4742  12.6184  12.5940  12.5620  12.5057  12.0839 
[04/22 21:35:48     65s]  5.0000| 15.5608  15.5664  15.6243  15.7366  15.7383  15.2046 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.888533
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3210   0.3419   0.3510   0.3486   0.3400   0.3369 
[04/22 21:35:48     65s]  0.5000|  1.1352   1.1708   1.1684   1.1641   1.1543   1.1524 
[04/22 21:35:48     65s]  1.2000|  2.5546   2.6194   2.6451   2.5839   2.6123   2.5888 
[04/22 21:35:48     65s]  3.0000|  6.2152   6.3265   6.2457   6.2515   6.3000   6.3470 
[04/22 21:35:48     65s]  4.0000|  8.2453   8.2747   8.4226   8.4187   8.3112   8.2808 
[04/22 21:35:48     65s]  5.0000| 10.2776  10.3871  10.4875  10.4897  10.3882  10.3803 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.319662
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4726   0.4721   0.4748   0.4720   0.4741   0.7727 
[04/22 21:35:48     65s]  0.5000|  2.3517   2.3512   2.3530   2.3957   2.3373   2.3411 
[04/22 21:35:48     65s]  1.2000|  5.6054   5.6097   5.6661   5.6271   5.6306   5.6064 
[04/22 21:35:48     65s]  3.0000| 14.0704  14.1957  14.0557  13.9781  13.9974  14.0127 
[04/22 21:35:48     65s]  4.0000| 18.6271  18.6458  18.6328  18.6730  18.9076  18.8961 
[04/22 21:35:48     65s]  5.0000| 23.3099  23.1981  23.4388  23.5804  23.5836  23.4706 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2836   0.2915   0.2817   0.2838   0.2826   0.2809 
[04/22 21:35:48     65s]  0.5000|  1.3938   1.4339   1.4968   1.4331   1.3931   1.3807 
[04/22 21:35:48     65s]  1.2000|  3.3266   3.4374   3.7289   3.5786   3.4065   3.3833 
[04/22 21:35:48     65s]  3.0000|  8.3356   8.4594   9.0659   8.9943   8.5746   8.4464 
[04/22 21:35:48     65s]  4.0000| 11.0003  11.6441  11.4517  11.4054  11.6002  11.6559 
[04/22 21:35:48     65s]  5.0000| 13.7118  14.2568  14.1006  14.0984  14.0709  14.2428 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm R TgtFterm Q Type clear Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Q idx2 R) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3484   0.3506   0.3348   0.3190   0.2970   0.2967 
[04/22 21:35:48     65s]  0.5000|  1.6039   1.5956   1.5729   1.5567   1.5302   1.5235 
[04/22 21:35:48     65s]  1.2000|  3.7666   3.7816   3.7749   3.7387   3.7356   3.7250 
[04/22 21:35:48     65s]  3.0000|  9.3389   9.3585   9.3498   9.4581   9.3107   9.2932 
[04/22 21:35:48     65s]  4.0000| 12.3708  12.4626  12.4071  12.3341  12.5316  12.3043 
[04/22 21:35:48     65s]  5.0000| 15.5139  15.5161  15.4171  15.5061  15.4053  15.4667 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.949908
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Q idx2 R) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2602   0.3022   0.3457   0.3498   0.3449   0.4874 
[04/22 21:35:48     65s]  0.5000|  1.0763   1.1288   1.1627   1.1611   1.1724   1.3166 
[04/22 21:35:48     65s]  1.2000|  2.5111   2.5412   2.5980   2.6100   2.5930   2.7390 
[04/22 21:35:48     65s]  3.0000|  6.1767   6.2356   6.2930   6.2861   6.2548   6.4419 
[04/22 21:35:48     65s]  4.0000|  8.2767   8.2876   8.3225   8.2920   8.2762   8.4335 
[04/22 21:35:48     65s]  5.0000| 10.2829  10.2893  10.4148  10.3407  10.3656  10.4614 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.454426
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Q idx2 R) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4756   0.4721   0.4763   0.4846   0.4896   0.4957 
[04/22 21:35:48     65s]  0.5000|  2.3778   2.3884   2.3668   2.3847   2.3449   2.3533 
[04/22 21:35:48     65s]  1.2000|  5.6275   5.6183   5.6053   5.6609   5.6657   5.6420 
[04/22 21:35:48     65s]  3.0000| 13.9499  14.0016  13.9662  14.0460  14.2884  14.0042 
[04/22 21:35:48     65s]  4.0000| 18.7424  18.6855  18.5720  18.6793  18.7433  18.8160 
[04/22 21:35:48     65s]  5.0000| 23.5750  23.5795  23.4297  23.5935  23.4833  23.5794 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Q idx2 R) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2862   0.2855   0.2827   0.3480   0.4277   0.3954 
[04/22 21:35:48     65s]  0.5000|  1.4611   1.4474   1.4555   1.4126   1.3986   1.3849 
[04/22 21:35:48     65s]  1.2000|  3.5143   3.4629   3.4351   3.4010   3.4790   3.3651 
[04/22 21:35:48     65s]  3.0000|  8.6107   8.4257   8.5738   8.4038   8.3995   8.3854 
[04/22 21:35:48     65s]  4.0000| 11.2724  11.2769  11.2979  11.3497  11.2057  11.1613 
[04/22 21:35:48     65s]  5.0000| 14.0470  14.0271  14.0063  14.0668  13.8828  14.0010 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm S TgtFterm Q Type preset Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Q idx2 S) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3975   0.4373   0.4775   0.5355   0.5024   0.6318 
[04/22 21:35:48     65s]  0.5000|  1.6407   1.6968   1.7249   1.7882   1.7270   1.8669 
[04/22 21:35:48     65s]  1.2000|  3.8110   3.8472   3.8883   3.9719   3.9044   4.0574 
[04/22 21:35:48     65s]  3.0000|  9.3626   9.4038   9.4811   9.5545   9.4751   9.6718 
[04/22 21:35:48     65s]  4.0000| 12.4611  12.4938  12.5809  12.6371  12.5547  12.8270 
[04/22 21:35:48     65s]  5.0000| 15.5327  15.6333  15.7406  15.8153  15.6879  15.8518 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.888249
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Q idx2 S) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4752   0.4773   0.4748   0.4837   0.5148   0.4721 
[04/22 21:35:48     65s]  0.5000|  2.3491   2.3688   2.4000   2.3592   2.3494   2.3394 
[04/22 21:35:48     65s]  1.2000|  5.6235   5.6221   5.6542   5.6883   5.6372   5.6533 
[04/22 21:35:48     65s]  3.0000| 13.9901  13.9823  14.0533  14.0500  14.0009  14.1600 
[04/22 21:35:48     65s]  4.0000| 18.8784  18.8093  18.8944  18.9714  18.9130  18.7671 
[04/22 21:35:48     65s]  5.0000| 23.4019  23.5062  23.4922  23.4392  23.2837  23.5529 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm R Type recovery_rising Sense NonUnate
[04/22 21:35:48     65s]          Cond (D S&)
[04/22 21:35:48     65s] Rising Delay LUT (idx1 R idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0000   3.8563  -0.1125 
[04/22 21:35:48     65s]  0.2400| -0.0563  -0.0438  -0.0750 
[04/22 21:35:48     65s]  0.4800|  0.0250  -0.0563   0.0063 
[04/22 21:35:48     65s]  0.9000|  0.0500   5.4062   0.0312 
[04/22 21:35:48     65s]  1.2000|  0.0813   2.1562   0.0625 
[04/22 21:35:48     65s]  1.8000|  0.2375   0.0625   0.1250 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm R Type removal_rising Sense NonUnate
[04/22 21:35:48     65s]          Cond (D S&)
[04/22 21:35:48     65s] Rising Delay LUT (idx1 R idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.1875   0.1750   0.2063 
[04/22 21:35:48     65s]  0.2400|  0.1500   0.2313   0.2625 
[04/22 21:35:48     65s]  0.4800|  0.2563   0.2438   0.2750 
[04/22 21:35:48     65s]  0.9000|  0.3250   0.3125   0.3438 
[04/22 21:35:48     65s]  1.2000|  0.2938   0.3750   0.4062 
[04/22 21:35:48     65s]  1.8000|  0.4188   0.4062   0.4375 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm R TgtFterm R Type min_pulse_width Sense NonUnate
[04/22 21:35:48     65s] Falling Delay LUT (idx1 R idx2 R) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_total_cap pF)
[04/22 21:35:48     65s]                * 
[04/22 21:35:48     65s]        +--------+
[04/22 21:35:48     65s]       *|  0.1416 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm S TgtFterm R Type recovery_rising Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 R idx2 S) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0000   0.0375   0.0250  -0.0438  -0.0125  -0.0906 
[04/22 21:35:48     65s]  0.2400|  0.0563   0.0000  -0.0125   0.0125  -0.0500  -0.0813 
[04/22 21:35:48     65s]  0.4800|  0.0688   0.0125   0.0000   0.0250  -0.0375  -0.0688 
[04/22 21:35:48     65s]  0.9000|  0.0906   0.0813   0.0688   0.0000   0.0312  -0.0938 
[04/22 21:35:48     65s]  1.2000|  0.1063   0.0969   0.0375   0.0625   0.0000  -0.0312 
[04/22 21:35:48     65s]  1.8000|  0.1375   0.1750   0.1625   0.0938   0.0312   0.0000 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm S Type recovery_rising Sense NonUnate
[04/22 21:35:48     65s]          Cond (D~R&)
[04/22 21:35:48     65s] Rising Delay LUT (idx1 S idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0000   0.0125   0.1688 
[04/22 21:35:48     65s]  0.2400|  0.0375   0.0500   1.8000 
[04/22 21:35:48     65s]  0.4800|  0.0250   0.1313   0.1938 
[04/22 21:35:48     65s]  0.9000|  0.1438   0.0625   4.9062 
[04/22 21:35:48     65s]  1.2000|  0.1750   0.0938   5.3125 
[04/22 21:35:48     65s]  1.8000|  0.2375   0.3438   0.1250 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm S Type removal_rising Sense NonUnate
[04/22 21:35:48     65s]          Cond (D~R&)
[04/22 21:35:48     65s] Rising Delay LUT (idx1 S idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0938   0.0813   0.1125 
[04/22 21:35:48     65s]  0.2400|  0.0563   0.1375   0.1688 
[04/22 21:35:48     65s]  0.4800|  0.0688   0.1500   0.1813 
[04/22 21:35:48     65s]  0.9000|  0.1375   0.1250   0.1562 
[04/22 21:35:48     65s]  1.2000|  0.1063   0.1875   0.1250 
[04/22 21:35:48     65s]  1.8000|  0.1375   0.2188   0.2500 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm R TgtFterm S Type recovery_rising Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 S idx2 R) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0938   0.0375   0.0250   0.0031  -0.0125  -0.0438 
[04/22 21:35:48     65s]  0.2400|  0.0563   0.0469   0.0813   0.0125  -0.0031  -0.0344 
[04/22 21:35:48     65s]  0.4800|  0.0688   0.0594   0.0469   0.0250   0.0563  -0.0219 
[04/22 21:35:48     65s]  0.9000|  0.1375   0.0813   0.0688   0.0938   0.0312   0.0000 
[04/22 21:35:48     65s]  1.2000|  0.1063   0.1438   0.1313   0.1094   0.0469   0.0625 
[04/22 21:35:48     65s]  1.8000|  0.2313   0.1750   0.1625   0.1875   0.1250   0.0938 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm S TgtFterm S Type min_pulse_width Sense NonUnate
[04/22 21:35:48     65s] Falling Delay LUT (idx1 S idx2 S) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_total_cap pF)
[04/22 21:35:48     65s]                * 
[04/22 21:35:48     65s]        +--------+
[04/22 21:35:48     65s]       *|  0.2144 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell DFFPOSX1 footprint DFFPOSX1
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm CLK Type min_pulse_width Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 CLK idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_total_cap pF)
[04/22 21:35:48     65s]                * 
[04/22 21:35:48     65s]        +--------+
[04/22 21:35:48     65s]       *|  0.1299 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Delay LUT (idx1 CLK idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_total_cap pF)
[04/22 21:35:48     65s]                * 
[04/22 21:35:48     65s]        +--------+
[04/22 21:35:48     65s]       *|  0.0554 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm D Type setup_rising Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0938   6.2000   3.0750 
[04/22 21:35:48     65s]  0.2400|  0.1313   0.1438   0.2063 
[04/22 21:35:48     65s]  0.4800|  0.1188   0.1313   0.2875 
[04/22 21:35:48     65s]  0.9000|  0.1438   5.1250   0.5938 
[04/22 21:35:48     65s]  1.2000|  0.0813   0.1875   0.1562 
[04/22 21:35:48     65s]  1.8000|  0.0500   0.0625   0.2188 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] Falling Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0938   0.2000   0.2625 
[04/22 21:35:48     65s]  0.2400|  0.1313   0.2375   0.3000 
[04/22 21:35:48     65s]  0.4800|  0.4938   5.8500   0.2875 
[04/22 21:35:48     65s]  0.9000|  0.2375   0.4375   0.4062 
[04/22 21:35:48     65s]  1.2000|  0.2688   0.3750   0.4375 
[04/22 21:35:48     65s]  1.8000|  0.3313   0.4375   0.5000 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm D Type hold_rising Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0000  -0.0125   0.3938 
[04/22 21:35:48     65s]  0.2400|  0.0563  -0.0500   0.5438 
[04/22 21:35:48     65s]  0.4800| -0.0250  -0.0375   0.7438 
[04/22 21:35:48     65s]  0.9000|  0.0438   0.0312  -0.0312 
[04/22 21:35:48     65s]  1.2000|  0.0125   0.0000   0.0312 
[04/22 21:35:48     65s]  1.8000|  0.0438   0.0312   0.2500 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] Falling Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0000   0.3625   0.4875 
[04/22 21:35:48     65s]  0.2400| -0.0375   0.5125   0.6375 
[04/22 21:35:48     65s]  0.4800| -0.1188   0.1500   0.8375 
[04/22 21:35:48     65s]  0.9000| -0.1438   0.5000   0.2500 
[04/22 21:35:48     65s]  1.2000| -0.1750   0.7500   0.5000 
[04/22 21:35:48     65s]  1.8000| -0.2375   1.2500   1.0000 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm Q Type rising_edge Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2188   0.2391   0.2437   0.2320   0.2139   0.1613 
[04/22 21:35:48     65s]  0.5000|  0.8290   0.8482   0.8509   0.8269   0.8028   0.7756 
[04/22 21:35:48     65s]  1.2000|  1.8974   1.9168   1.9170   1.8891   1.8652   1.8417 
[04/22 21:35:48     65s]  3.0000|  4.6417   4.6571   4.6625   4.6311   4.6073   4.5843 
[04/22 21:35:48     65s]  4.0000|  6.1655   6.1905   6.1982   6.1610   6.1429   6.1155 
[04/22 21:35:48     65s]  5.0000|  7.6957   7.7151   7.7110   7.6863   7.6561   7.6323 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 15.258855
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2009   0.2016   0.2137   0.2035   0.1888   0.1818 
[04/22 21:35:48     65s]  0.5000|  0.6020   0.6027   0.6140   0.6025   0.5894   0.5825 
[04/22 21:35:48     65s]  1.2000|  1.3046   1.3046   1.3174   1.3032   1.2918   1.2850 
[04/22 21:35:48     65s]  3.0000|  3.1091   3.1114   3.1282   3.1054   3.0966   3.0865 
[04/22 21:35:48     65s]  4.0000|  4.1087   4.1097   4.1175   4.1232   4.0954   4.1013 
[04/22 21:35:48     65s]  5.0000|  5.1067   5.1103   5.1221   5.1074   5.0968   5.0989 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 10.011945
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2398   0.2424   0.2489   0.2739   0.3126   0.3951 
[04/22 21:35:48     65s]  0.5000|  1.1661   1.1583   1.1626   1.1687   1.1596   1.1681 
[04/22 21:35:48     65s]  1.2000|  2.7611   2.7699   2.7863   2.7991   2.7627   2.7880 
[04/22 21:35:48     65s]  3.0000|  6.8980   6.9324   6.8946   6.9133   6.9162   6.8876 
[04/22 21:35:48     65s]  4.0000|  9.2150   9.2947   9.2136   9.2409   9.3663   9.3355 
[04/22 21:35:48     65s]  5.0000| 11.6947  11.6479  11.7143  11.4889  11.7098  11.7021 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1493   0.1477   0.1494   0.1538   0.1518   0.1573 
[04/22 21:35:48     65s]  0.5000|  0.6841   0.6868   0.6861   0.6874   0.6883   0.6929 
[04/22 21:35:48     65s]  1.2000|  1.6459   1.6560   1.6471   1.6450   1.6308   1.6425 
[04/22 21:35:48     65s]  3.0000|  4.1046   4.0572   4.0615   4.0964   4.0797   4.1342 
[04/22 21:35:48     65s]  4.0000|  5.4535   5.4719   5.4368   5.4256   5.4515   5.4656 
[04/22 21:35:48     65s]  5.0000|  6.8195   6.8204   6.8503   6.8051   6.7645   6.8409 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell DFFNEGX1 footprint DFFNEGX1
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm CLK Type min_pulse_width Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 CLK idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_total_cap pF)
[04/22 21:35:48     65s]                * 
[04/22 21:35:48     65s]        +--------+
[04/22 21:35:48     65s]       *|  0.0405 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Delay LUT (idx1 CLK idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_total_cap pF)
[04/22 21:35:48     65s]                * 
[04/22 21:35:48     65s]        +--------+
[04/22 21:35:48     65s]       *|  0.1278 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm D Type setup_falling Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0938   0.2000   0.1688 
[04/22 21:35:48     65s]  0.2400|  0.1313   0.3313   0.2063 
[04/22 21:35:48     65s]  0.4800|  0.1188   2.9438   0.1938 
[04/22 21:35:48     65s]  0.9000|  0.1438   0.1562   0.2188 
[04/22 21:35:48     65s]  1.2000|  0.0813   0.1875   0.2500 
[04/22 21:35:48     65s]  1.8000|  0.0500   0.2500   0.2188 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] Falling Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0938   0.2000   0.2625 
[04/22 21:35:48     65s]  0.2400|  0.1313   3.8938   2.0813 
[04/22 21:35:48     65s]  0.4800|  0.1188   0.1313   0.1938 
[04/22 21:35:48     65s]  0.9000|  0.2375   1.8438   0.2188 
[04/22 21:35:48     65s]  1.2000|  0.2688   0.1875   0.1562 
[04/22 21:35:48     65s]  1.8000|  0.3313   0.2500   0.2188 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm D Type hold_falling Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0000  -0.0125  -0.0750 
[04/22 21:35:48     65s]  0.2400| -0.0375  -0.0500  -0.1125 
[04/22 21:35:48     65s]  0.4800| -0.0250  -0.0375  -0.1000 
[04/22 21:35:48     65s]  0.9000| -0.0500  -0.0625  -0.1250 
[04/22 21:35:48     65s]  1.2000|  0.0125  -0.0938  -0.1562 
[04/22 21:35:48     65s]  1.8000|  0.0438  -0.0625  -0.1250 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] Falling Delay LUT (idx1 D idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.3000   0.6000 
[04/22 21:35:48     65s]        +--------+--------+--------+
[04/22 21:35:48     65s]  0.0600|  0.0000  -0.0125   0.0188 
[04/22 21:35:48     65s]  0.2400| -0.0375  -0.0500  -0.0188 
[04/22 21:35:48     65s]  0.4800| -0.0250  -0.0375  -0.0063 
[04/22 21:35:48     65s]  0.9000| -0.0500  -0.0625  -0.0312 
[04/22 21:35:48     65s]  1.2000| -0.0813  -0.0938  -0.0625 
[04/22 21:35:48     65s]  1.8000| -0.1438  -0.1562  -0.1250 
[04/22 21:35:48     65s]  (idx1 net_tran_del ns)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm CLK TgtFterm Q Type falling_edge Sense NonUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2158   0.2542   0.2220   0.3200   0.3308   0.3506 
[04/22 21:35:48     65s]  0.5000|  0.8260   0.8644   0.8298   0.9313   0.9417   0.9589 
[04/22 21:35:48     65s]  1.2000|  1.8971   1.9314   1.8988   2.0005   2.0200   2.0249 
[04/22 21:35:48     65s]  3.0000|  4.6379   4.6778   4.6408   4.7449   4.7623   4.7763 
[04/22 21:35:48     65s]  4.0000|  6.1741   6.2168   6.1662   6.2729   6.2956   6.2898 
[04/22 21:35:48     65s]  5.0000|  7.6967   7.7329   7.7064   7.8188   7.8706   7.8395 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 15.267009
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1884   0.2331   0.2854   0.3214   0.3717   0.4637 
[04/22 21:35:48     65s]  0.5000|  0.5898   0.6327   0.6844   0.7130   0.7779   0.8795 
[04/22 21:35:48     65s]  1.2000|  1.2918   1.3333   1.3888   1.4101   1.4771   1.5806 
[04/22 21:35:48     65s]  3.0000|  3.0980   3.1354   3.1873   3.2109   3.2769   3.3888 
[04/22 21:35:48     65s]  4.0000|  4.0950   4.1475   4.1872   4.2171   4.2796   4.3804 
[04/22 21:35:48     65s]  5.0000|  5.1057   5.1372   5.1881   5.2116   5.2789   5.3829 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 10.035247
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2429   0.2410   0.2476   0.2411   0.2437   0.2436 
[04/22 21:35:48     65s]  0.5000|  1.1626   1.1593   1.1578   1.1703   1.1652   1.1821 
[04/22 21:35:48     65s]  1.2000|  2.7771   2.7701   2.7793   2.7642   2.7898   2.7661 
[04/22 21:35:48     65s]  3.0000|  6.8917   6.8896   6.9079   6.9260   6.9477   6.9510 
[04/22 21:35:48     65s]  4.0000|  9.2178   9.2231   9.2777   9.2925   9.2434   9.2367 
[04/22 21:35:48     65s]  5.0000| 11.6553  11.6810  11.6542  11.6646  11.5382  11.5080 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Q idx2 CLK) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1497   0.1519   0.1621   0.2339   0.2899   0.2086 
[04/22 21:35:48     65s]  0.5000|  0.6867   0.6886   0.6894   0.6929   0.6960   0.7024 
[04/22 21:35:48     65s]  1.2000|  1.6387   1.6449   1.6445   1.6377   1.6366   1.6599 
[04/22 21:35:48     65s]  3.0000|  4.0974   4.0650   4.0840   4.0692   4.0800   4.0898 
[04/22 21:35:48     65s]  4.0000|  5.4406   5.4702   5.4679   5.4597   5.4189   5.4706 
[04/22 21:35:48     65s]  5.0000|  6.7736   6.7907   6.8416   6.8151   6.7939   6.7610 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell CLKBUF3 footprint CLKBUF1
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1668   0.1727   0.1706   0.1536   0.1481   0.1181 
[04/22 21:35:48     65s]  0.5000|  0.4761   0.4841   0.4757   0.4629   0.4559   0.4275 
[04/22 21:35:48     65s]  1.2000|  1.0161   1.0162   1.0194   0.9950   0.9865   0.9658 
[04/22 21:35:48     65s]  3.0000|  2.4125   2.4128   2.4124   2.3889   2.4096   2.3307 
[04/22 21:35:48     65s]  4.0000|  3.1692   3.2195   3.2136   3.1784   3.1258   3.1503 
[04/22 21:35:48     65s]  5.0000|  3.9801   3.9837   3.9788   3.9282   3.9811   3.8816 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 7.782184
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1501   0.1751   0.2008   0.2302   0.2541   0.2970 
[04/22 21:35:48     65s]  0.5000|  0.3521   0.3769   0.4012   0.4313   0.4554   0.4977 
[04/22 21:35:48     65s]  1.2000|  0.7028   0.7313   0.7568   0.7812   0.8063   0.8499 
[04/22 21:35:48     65s]  3.0000|  1.6210   1.6548   1.6876   1.6840   1.7086   1.7490 
[04/22 21:35:48     65s]  4.0000|  2.1056   2.1354   2.1621   2.2127   2.2390   2.2501 
[04/22 21:35:48     65s]  5.0000|  2.6359   2.6932   2.7293   2.7242   2.7257   2.7782 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 5.073117
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1233   0.1263   0.1241   0.1233   0.1231   0.1235 
[04/22 21:35:48     65s]  0.5000|  0.5953   0.5861   0.5872   0.5861   0.5858   0.5887 
[04/22 21:35:48     65s]  1.2000|  1.4161   1.4244   1.4220   1.4042   1.3992   1.3933 
[04/22 21:35:48     65s]  3.0000|  3.5417   3.5802   3.5687   3.5953   3.5131   3.4855 
[04/22 21:35:48     65s]  4.0000|  4.6690   4.7697   4.7640   4.6920   4.7465   4.6655 
[04/22 21:35:48     65s]  5.0000|  5.8550   5.8690   5.8627   5.8629   5.9599   5.8349 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.0735   0.0762   0.0739   0.0735   0.0735   0.0737 
[04/22 21:35:48     65s]  0.5000|  0.3583   0.3608   0.3444   0.3477   0.3494   0.3489 
[04/22 21:35:48     65s]  1.2000|  0.8494   0.8876   0.8469   0.8265   0.8320   0.8214 
[04/22 21:35:48     65s]  3.0000|  2.1300   2.1645   2.1332   2.2006   2.1430   2.0809 
[04/22 21:35:48     65s]  4.0000|  2.8152   3.0096   2.9401   2.8186   2.8009   2.7845 
[04/22 21:35:48     65s]  5.0000|  3.5051   3.6181   3.8390   3.5249   3.5503   3.4846 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell CLKBUF2 footprint CLKBUF1
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1438   0.1497   0.1484   0.1316   0.1260   0.0961 
[04/22 21:35:48     65s]  0.5000|  0.4591   0.4576   0.4532   0.4391   0.4328   0.4038 
[04/22 21:35:48     65s]  1.2000|  0.9982   0.9963   0.9974   0.9718   0.9660   0.9438 
[04/22 21:35:48     65s]  3.0000|  2.3737   2.3901   2.4095   2.3804   2.3701   2.3113 
[04/22 21:35:48     65s]  4.0000|  3.1839   3.1773   3.1486   3.1342   3.1334   3.1296 
[04/22 21:35:48     65s]  5.0000|  3.9186   3.9786   3.9394   3.8731   3.9193   3.8662 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 7.703586
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1272   0.1530   0.1789   0.2083   0.2313   0.2745 
[04/22 21:35:48     65s]  0.5000|  0.3311   0.3533   0.3794   0.4092   0.4324   0.4751 
[04/22 21:35:48     65s]  1.2000|  0.6879   0.7090   0.7313   0.7594   0.7830   0.8263 
[04/22 21:35:48     65s]  3.0000|  1.5958   1.6339   1.6668   1.6743   1.6917   1.7304 
[04/22 21:35:48     65s]  4.0000|  2.0935   2.1316   2.1450   2.1772   2.1930   2.2324 
[04/22 21:35:48     65s]  5.0000|  2.6070   2.6190   2.6508   2.6797   2.7099   2.7401 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 5.060780
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1244   0.1249   0.1228   0.1229   0.1228   0.1226 
[04/22 21:35:48     65s]  0.5000|  0.5975   0.5983   0.5865   0.5942   0.5871   0.5880 
[04/22 21:35:48     65s]  1.2000|  1.4654   1.4269   1.4191   1.4030   1.4019   1.3952 
[04/22 21:35:48     65s]  3.0000|  3.6281   3.5563   3.5215   3.5261   3.5204   3.4734 
[04/22 21:35:48     65s]  4.0000|  4.7121   4.8326   4.6840   4.6981   4.7200   4.6619 
[04/22 21:35:48     65s]  5.0000|  5.8601   5.8878   5.8980   5.9402   5.8352   5.8285 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.0742   0.0735   0.0738   0.0732   0.0743   0.0743 
[04/22 21:35:48     65s]  0.5000|  0.3619   0.3527   0.3444   0.3468   0.3492   0.3489 
[04/22 21:35:48     65s]  1.2000|  0.8516   0.8613   0.8546   0.8207   0.8153   0.8280 
[04/22 21:35:48     65s]  3.0000|  2.1288   2.1399   2.1699   2.1071   2.0943   2.0656 
[04/22 21:35:48     65s]  4.0000|  2.8929   2.8944   2.8346   2.8592   2.8619   2.8394 
[04/22 21:35:48     65s]  5.0000|  3.5598   3.7299   3.6176   3.7455   3.6361   3.4791 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell CLKBUF1 footprint CLKBUF1
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1218   0.1267   0.0818   0.1094   0.0851  -0.1006 
[04/22 21:35:48     65s]  0.5000|  0.4313   0.4324   0.3802   0.4154   0.2178   0.1478 
[04/22 21:35:48     65s]  1.2000|  0.9692   0.9862   0.9117   0.9511   0.7382   0.6629 
[04/22 21:35:48     65s]  3.0000|  2.3540   2.3544   2.2862   2.3496   2.1135   2.0106 
[04/22 21:35:48     65s]  4.0000|  3.1267   3.1763   3.0759   3.1379   2.8887   2.7789 
[04/22 21:35:48     65s]  5.0000|  3.9239   3.9020   3.8271   3.9074   3.6479   3.5535 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 7.759323
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1044   0.1298   0.1084   0.1896   0.1997   0.2531 
[04/22 21:35:48     65s]  0.5000|  0.3060   0.3304   0.3068   0.2685   0.4001   0.3960 
[04/22 21:35:48     65s]  1.2000|  0.6552   0.6884   0.6524   0.6078   0.5880   0.7358 
[04/22 21:35:48     65s]  3.0000|  1.5702   1.6115   1.5541   1.5084   1.4797   1.6334 
[04/22 21:35:48     65s]  4.0000|  2.0577   2.0848   2.0692   2.0150   1.9778   2.1336 
[04/22 21:35:48     65s]  5.0000|  2.5802   2.6283   2.5605   2.5103   2.4899   2.6378 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 5.052641
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1241   0.1221   0.2262   0.1227   0.1257   0.6495 
[04/22 21:35:48     65s]  0.5000|  0.5959   0.5975   0.5889   0.5818   0.6458   0.8197 
[04/22 21:35:48     65s]  1.2000|  1.4104   1.4696   1.3947   1.3992   1.3933   1.4874 
[04/22 21:35:48     65s]  3.0000|  3.5316   3.6340   3.4888   3.5380   3.4772   3.4690 
[04/22 21:35:48     65s]  4.0000|  4.6515   4.7147   4.6227   4.7284   4.6261   4.6342 
[04/22 21:35:48     65s]  5.0000|  5.8662   5.8527   5.7702   5.8452   5.7903   5.8021 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.0741   0.0730   0.2283   0.0726   0.0742   0.0728 
[04/22 21:35:48     65s]  0.5000|  0.3554   0.3523   0.3904   0.4328   0.3465   0.4613 
[04/22 21:35:48     65s]  1.2000|  0.8488   0.8708   0.8213   0.8158   0.9051   0.8382 
[04/22 21:35:48     65s]  3.0000|  2.1029   2.1529   2.0994   2.0692   2.0718   2.0523 
[04/22 21:35:48     65s]  4.0000|  2.7788   2.9609   2.7955   2.7668   2.7756   2.7501 
[04/22 21:35:48     65s]  5.0000|  3.4865   3.5125   3.4770   3.4439   3.4886   3.4440 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell BUFX4 footprint BUFX2
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0400|  0.0477   0.0402   0.0043  -0.0084  -0.0908 
[04/22 21:35:48     65s]  0.0800|  0.0782   0.0684   0.0378  -0.0386  -0.1121 
[04/22 21:35:48     65s]  0.1600|  0.1415   0.1289   0.0979   0.0366  -0.0231 
[04/22 21:35:48     65s]  0.4000|  0.3243   0.3146   0.2799   0.2139   0.1642 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 7.683722
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0400|  0.0696   0.1001   0.1871   0.1009   0.1897 
[04/22 21:35:48     65s]  0.0800|  0.0897   0.1289   0.1957   0.1096   0.1975 
[04/22 21:35:48     65s]  0.1600|  0.1297   0.1694   0.2169   0.1307   0.2144 
[04/22 21:35:48     65s]  0.4000|  0.2497   0.2891   0.3489   0.2620   0.2803 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 5.001917
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0400|  0.0534   0.0578   0.1037   0.0870   0.1254 
[04/22 21:35:48     65s]  0.0800|  0.0997   0.1001   0.1218   0.1848   0.2846 
[04/22 21:35:48     65s]  0.1600|  0.1940   0.1928   0.1982   0.2433   0.3220 
[04/22 21:35:48     65s]  0.4000|  0.4850   0.4675   0.4773   0.4720   0.4960 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0400|  0.0381   0.0811   0.2580   0.2859   0.5396 
[04/22 21:35:48     65s]  0.0800|  0.0632   0.0914   0.2640   0.2921   0.5451 
[04/22 21:35:48     65s]  0.1600|  0.1194   0.1231   0.2788   0.3070   0.5571 
[04/22 21:35:48     65s]  0.4000|  0.2891   0.2859   0.3600   0.3909   0.6082 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell BUFX2 footprint BUFX2
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0639   0.0720   0.0275   0.0820   0.0661 
[04/22 21:35:48     65s]  0.0400|  0.0942   0.0994   0.0635   0.0028  -0.0649 
[04/22 21:35:48     65s]  0.0800|  0.1569   0.1580   0.1338   0.0883  -0.0017 
[04/22 21:35:48     65s]  0.2000|  0.3467   0.3436   0.3111   0.2665   0.2215 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 15.707890
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0619   0.0873   0.1228   0.0538   0.1144 
[04/22 21:35:48     65s]  0.0400|  0.0832   0.1097   0.1329   0.0621   0.1226 
[04/22 21:35:48     65s]  0.0800|  0.1234   0.1489   0.1580   0.0848   0.1403 
[04/22 21:35:48     65s]  0.2000|  0.2448   0.2683   0.2955   0.2296   0.2113 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 10.161445
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0529   0.0632   0.1457   0.0905   0.1353 
[04/22 21:35:48     65s]  0.0400|  0.0980   0.1007   0.1657   0.2231   0.3478 
[04/22 21:35:48     65s]  0.0800|  0.1926   0.1894   0.2278   0.2754   0.4057 
[04/22 21:35:48     65s]  0.2000|  0.4777   0.4657   0.4731   0.4854   0.5789 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0342   0.0524   0.2101   0.2508   0.4832 
[04/22 21:35:48     65s]  0.0400|  0.0592   0.0698   0.2176   0.2568   0.4892 
[04/22 21:35:48     65s]  0.0800|  0.1152   0.1163   0.2390   0.2736   0.5021 
[04/22 21:35:48     65s]  0.2000|  0.2864   0.2811   0.3374   0.3691   0.5636 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell AOI22X1 footprint AOI22X1
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3417   0.3916   0.4574   0.5734   0.6417   0.7800 
[04/22 21:35:48     65s]  0.5000|  1.4924   1.5466   1.6226   1.7450   1.8143   1.9959 
[04/22 21:35:48     65s]  1.2000|  3.5231   3.5806   3.6723   3.7625   3.8266   4.0055 
[04/22 21:35:48     65s]  3.0000|  8.7143   8.7831   8.8748   8.9336   9.0781   9.1583 
[04/22 21:35:48     65s]  4.0000| 11.5775  11.6582  11.7378  11.8140  11.9777  12.2206 
[04/22 21:35:48     65s]  5.0000| 14.5223  14.6137  14.6024  14.7593  14.7024  14.9758 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 28.939987
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2115   0.2491   0.3068   0.3644   0.3899   0.4318 
[04/22 21:35:48     65s]  0.5000|  0.9020   0.9471   0.9936   1.0904   1.1605   1.3045 
[04/22 21:35:48     65s]  1.2000|  2.1112   2.1581   2.2180   2.3034   2.3752   2.5112 
[04/22 21:35:48     65s]  3.0000|  5.2320   5.2854   5.3310   5.4520   5.5029   5.6255 
[04/22 21:35:48     65s]  4.0000|  6.9215   7.0415   7.0724   7.1894   7.2787   7.4001 
[04/22 21:35:48     65s]  5.0000|  8.6774   8.7924   8.7829   8.9179   8.9852   9.1019 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 17.277272
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4523   0.4496   0.4654   0.5569   0.6251   0.7367 
[04/22 21:35:48     65s]  0.5000|  2.1219   2.1418   2.1405   2.1299   2.1315   2.1586 
[04/22 21:35:48     65s]  1.2000|  5.0821   5.0552   5.1591   5.0826   5.0555   5.0537 
[04/22 21:35:48     65s]  3.0000| 12.5705  12.5560  12.6017  12.5518  12.5254  12.5102 
[04/22 21:35:48     65s]  4.0000| 16.7235  16.5976  16.6577  16.6553  16.6999  16.7099 
[04/22 21:35:48     65s]  5.0000| 20.8843  20.8517  20.7617  20.8277  20.7544  20.7942 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2634   0.2628   0.3105   0.3887   0.4596   0.5674 
[04/22 21:35:48     65s]  0.5000|  1.2320   1.2544   1.2102   1.2191   1.2422   1.3540 
[04/22 21:35:48     65s]  1.2000|  2.8882   2.8962   2.9625   2.8844   2.8691   2.8802 
[04/22 21:35:48     65s]  3.0000|  7.0772   7.3133   7.1288   7.3008   7.1913   7.1815 
[04/22 21:35:48     65s]  4.0000|  9.6060   9.6569   9.5005   9.8002   9.7745   9.6409 
[04/22 21:35:48     65s]  5.0000| 11.8160  12.0057  11.9675  11.9716  11.9789  11.9178 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3373   0.3871   0.4529   0.5681   0.6342   0.7696 
[04/22 21:35:48     65s]  0.5000|  1.4993   1.5431   1.6302   1.7340   1.8082   1.9979 
[04/22 21:35:48     65s]  1.2000|  3.5351   3.5756   3.7173   3.7890   3.8651   4.0021 
[04/22 21:35:48     65s]  3.0000|  8.7841   8.7824   8.8379   8.9605   9.0989   9.1840 
[04/22 21:35:48     65s]  4.0000| 11.5789  11.6568  11.8309  11.8598  11.9734  12.2167 
[04/22 21:35:48     65s]  5.0000| 14.5126  14.6088  14.5124  14.7554  14.8241  14.9754 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 28.929104
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2103   0.2540   0.3094   0.3742   0.3700   0.3317 
[04/22 21:35:48     65s]  0.5000|  0.9083   0.9435   1.0004   1.1143   1.1763   1.3288 
[04/22 21:35:48     65s]  1.2000|  2.1425   2.1649   2.2160   2.3191   2.3822   2.5233 
[04/22 21:35:48     65s]  3.0000|  5.2571   5.3121   5.3755   5.4459   5.5157   5.6458 
[04/22 21:35:48     65s]  4.0000|  6.9589   7.0344   7.0861   7.2187   7.2686   7.4072 
[04/22 21:35:48     65s]  5.0000|  8.6820   8.7767   8.8020   8.9294   8.9600   9.0821 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 17.289072
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4516   0.4466   0.4598   0.5582   0.6249   0.7433 
[04/22 21:35:48     65s]  0.5000|  2.1676   2.1670   2.1797   2.1637   2.1643   2.1560 
[04/22 21:35:48     65s]  1.2000|  5.1929   5.0696   5.3091   5.1837   5.1151   5.0353 
[04/22 21:35:48     65s]  3.0000| 12.6610  12.5943  12.6989  12.6325  12.6254  12.6869 
[04/22 21:35:48     65s]  4.0000| 16.8472  16.7826  16.7171  16.7946  16.7702  16.7282 
[04/22 21:35:48     65s]  5.0000| 20.8597  20.8142  20.9374  20.9271  20.9754  20.8876 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2676   0.2683   0.3488   0.4929   0.6143   0.8638 
[04/22 21:35:48     65s]  0.5000|  1.2182   1.2257   1.2076   1.2218   1.2871   1.4523 
[04/22 21:35:48     65s]  1.2000|  2.9260   2.8996   2.8823   2.8923   2.8551   2.8827 
[04/22 21:35:48     65s]  3.0000|  7.1846   7.1554   7.2696   7.1949   7.2302   7.1957 
[04/22 21:35:48     65s]  4.0000|  9.5626   9.7248   9.4970   9.7876   9.5350   9.5258 
[04/22 21:35:48     65s]  5.0000| 12.0128  11.8917  11.9095  11.9827  11.9849  12.0504 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm C TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3213   0.3704   0.4377   0.5534   0.5820   0.6751 
[04/22 21:35:48     65s]  0.5000|  1.4427   1.5027   1.5735   1.6768   1.7514   1.9431 
[04/22 21:35:48     65s]  1.2000|  3.4496   3.4872   3.5666   3.6327   3.7131   3.8777 
[04/22 21:35:48     65s]  3.0000|  8.4449   8.5215   8.6418   8.6385   8.7345   8.9386 
[04/22 21:35:48     65s]  4.0000| 11.3097  11.3509  11.3647  11.5188  11.6223  11.7621 
[04/22 21:35:48     65s]  5.0000| 14.0314  14.0681  14.2531  14.2745  14.3638  14.5369 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 27.979898
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.1984   0.2400   0.2973   0.3518   0.3744   0.4151 
[04/22 21:35:48     65s]  0.5000|  0.8935   0.9358   0.9877   1.0812   1.1520   1.2946 
[04/22 21:35:48     65s]  1.2000|  2.1157   2.1498   2.1976   2.2930   2.3742   2.5010 
[04/22 21:35:48     65s]  3.0000|  5.2328   5.2716   5.3035   5.4040   5.5171   5.6034 
[04/22 21:35:48     65s]  4.0000|  6.9419   7.0007   7.0778   7.1758   7.1910   7.3564 
[04/22 21:35:48     65s]  5.0000|  8.6468   8.7591   8.8210   8.8793   8.9698   9.1094 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 17.241451
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4425   0.4406   0.4800   0.6202   0.7504   1.0596 
[04/22 21:35:48     65s]  0.5000|  2.1071   2.1400   2.1122   2.1029   2.1108   2.1886 
[04/22 21:35:48     65s]  1.2000|  4.9485   4.9973   5.0646   4.9550   4.9745   4.9779 
[04/22 21:35:48     65s]  3.0000| 12.4411  12.3670  12.4183  12.3346  12.3936  12.3929 
[04/22 21:35:48     65s]  4.0000| 16.4999  16.4692  16.4346  16.4976  16.5115  16.4838 
[04/22 21:35:48     65s]  5.0000| 20.5302  20.5360  20.5653  20.5646  20.5281  20.5449 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2546   0.2531   0.3062   0.3804   0.4531   0.5577 
[04/22 21:35:48     65s]  0.5000|  1.2373   1.2148   1.2072   1.2207   1.2242   1.3501 
[04/22 21:35:48     65s]  1.2000|  2.9291   2.9300   2.9033   2.9067   2.8827   2.8798 
[04/22 21:35:48     65s]  3.0000|  7.2305   7.1979   7.2578   7.2545   7.1928   7.1772 
[04/22 21:35:48     65s]  4.0000|  9.5589   9.6430   9.6551   9.6710   9.7393   9.7449 
[04/22 21:35:48     65s]  5.0000| 11.9782  12.0632  12.0295  12.0496  11.9979  12.0309 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm D TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 D) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3167   0.3663   0.4335   0.5493   0.5731   0.6562 
[04/22 21:35:48     65s]  0.5000|  1.4466   1.4981   1.5689   1.6724   1.7459   1.9351 
[04/22 21:35:48     65s]  1.2000|  3.4442   3.4822   3.5636   3.6576   3.7098   3.8721 
[04/22 21:35:48     65s]  3.0000|  8.4365   8.5138   8.6793   8.6898   8.7279   8.9339 
[04/22 21:35:48     65s]  4.0000| 11.3016  11.3475  11.3877  11.5501  11.6179  11.7578 
[04/22 21:35:48     65s]  5.0000| 14.0950  14.0571  14.2499  14.2712  14.3582  14.5328 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 28.118989
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 D) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2000   0.2454   0.3041   0.3642   0.3520   0.3112 
[04/22 21:35:48     65s]  0.5000|  0.9021   0.9374   0.9946   1.1059   1.1676   1.3178 
[04/22 21:35:48     65s]  1.2000|  2.1254   2.1671   2.2063   2.3240   2.3752   2.5109 
[04/22 21:35:48     65s]  3.0000|  5.2411   5.2970   5.3306   5.4464   5.5196   5.6461 
[04/22 21:35:48     65s]  4.0000|  6.9807   7.0026   7.0423   7.1273   7.2112   7.3524 
[04/22 21:35:48     65s]  5.0000|  8.7413   8.7736   8.8133   8.9083   8.9276   9.0668 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 17.431218
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 D) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4359   0.4358   0.4733   0.6186   0.7554   1.0689 
[04/22 21:35:48     65s]  0.5000|  2.1124   2.1163   2.1008   2.1035   2.1245   2.1894 
[04/22 21:35:48     65s]  1.2000|  5.0084   5.0196   5.0899   5.0063   4.9895   4.9762 
[04/22 21:35:48     65s]  3.0000| 12.4311  12.4247  12.5154  12.5063  12.4274  12.3698 
[04/22 21:35:48     65s]  4.0000| 16.5040  16.4743  16.6496  16.6953  16.5455  16.6364 
[04/22 21:35:48     65s]  5.0000| 20.7213  20.7556  20.5908  20.5396  20.6998  20.6650 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 D) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2518   0.2581   0.3578   0.4876   0.6208   0.8612 
[04/22 21:35:48     65s]  0.5000|  1.2556   1.2252   1.2131   1.2170   1.2717   1.4439 
[04/22 21:35:48     65s]  1.2000|  2.9487   2.8869   2.8826   2.8755   2.8804   2.9003 
[04/22 21:35:48     65s]  3.0000|  7.1978   7.2035   7.2134   7.1524   7.2511   7.2514 
[04/22 21:35:48     65s]  4.0000|  9.6013   9.7572   9.6015   9.7308   9.5069   9.5862 
[04/22 21:35:48     65s]  5.0000| 12.0448  12.0865  12.1076  12.0097  12.0048  11.9133 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell AOI21X1 footprint AOI21X1
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3661   0.4152   0.4742   0.6018   0.6361   0.7869 
[04/22 21:35:48     65s]  0.5000|  1.6643   1.7237   1.8045   1.9089   1.9450   2.1359 
[04/22 21:35:48     65s]  1.2000|  3.9599   3.9853   4.0335   4.1498   4.2333   4.3815 
[04/22 21:35:48     65s]  3.0000|  9.7528   9.8370   9.8407  10.0052  10.0523  10.1835 
[04/22 21:35:48     65s]  4.0000| 13.1418  13.2125  13.2798  13.2479  13.4506  13.6151 
[04/22 21:35:48     65s]  5.0000| 16.2534  16.2211  16.3326  16.5026  16.5487  16.6290 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 32.423017
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2024   0.2428   0.3005   0.3558   0.3799   0.4206 
[04/22 21:35:48     65s]  0.5000|  0.9175   0.9464   0.9858   1.0838   1.1535   1.2985 
[04/22 21:35:48     65s]  1.2000|  2.1177   2.1379   2.2322   2.3126   2.3709   2.5054 
[04/22 21:35:48     65s]  3.0000|  5.2586   5.2351   5.3063   5.5247   5.4623   5.6292 
[04/22 21:35:48     65s]  4.0000|  6.9139   7.1029   7.1371   7.1211   7.3623   7.4058 
[04/22 21:35:48     65s]  5.0000|  8.7112   8.6971   8.8378   8.9520   8.9256   9.1874 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 17.364869
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4956   0.4923   0.5071   0.5889   0.6646   0.7626 
[04/22 21:35:48     65s]  0.5000|  2.4099   2.3802   2.4588   2.3715   2.4155   2.4289 
[04/22 21:35:48     65s]  1.2000|  5.7764   5.6867   5.7002   5.6703   5.7220   5.7239 
[04/22 21:35:48     65s]  3.0000| 14.2160  14.3200  14.1703  14.2568  14.2480  14.1456 
[04/22 21:35:48     65s]  4.0000| 18.8154  18.9190  18.8917  18.9223  18.8865  18.9231 
[04/22 21:35:48     65s]  5.0000| 23.6184  23.5502  23.4553  23.5705  23.5113  23.4579 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2525   0.2552   0.3061   0.3811   0.4548   0.5615 
[04/22 21:35:48     65s]  0.5000|  1.3269   1.2446   1.1975   1.2097   1.2398   1.3513 
[04/22 21:35:48     65s]  1.2000|  2.9264   2.9147   3.0565   2.8677   2.8921   2.8812 
[04/22 21:35:48     65s]  3.0000|  7.1081   7.4062   7.2197   7.6267   7.2373   7.2379 
[04/22 21:35:48     65s]  4.0000|  9.5467   9.8133   9.5394   9.4852  10.1400   9.6200 
[04/22 21:35:48     65s]  5.0000| 11.7820  11.8486  11.8620  11.9195  11.8311  11.9335 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3609   0.4118   0.4692   0.5957   0.6273   0.7800 
[04/22 21:35:48     65s]  0.5000|  1.6598   1.7202   1.8084   1.8902   1.9383   2.1302 
[04/22 21:35:48     65s]  1.2000|  3.9541   3.9839   4.0608   4.2103   4.2171   4.3748 
[04/22 21:35:48     65s]  3.0000|  9.7449   9.8285   9.8682  10.0007  10.0429  10.2262 
[04/22 21:35:48     65s]  4.0000| 13.1396  13.2094  13.2751  13.2443  13.4466  13.6120 
[04/22 21:35:48     65s]  5.0000| 16.2434  16.2305  16.3292  16.4975  16.5417  16.6282 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 32.413230
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2041   0.2485   0.3021   0.3659   0.3628   0.3198 
[04/22 21:35:48     65s]  0.5000|  0.8905   0.9395   0.9917   1.1080   1.1709   1.3231 
[04/22 21:35:48     65s]  1.2000|  2.1002   2.1526   2.1942   2.3279   2.3751   2.5201 
[04/22 21:35:48     65s]  3.0000|  5.1916   5.2537   5.3614   5.4002   5.5394   5.6764 
[04/22 21:35:48     65s]  4.0000|  7.0304   7.0231   7.0317   7.2960   7.2082   7.3516 
[04/22 21:35:48     65s]  5.0000|  8.6819   8.6930   8.8430   8.8643   8.9653   9.0677 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 17.301676
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4894   0.4866   0.5018   0.5934   0.6609   0.7770 
[04/22 21:35:48     65s]  0.5000|  2.3951   2.4253   2.5130   2.3949   2.4554   2.4275 
[04/22 21:35:48     65s]  1.2000|  5.7275   5.6664   5.7418   5.7985   5.7045   5.7199 
[04/22 21:35:48     65s]  3.0000| 14.2531  14.3929  14.4053  14.2107  14.4150  14.3854 
[04/22 21:35:48     65s]  4.0000| 18.8703  19.0038  18.8086  19.1149  18.8769  18.9696 
[04/22 21:35:48     65s]  5.0000| 23.7609  23.7455  23.7800  23.4356  23.7841  23.7524 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2575   0.2610   0.3425   0.4870   0.6052   0.8602 
[04/22 21:35:48     65s]  0.5000|  1.2443   1.2738   1.1995   1.2206   1.2785   1.4364 
[04/22 21:35:48     65s]  1.2000|  2.8717   2.8622   2.9420   2.9053   2.8546   2.8666 
[04/22 21:35:48     65s]  3.0000|  7.0682   7.1391   7.1045   7.2078   7.1533   7.1067 
[04/22 21:35:48     65s]  4.0000|  9.4736  10.1652   9.5572  10.1456   9.5503   9.5259 
[04/22 21:35:48     65s]  5.0000| 11.9237  11.8228  12.0050  11.8282  12.1926  12.0415 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm C TgtFterm Y Type combinational Sense NegUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3080   0.3601   0.4265   0.5401   0.5593   0.6086 
[04/22 21:35:48     65s]  0.5000|  1.4377   1.5046   1.5617   1.6640   1.7366   1.9104 
[04/22 21:35:48     65s]  1.2000|  3.3943   3.4557   3.5329   3.6563   3.6932   3.8557 
[04/22 21:35:48     65s]  3.0000|  8.4819   8.5852   8.5962   8.6730   8.7871   8.9528 
[04/22 21:35:48     65s]  4.0000| 11.2227  11.2924  11.4479  11.5671  11.5712  11.7262 
[04/22 21:35:48     65s]  5.0000| 14.1017  14.0800  14.1783  14.2189  14.3759  14.5280 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 28.150507
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2275   0.2800   0.3387   0.4275   0.3834   0.4237 
[04/22 21:35:48     65s]  0.5000|  1.0504   1.0990   1.1491   1.2669   1.3319   1.5154 
[04/22 21:35:48     65s]  1.2000|  2.4802   2.5319   2.5788   2.6918   2.7580   2.9349 
[04/22 21:35:48     65s]  3.0000|  6.1473   6.2177   6.2716   6.3693   6.4707   6.5721 
[04/22 21:35:48     65s]  4.0000|  8.2227   8.2618   8.2838   8.4227   8.4922   8.6580 
[04/22 21:35:48     65s]  5.0000| 10.2710  10.3395  10.3698  10.4353  10.4641  10.7364 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.496963
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4289   0.4279   0.4716   0.6127   0.7562   1.0756 
[04/22 21:35:48     65s]  0.5000|  2.1081   2.1328   2.1103   2.0926   2.1104   2.1877 
[04/22 21:35:48     65s]  1.2000|  4.9986   5.0084   5.0328   5.0335   4.9713   4.9660 
[04/22 21:35:48     65s]  3.0000| 12.3598  12.3790  12.5885  12.4937  12.3540  12.3695 
[04/22 21:35:48     65s]  4.0000| 16.6224  16.5049  16.5952  16.6396  16.6213  16.6524 
[04/22 21:35:48     65s]  5.0000| 20.4868  20.7175  20.6500  20.6011  20.6604  20.6392 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 C) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2909   0.2916   0.3791   0.5230   0.6852   0.9000 
[04/22 21:35:48     65s]  0.5000|  1.4493   1.4316   1.4307   1.4093   1.4539   1.5779 
[04/22 21:35:48     65s]  1.2000|  3.4180   3.4771   3.4266   3.3804   3.3658   3.3827 
[04/22 21:35:48     65s]  3.0000|  8.3848   8.6083   8.4462   8.4262   8.4417   8.5930 
[04/22 21:35:48     65s]  4.0000| 11.2494  11.2839  11.3140  11.3219  11.2910  11.2761 
[04/22 21:35:48     65s]  5.0000| 13.9747  14.0181  14.0121  14.0885  14.0564  14.0409 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell AND2X2 footprint AND2X2
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0618   0.0649   0.0337   0.0667   0.0208 
[04/22 21:35:48     65s]  0.0400|  0.0921   0.0928   0.0732   0.0885  -0.0634 
[04/22 21:35:48     65s]  0.0800|  0.1536   0.1521   0.1351   0.1423   0.0564 
[04/22 21:35:48     65s]  0.2000|  0.3415   0.3383   0.3152   0.3272   0.2568 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 15.536834
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0647   0.0951   0.1162   0.0996   0.1895 
[04/22 21:35:48     65s]  0.0400|  0.0862   0.1171   0.1249   0.1354   0.1972 
[04/22 21:35:48     65s]  0.0800|  0.1265   0.1569   0.1507   0.1859   0.2140 
[04/22 21:35:48     65s]  0.2000|  0.2468   0.2763   0.2907   0.3338   0.2783 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 10.117501
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0516   0.0622   0.1286   0.2603   0.1318 
[04/22 21:35:48     65s]  0.0400|  0.0968   0.0992   0.1495   0.2762   0.3435 
[04/22 21:35:48     65s]  0.0800|  0.1914   0.1905   0.2057   0.3186   0.3854 
[04/22 21:35:48     65s]  0.2000|  0.4790   0.4648   0.4691   0.5290   0.5219 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0342   0.0607   0.2051   0.1252   0.5394 
[04/22 21:35:48     65s]  0.0400|  0.0597   0.0714   0.2116   0.1536   0.5449 
[04/22 21:35:48     65s]  0.0800|  0.1131   0.1167   0.2358   0.2323   0.5567 
[04/22 21:35:48     65s]  0.2000|  0.2931   0.2795   0.3356   0.3156   0.6058 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0615   0.0669   0.0602   0.0136  -0.0401 
[04/22 21:35:48     65s]  0.0400|  0.0921   0.0970   0.0907   0.0622   0.0260 
[04/22 21:35:48     65s]  0.0800|  0.1545   0.1573   0.1517   0.1238   0.0979 
[04/22 21:35:48     65s]  0.2000|  0.3384   0.3420   0.3328   0.3044   0.2849 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 15.380446
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0701   0.1042   0.1475   0.1806   0.1443 
[04/22 21:35:48     65s]  0.0400|  0.0918   0.1275   0.1704   0.0622   0.2911 
[04/22 21:35:48     65s]  0.0800|  0.1322   0.1672   0.2130   0.0861   0.2549 
[04/22 21:35:48     65s]  0.2000|  0.2541   0.2866   0.3326   0.2375   0.2383 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 10.222000
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0513   0.0551   0.0832   0.1269   0.1920 
[04/22 21:35:48     65s]  0.0400|  0.0963   0.0971   0.1091   0.1512   0.2089 
[04/22 21:35:48     65s]  0.0800|  0.1921   0.1904   0.1924   0.2104   0.2454 
[04/22 21:35:48     65s]  0.2000|  0.4756   0.4786   0.4657   0.4690   0.4808 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.1800   0.4200   0.6000   1.2000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.0200|  0.0347   0.0602   0.0768   0.0669   0.5057 
[04/22 21:35:48     65s]  0.0400|  0.0606   0.0734   0.0859   0.2569   0.1153 
[04/22 21:35:48     65s]  0.0800|  0.1140   0.1190   0.1244   0.2755   0.2614 
[04/22 21:35:48     65s]  0.2000|  0.2820   0.2791   0.2768   0.3735   0.5814 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] Cell AND2X1 footprint AND2X2
[04/22 21:35:48     65s] TimeArc: RelFTerm A TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3352   0.3334   0.2776   0.2872   0.2450   0.0120 
[04/22 21:35:48     65s]  0.5000|  1.5838   1.5813   1.5343   1.5256   1.4708   1.2472 
[04/22 21:35:48     65s]  1.2000|  3.7490   3.7888   3.7165   3.6962   3.6499   3.4435 
[04/22 21:35:48     65s]  3.0000|  9.2684   9.3852   9.2688   9.3098   9.1907   8.9494 
[04/22 21:35:48     65s]  4.0000| 12.6026  12.5105  12.3375  12.4650  12.3249  12.0975 
[04/22 21:35:48     65s]  5.0000| 15.5352  15.5624  15.5634  15.4540  15.4465  15.2377 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 31.020325
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2431   0.2668   0.2509   0.2654   0.2693   0.4313 
[04/22 21:35:48     65s]  0.5000|  1.0744   1.0785   1.0557   1.0789   1.0930   1.2772 
[04/22 21:35:48     65s]  1.2000|  2.4921   2.5305   2.4911   2.5125   2.5047   2.6939 
[04/22 21:35:48     65s]  3.0000|  6.1865   6.1606   6.1572   6.1944   6.1799   6.3477 
[04/22 21:35:48     65s]  4.0000|  8.1970   8.2374   8.1715   8.2070   8.2495   8.4195 
[04/22 21:35:48     65s]  5.0000| 10.2503  10.2124  10.2301  10.2659  10.2565  10.4075 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.422926
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4752   0.4693   0.4793   0.4834   0.5256   0.7182 
[04/22 21:35:48     65s]  0.5000|  2.3648   2.3708   2.3816   2.3452   2.3437   2.3699 
[04/22 21:35:48     65s]  1.2000|  5.6772   5.6869   5.6548   5.6953   5.6720   5.6224 
[04/22 21:35:48     65s]  3.0000| 14.1025  14.1307  14.0868  14.2896  14.1135  14.0464 
[04/22 21:35:48     65s]  4.0000| 18.6951  18.6883  18.9963  18.7360  18.7061  18.7910 
[04/22 21:35:48     65s]  5.0000| 23.6645  23.4187  23.2727  23.4945  23.6717  23.6913 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 A) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2873   0.2813   0.3341   0.4155   0.6006   0.4916 
[04/22 21:35:48     65s]  0.5000|  1.4379   1.4089   1.4107   1.4023   1.4257   1.3987 
[04/22 21:35:48     65s]  1.2000|  3.4621   3.4266   3.3860   3.3854   3.3603   3.3614 
[04/22 21:35:48     65s]  3.0000|  8.4258   8.4173   8.3895   8.4018   8.5254   8.3903 
[04/22 21:35:48     65s]  4.0000| 11.3309  11.3523  11.1453  11.1574  11.1623  11.3251 
[04/22 21:35:48     65s]  5.0000| 13.9440  14.1118  13.9728  13.9326  14.1573  14.1322 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:35:48     65s] TimeArc: RelFTerm B TgtFterm Y Type combinational Sense PosUnate
[04/22 21:35:48     65s] Rising Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.3412   0.3327   0.3139   0.2975   0.2725   0.2737 
[04/22 21:35:48     65s]  0.5000|  1.5776   1.5892   1.5577   1.5318   1.5037   1.4952 
[04/22 21:35:48     65s]  1.2000|  3.7410   3.7576   3.7442   3.7518   3.6841   3.6658 
[04/22 21:35:48     65s]  3.0000|  9.3682   9.3407   9.3086   9.2277   9.2688   9.2805 
[04/22 21:35:48     65s]  4.0000| 12.6169  12.3909  12.4194  12.5180  12.3473  12.4036 
[04/22 21:35:48     65s]  5.0000| 15.4826  15.6347  15.5531  15.4455  15.5411  15.4787 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 30.900810
[04/22 21:35:48     65s] Falling Delay LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2492   0.2729   0.3259   0.2595   0.2176   0.4253 
[04/22 21:35:48     65s]  0.5000|  1.0654   1.0957   1.1404   1.0695   1.0524   1.2692 
[04/22 21:35:48     65s]  1.2000|  2.4996   2.5134   2.5672   2.4996   2.4756   2.6909 
[04/22 21:35:48     65s]  3.0000|  6.1675   6.2052   6.2343   6.1568   6.1186   6.3711 
[04/22 21:35:48     65s]  4.0000|  8.1835   8.2356   8.2580   8.2068   8.1456   8.3694 
[04/22 21:35:48     65s]  5.0000| 10.2021  10.2268  10.3228  10.2120  10.2738  10.4218 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s]  avg drive resistance = 20.311988
[04/22 21:35:48     65s] Rising Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.4942   0.4742   0.4711   0.4791   0.4839   0.4933 
[04/22 21:35:48     65s]  0.5000|  2.4026   2.3806   2.3508   2.3335   2.3289   2.3514 
[04/22 21:35:48     65s]  1.2000|  5.7814   5.6452   5.6958   5.6480   5.6452   5.6546 
[04/22 21:35:48     65s]  3.0000| 14.2928  14.0169  14.0497  14.1985  14.0584  14.2482 
[04/22 21:35:48     65s]  4.0000| 18.6468  19.0054  18.8562  18.6070  18.9259  18.8293 
[04/22 21:35:48     65s]  5.0000| 23.6248  23.4892  23.3638  23.6310  23.2701  23.4174 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] Falling Transition LUT (idx1 Y idx2 B) Reversed.  Scaling Factor: 1.0000
[04/22 21:35:48     65s]         (idx2 net_tran_del ns)
[04/22 21:35:48     65s]           0.0600   0.2400   0.4800   0.9000   1.2000   1.8000 
[04/22 21:35:48     65s]        +--------+--------+--------+--------+--------+--------+
[04/22 21:35:48     65s]  0.1000|  0.2878   0.2805   0.2793   0.4086   0.5679   0.4982 
[04/22 21:35:48     65s]  0.5000|  1.4064   1.4123   1.4034   1.4008   1.3987   1.3855 
[04/22 21:35:48     65s]  1.2000|  3.3656   3.3831   3.3464   3.3766   3.3494   3.3395 
[04/22 21:35:48     65s]  3.0000|  8.2760   8.4117   8.3536   8.3303   8.3829   8.3878 
[04/22 21:35:48     65s]  4.0000| 11.2473  11.0974  11.2557  11.1914  11.2066  11.1213 
[04/22 21:35:48     65s]  5.0000| 14.0673  14.0691  14.0872  13.8580  13.8086  13.9476 
[04/22 21:35:48     65s]  (idx1 net_total_cap pF)
[04/22 21:35:48     65s] 
[04/22 21:36:06     65s] <CMD> report_timing_derate
[04/22 21:36:31     65s] <CMD> report_timing
[04/22 21:36:55     65s] <CMD> man timeDesign
[04/22 21:36:59     65s] <CMD> get_metric
[04/22 21:36:59     65s] 	1432       	design.numStandardCell
[04/22 21:36:59     65s] 	1579       	design.numNet
[04/22 21:36:59     65s] 	0          	design.numFloatBlock
[04/22 21:36:59     65s] 	0          	design.numFixedBlock
[04/22 21:36:59     65s] 	1432       	design.numSingleRowCell
[04/22 21:36:59     65s] 	0          	design.numDoubleRowCell
[04/22 21:36:59     65s] 	0          	design.numMultiRowCell
[04/22 21:36:59     65s] 	0          	design.numIoInst
[04/22 21:36:59     65s] 	0          	design.numFixedIo
[04/22 21:36:59     65s] 	0          	design.numFloatIo
[04/22 21:36:59     65s] 	4621       	design.numTerm
[04/22 21:36:59     65s] 	2.93       	design.numTermPerNet
[04/22 21:36:59     65s] 	2558.504 % 	design.util
[04/22 21:36:59     65s] 	0.774      	design.pinDensity
[04/22 21:36:59     65s] 	0.00e+00 um	place.totalNetLength
[04/22 21:36:59     65s] 	(0.00%)    	routeDesign.gcell.overCon.metal1
[04/22 21:36:59     65s] 	(0.00%)    	routeDesign.gcell.overCon.metal2
[04/22 21:36:59     65s] 	(0.00%)    	routeDesign.gcell.overCon.metal3
[04/22 21:36:59     65s] 	(0.00%)    	routeDesign.gcell.overCon.metal4
[04/22 21:36:59     65s] 	(0.00%)    	routeDesign.gcell.overCon.metal5
[04/22 21:36:59     65s] 	(0.00%)    	routeDesign.gcell.overCon.metal6
[04/22 21:36:59     65s] 	(0.00%)    	routeDesign.gcell.overCon.metal7
[04/22 21:36:59     65s] 	(0.00%)    	routeDesign.gcell.overCon.metal8
[04/22 21:36:59     65s] 	(0.00%)    	routeDesign.gcell.overCon.metal9
[04/22 21:36:59     65s] 	(0.00%)    	routeDesign.gcell.overCon.metal10
[04/22 21:36:59     65s] 	(0.00%)    	routeDesign.gcell.overCon.total
[04/22 21:36:59     65s] 	19936 um   	routeDesign.wirelength.total
[04/22 21:36:59     65s] 	425 um     	routeDesign.wirelength.metal1
[04/22 21:36:59     65s] 	7062 um    	routeDesign.wirelength.metal2
[04/22 21:36:59     65s] 	8480 um    	routeDesign.wirelength.metal3
[04/22 21:36:59     65s] 	3475 um    	routeDesign.wirelength.metal4
[04/22 21:36:59     65s] 	494 um     	routeDesign.wirelength.metal5
[04/22 21:36:59     65s] 	0 um       	routeDesign.wirelength.metal6
[04/22 21:36:59     65s] 	0 um       	routeDesign.wirelength.metal7
[04/22 21:36:59     65s] 	0 um       	routeDesign.wirelength.metal8
[04/22 21:36:59     65s] 	0 um       	routeDesign.wirelength.metal9
[04/22 21:36:59     65s] 	0 um       	routeDesign.wirelength.metal10
[04/22 21:36:59     65s] 	9025       	routeDesign.via.total
[04/22 21:36:59     65s] 	0          	routeDesign.multicutvia.total
[04/22 21:36:59     65s] 	4320       	routeDesign.via.via1
[04/22 21:36:59     65s] 	0          	routeDesign.multicutvia.via1
[04/22 21:36:59     65s] 	3628       	routeDesign.via.via2
[04/22 21:36:59     65s] 	0          	routeDesign.multicutvia.via2
[04/22 21:36:59     65s] 	982        	routeDesign.via.via3
[04/22 21:36:59     65s] 	0          	routeDesign.multicutvia.via3
[04/22 21:36:59     65s] 	95         	routeDesign.via.via4
[04/22 21:36:59     65s] 	0          	routeDesign.multicutvia.via4
[04/22 21:36:59     65s] 	1          	routeDesign.DRC.total
[04/22 21:36:59     65s] 	1          	routeDesign.DRC.metal1
[04/22 21:36:59     65s] 	0          	routeDesign.DRC.metal2
[04/22 21:36:59     65s] 	0          	routeDesign.DRC.metal3
[04/22 21:36:59     65s] 	0          	routeDesign.DRC.metal4
[04/22 21:36:59     65s] 	0          	routeDesign.DRC.metal5
[04/22 21:36:59     65s] 	0          	routeDesign.DRC.metal6
[04/22 21:36:59     65s] 	0          	routeDesign.DRC.metal7
[04/22 21:36:59     65s] 	0          	routeDesign.DRC.metal8
[04/22 21:36:59     65s] 	0          	routeDesign.DRC.metal9
[04/22 21:36:59     65s] 	0          	routeDesign.DRC.metal10
[04/22 21:36:59     65s] 	0:00:19.8  	routeDesign.cputime
[04/22 21:36:59     65s] 	0:00:18.9  	routeDesign.realtime
[04/22 21:36:59     65s] 	862.3M     	routeDesign.mem
[04/22 21:36:59     65s] 	316.6M     	routeDesign.meminc
[04/22 21:36:59     65s] 	700.1M     	routeDesign.peakmem
[04/22 21:36:59     65s] 	0:0:5      	cputime
[04/22 21:36:59     65s] 	0:0:6      	realtime
[04/22 21:36:59     65s] 	779.9M     	mem
[04/22 21:37:06     65s] <CMD> man timeDesign
[04/22 21:38:01     65s] <CMD> timeDesign -signoff -outDir timingReports/
[04/22 21:38:01     65s] *** Time Design ... ***
[04/22 21:38:01     65s] Switching SI Aware to true by default in postroute mode   
[04/22 21:38:01     65s] The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
[04/22 21:38:01     65s] Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
[04/22 21:38:01     65s] Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
[04/22 21:38:01     65s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/22 21:38:01     65s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/22 21:38:01     65s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/22 21:38:01     65s] Type 'man IMPEXT-3493' for more detail.
[04/22 21:38:01     65s] Extraction called for design 'PresentEnc' of instances=714 and nets=1358 using extraction engine 'postRoute' at effort level 'signoff' .
[04/22 21:38:01     65s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/22 21:38:01     65s] Type 'man IMPEXT-3530' for more detail.
[04/22 21:38:01     65s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Total CPU time: 0.12 sec
[04/22 21:38:01     65s] Total Real time: 0.0 sec
[04/22 21:38:01     65s] Total Memory Usage: 986.980469 Mbytes
[04/22 21:38:01     65s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/22 21:39:01     65s] <CMD> setExtractRCMode -effortLevel low
[04/22 21:39:01     65s] **WARN: (IMPEXT-1081):	setExtractRCMode -effortLevel low is ignored for preRoute extraction. This setting is only applicable for postRoute extraction.
[04/22 21:39:01     65s] Type 'man IMPEXT-1081' for more detail.
[04/22 21:39:10     65s] <CMD> timeDesign -signoff -outDir timingReports/
[04/22 21:39:10     65s] *** Time Design ... ***
[04/22 21:39:10     65s] The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
[04/22 21:39:10     65s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/22 21:39:10     65s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/22 21:39:10     65s] Extraction called for design 'PresentEnc' of instances=714 and nets=1358 using extraction engine 'postRoute' at effort level 'signoff' .
[04/22 21:39:10     65s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/22 21:39:10     65s] Type 'man IMPEXT-3530' for more detail.
[04/22 21:39:10     65s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Total CPU time: 0.08 sec
[04/22 21:39:10     65s] Total Real time: 0.0 sec
[04/22 21:39:10     65s] Total Memory Usage: 986.980469 Mbytes
[04/22 21:39:10     65s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[04/22 21:39:26     65s] <CMD> man timeDesign
[04/22 21:40:32     65s] <CMD> timeDesign -postRoute
[04/22 21:40:32     65s] *** Time Design ... ***
[04/22 21:40:32     65s] **ERROR: (IMPOPT-7082):	timeDesign -postRoute can not be called with 'setDelayCalMode -siMode signoff' setting. 'setDelayCalMode -reset -siMode' can be used to turn it off.
[04/22 21:40:45     65s] <CMD> setDelayCalMode -reset -siMode
[04/22 21:40:46     65s] <CMD> timeDesign -postRoute
[04/22 21:40:46     65s] *** Time Design ... ***
[04/22 21:40:46     65s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/22 21:40:46     65s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/22 21:40:46     65s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[04/22 21:40:46     65s] Extraction called for design 'PresentEnc' of instances=714 and nets=1358 using extraction engine 'postRoute' at effort level 'low' .
[04/22 21:40:46     65s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/22 21:40:46     65s] Type 'man IMPEXT-3530' for more detail.
[04/22 21:40:46     65s] PostRoute (effortLevel low) RC Extraction called for design PresentEnc.
[04/22 21:40:46     65s] RC Extraction called in multi-corner(1) mode.
[04/22 21:40:46     65s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/22 21:40:46     65s] Type 'man IMPEXT-6197' for more detail.
[04/22 21:40:46     65s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/22 21:40:46     65s] * Layer Id             : 1 - M1
[04/22 21:40:46     65s]       Thickness        : 0.6
[04/22 21:40:46     65s]       Min Width        : 0.065
[04/22 21:40:46     65s]       Layer Dielectric : 4.1
[04/22 21:40:46     65s] * Layer Id             : 2 - M2
[04/22 21:40:46     65s]       Thickness        : 0.6
[04/22 21:40:46     65s]       Min Width        : 0.07
[04/22 21:40:46     65s]       Layer Dielectric : 4.1
[04/22 21:40:46     65s] * Layer Id             : 3 - M3
[04/22 21:40:46     65s]       Thickness        : 0.6
[04/22 21:40:46     65s]       Min Width        : 0.07
[04/22 21:40:46     65s]       Layer Dielectric : 4.1
[04/22 21:40:46     65s] * Layer Id             : 4 - M4
[04/22 21:40:46     65s]       Thickness        : 0.6
[04/22 21:40:46     65s]       Min Width        : 0.14
[04/22 21:40:46     65s]       Layer Dielectric : 4.1
[04/22 21:40:46     65s] * Layer Id             : 5 - M5
[04/22 21:40:46     65s]       Thickness        : 0.6
[04/22 21:40:46     65s]       Min Width        : 0.14
[04/22 21:40:46     65s]       Layer Dielectric : 4.1
[04/22 21:40:46     65s] * Layer Id             : 6 - M6
[04/22 21:40:46     65s]       Thickness        : 0.6
[04/22 21:40:46     65s]       Min Width        : 0.14
[04/22 21:40:46     65s]       Layer Dielectric : 4.1
[04/22 21:40:46     65s] * Layer Id             : 7 - M7
[04/22 21:40:46     65s]       Thickness        : 0.6
[04/22 21:40:46     65s]       Min Width        : 0.4
[04/22 21:40:46     65s]       Layer Dielectric : 4.1
[04/22 21:40:46     65s] * Layer Id             : 8 - M8
[04/22 21:40:46     65s]       Thickness        : 0.6
[04/22 21:40:46     65s]       Min Width        : 0.4
[04/22 21:40:46     65s]       Layer Dielectric : 4.1
[04/22 21:40:46     65s] * Layer Id             : 9 - M9
[04/22 21:40:46     65s]       Thickness        : 0.6
[04/22 21:40:46     65s]       Min Width        : 0.8
[04/22 21:40:46     65s]       Layer Dielectric : 4.1
[04/22 21:40:46     65s] * Layer Id             : 10 - M10
[04/22 21:40:46     65s]       Thickness        : 1
[04/22 21:40:46     65s]       Min Width        : 0.8
[04/22 21:40:46     65s]       Layer Dielectric : 4.1
[04/22 21:40:46     65s] extractDetailRC Option : -outfile /tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb.d  -basic
[04/22 21:40:46     65s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/22 21:40:46     65s]       RC Corner Indexes            0   
[04/22 21:40:46     65s] Capacitance Scaling Factor   : 1.00000 
[04/22 21:40:46     65s] Coupling Cap. Scaling Factor : 1.00000 
[04/22 21:40:46     65s] Resistance Scaling Factor    : 1.00000 
[04/22 21:40:46     65s] Clock Cap. Scaling Factor    : 1.00000 
[04/22 21:40:46     65s] Clock Res. Scaling Factor    : 1.00000 
[04/22 21:40:46     65s] Shrink Factor                : 1.00000
[04/22 21:40:46     65s] Initializing multi-corner resistance tables ...
[04/22 21:40:46     65s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 958.4M)
[04/22 21:40:46     66s] Creating parasitic data file '/tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb.d' for storing RC.
[04/22 21:40:46     66s] Extracted 10.0203% (CPU Time= 0:00:00.0  MEM= 1022.4M)
[04/22 21:40:46     66s] Extracted 20.0237% (CPU Time= 0:00:00.0  MEM= 1022.4M)
[04/22 21:40:46     66s] Extracted 30.0271% (CPU Time= 0:00:00.0  MEM= 1022.4M)
[04/22 21:40:46     66s] Extracted 40.0305% (CPU Time= 0:00:00.0  MEM= 1022.4M)
[04/22 21:40:46     66s] Extracted 50.0339% (CPU Time= 0:00:00.0  MEM= 1022.4M)
[04/22 21:40:46     66s] Extracted 60.0203% (CPU Time= 0:00:00.0  MEM= 1022.4M)
[04/22 21:40:46     66s] Extracted 70.0237% (CPU Time= 0:00:00.0  MEM= 1022.4M)
[04/22 21:40:46     66s] Extracted 80.0271% (CPU Time= 0:00:00.0  MEM= 1022.4M)
[04/22 21:40:46     66s] Extracted 90.0305% (CPU Time= 0:00:00.0  MEM= 1022.4M)
[04/22 21:40:46     66s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1022.4M)
[04/22 21:40:46     66s] Number of Extracted Resistors     : 11642
[04/22 21:40:46     66s] Number of Extracted Ground Cap.   : 12115
[04/22 21:40:46     66s] Number of Extracted Coupling Cap. : 0
[04/22 21:40:46     66s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=982.375M)
[04/22 21:40:46     66s] Opening parasitic data file '/tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb.d' for reading.
[04/22 21:40:46     66s] processing rcdb (/tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb.d) for hinst (top) of cell (PresentEnc);
[04/22 21:40:46     66s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=982.375M)
[04/22 21:40:46     66s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 982.375M)
[04/22 21:40:46     66s] Effort level <high> specified for reg2reg path_group
[04/22 21:40:47     66s] AAE DB initialization (MEM=990.75 CPU=0:00:00.1 REAL=0:00:01.0) 
[04/22 21:40:47     66s] siFlow : Timing analysis mode is single, using late cdB files
[04/22 21:40:47     66s] siFlow : Timing analysis mode is single, using late cdB files
[04/22 21:40:47     66s] Start AAE Lib Loading. (MEM=990.75)
[04/22 21:40:47     66s] End AAE Lib Loading. (MEM=1181.49 CPU=0:00:00.0 Real=0:00:00.0)
[04/22 21:40:47     66s] End AAE Lib Interpolated Model. (MEM=1181.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:40:47     66s] Begin: glitch net info
[04/22 21:40:47     66s] glitch slack range: number of glitch nets
[04/22 21:40:47     66s] glitch slack < -0.32 : 0
[04/22 21:40:47     66s] -0.32 < glitch slack < -0.28 : 0
[04/22 21:40:47     66s] -0.28 < glitch slack < -0.24 : 0
[04/22 21:40:47     66s] -0.24 < glitch slack < -0.2 : 0
[04/22 21:40:47     66s] -0.2 < glitch slack < -0.16 : 0
[04/22 21:40:47     66s] -0.16 < glitch slack < -0.12 : 0
[04/22 21:40:47     66s] -0.12 < glitch slack < -0.08 : 0
[04/22 21:40:47     66s] -0.08 < glitch slack < -0.04 : 0
[04/22 21:40:47     66s] -0.04 < glitch slack : 0
[04/22 21:40:47     66s] End: glitch net info
[04/22 21:40:47     66s] **ERROR: (IMPOPT-165):	Non-positive placeable area.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/22 21:40:47     66s] Type 'man IMPEXT-3493' for more detail.
[04/22 21:40:47     66s] Extraction called for design 'PresentEnc' of instances=714 and nets=1358 using extraction engine 'postRoute' at effort level 'low' .
[04/22 21:40:47     66s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/22 21:40:47     66s] Type 'man IMPEXT-3530' for more detail.
[04/22 21:40:47     66s] PostRoute (effortLevel low) RC Extraction called for design PresentEnc.
[04/22 21:40:47     66s] RC Extraction called in multi-corner(1) mode.
[04/22 21:40:47     66s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/22 21:40:47     66s] Type 'man IMPEXT-6197' for more detail.
[04/22 21:40:47     66s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/22 21:40:47     66s] * Layer Id             : 1 - M1
[04/22 21:40:47     66s]       Thickness        : 0.6
[04/22 21:40:47     66s]       Min Width        : 0.065
[04/22 21:40:47     66s]       Layer Dielectric : 4.1
[04/22 21:40:47     66s] * Layer Id             : 2 - M2
[04/22 21:40:47     66s]       Thickness        : 0.6
[04/22 21:40:47     66s]       Min Width        : 0.07
[04/22 21:40:47     66s]       Layer Dielectric : 4.1
[04/22 21:40:47     66s] * Layer Id             : 3 - M3
[04/22 21:40:47     66s]       Thickness        : 0.6
[04/22 21:40:47     66s]       Min Width        : 0.07
[04/22 21:40:47     66s]       Layer Dielectric : 4.1
[04/22 21:40:47     66s] * Layer Id             : 4 - M4
[04/22 21:40:47     66s]       Thickness        : 0.6
[04/22 21:40:47     66s]       Min Width        : 0.14
[04/22 21:40:47     66s]       Layer Dielectric : 4.1
[04/22 21:40:47     66s] * Layer Id             : 5 - M5
[04/22 21:40:47     66s]       Thickness        : 0.6
[04/22 21:40:47     66s]       Min Width        : 0.14
[04/22 21:40:47     66s]       Layer Dielectric : 4.1
[04/22 21:40:47     66s] * Layer Id             : 6 - M6
[04/22 21:40:47     66s]       Thickness        : 0.6
[04/22 21:40:47     66s]       Min Width        : 0.14
[04/22 21:40:47     66s]       Layer Dielectric : 4.1
[04/22 21:40:47     66s] * Layer Id             : 7 - M7
[04/22 21:40:47     66s]       Thickness        : 0.6
[04/22 21:40:47     66s]       Min Width        : 0.4
[04/22 21:40:47     66s]       Layer Dielectric : 4.1
[04/22 21:40:47     66s] * Layer Id             : 8 - M8
[04/22 21:40:47     66s]       Thickness        : 0.6
[04/22 21:40:47     66s]       Min Width        : 0.4
[04/22 21:40:47     66s]       Layer Dielectric : 4.1
[04/22 21:40:47     66s] * Layer Id             : 9 - M9
[04/22 21:40:47     66s]       Thickness        : 0.6
[04/22 21:40:47     66s]       Min Width        : 0.8
[04/22 21:40:47     66s]       Layer Dielectric : 4.1
[04/22 21:40:47     66s] * Layer Id             : 10 - M10
[04/22 21:40:47     66s]       Thickness        : 1
[04/22 21:40:47     66s]       Min Width        : 0.8
[04/22 21:40:47     66s]       Layer Dielectric : 4.1
[04/22 21:40:47     66s] extractDetailRC Option : -outfile /tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb.d -maxResLength 200  -basic
[04/22 21:40:47     66s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/22 21:40:47     66s]       RC Corner Indexes            0   
[04/22 21:40:47     66s] Capacitance Scaling Factor   : 1.00000 
[04/22 21:40:47     66s] Coupling Cap. Scaling Factor : 1.00000 
[04/22 21:40:47     66s] Resistance Scaling Factor    : 1.00000 
[04/22 21:40:47     66s] Clock Cap. Scaling Factor    : 1.00000 
[04/22 21:40:47     66s] Clock Res. Scaling Factor    : 1.00000 
[04/22 21:40:47     66s] Shrink Factor                : 1.00000
[04/22 21:40:47     66s] Initializing multi-corner resistance tables ...
[04/22 21:40:47     66s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1238.7M)
[04/22 21:40:47     66s] Creating parasitic data file '/tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb.d' for storing RC.
[04/22 21:40:47     66s] Extracted 10.0203% (CPU Time= 0:00:00.0  MEM= 1262.8M)
[04/22 21:40:47     66s] Extracted 20.0237% (CPU Time= 0:00:00.0  MEM= 1262.8M)
[04/22 21:40:47     66s] Extracted 30.0271% (CPU Time= 0:00:00.0  MEM= 1262.8M)
[04/22 21:40:47     66s] Extracted 40.0305% (CPU Time= 0:00:00.0  MEM= 1262.8M)
[04/22 21:40:47     66s] Extracted 50.0339% (CPU Time= 0:00:00.0  MEM= 1262.8M)
[04/22 21:40:47     66s] Extracted 60.0203% (CPU Time= 0:00:00.1  MEM= 1262.8M)
[04/22 21:40:47     66s] Extracted 70.0237% (CPU Time= 0:00:00.1  MEM= 1262.8M)
[04/22 21:40:47     66s] Extracted 80.0271% (CPU Time= 0:00:00.1  MEM= 1262.8M)
[04/22 21:40:47     66s] Extracted 90.0305% (CPU Time= 0:00:00.1  MEM= 1262.8M)
[04/22 21:40:47     66s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1262.8M)
[04/22 21:40:47     66s] Number of Extracted Resistors     : 11642
[04/22 21:40:47     66s] Number of Extracted Ground Cap.   : 12108
[04/22 21:40:47     66s] Number of Extracted Coupling Cap. : 24512
[04/22 21:40:47     66s] Opening parasitic data file '/tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb.d' for reading.
[04/22 21:40:47     66s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/22 21:40:47     66s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1238.7M)
[04/22 21:40:47     66s] Creating parasitic data file '/tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb_Filter.rcdb.d' for storing RC.
[04/22 21:40:47     66s] Closing parasitic data file '/tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb.d'. 1145 times net's RC data read were performed.
[04/22 21:40:47     66s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1238.734M)
[04/22 21:40:47     66s] Opening parasitic data file '/tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb.d' for reading.
[04/22 21:40:47     66s] processing rcdb (/tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb.d) for hinst (top) of cell (PresentEnc);
[04/22 21:40:47     66s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1238.734M)
[04/22 21:40:47     66s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1238.734M)
[04/22 21:40:47     66s] Starting SI iteration 1 using Infinite Timing Windows
[04/22 21:40:47     66s] #################################################################################
[04/22 21:40:47     66s] # Design Stage: PreRoute
[04/22 21:40:47     66s] # Design Name: PresentEnc
[04/22 21:40:47     66s] # Design Mode: 90nm
[04/22 21:40:47     66s] # Analysis Mode: MMMC Non-OCV 
[04/22 21:40:47     66s] # Parasitics Mode: SPEF/RCDB
[04/22 21:40:47     66s] # Signoff Settings: SI On 
[04/22 21:40:47     66s] #################################################################################
[04/22 21:40:47     66s] AAE_INFO: 1 threads acquired from CTE.
[04/22 21:40:47     66s] Setting infinite Tws ...
[04/22 21:40:47     66s] First Iteration Infinite Tw... 
[04/22 21:40:47     66s] Calculate delays in Single mode...
[04/22 21:40:47     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 1236.7M, InitMEM = 1236.7M)
[04/22 21:40:47     66s] Start delay calculation (fullDC) (1 T). (MEM=1236.73)
[04/22 21:40:47     66s] Initializing multi-corner resistance tables ...
[04/22 21:40:47     66s] End AAE Lib Interpolated Model. (MEM=1252.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:40:47     66s] Opening parasitic data file '/tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb.d' for reading.
[04/22 21:40:47     66s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1252.9M)
[04/22 21:40:47     66s] AAE_INFO: 1 threads acquired from CTE.
[04/22 21:40:49     68s] Total number of fetched objects 1145
[04/22 21:40:49     68s] AAE_INFO-618: Total number of nets in the design is 1358,  79.6 percent of the nets selected for SI analysis
[04/22 21:40:49     68s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:40:49     68s] End delay calculation. (MEM=1273.93 CPU=0:00:02.2 REAL=0:00:02.0)
[04/22 21:40:49     68s] End delay calculation (fullDC). (MEM=1176.56 CPU=0:00:02.4 REAL=0:00:02.0)
[04/22 21:40:49     68s] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1176.6M) ***
[04/22 21:40:49     69s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1176.6M)
[04/22 21:40:49     69s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/22 21:40:49     69s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1176.6M)
[04/22 21:40:49     69s] Starting SI iteration 2
[04/22 21:40:49     69s] AAE_INFO: 1 threads acquired from CTE.
[04/22 21:40:49     69s] Calculate delays in Single mode...
[04/22 21:40:49     69s] Start delay calculation (fullDC) (1 T). (MEM=1176.56)
[04/22 21:40:49     69s] End AAE Lib Interpolated Model. (MEM=1176.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:40:54     73s] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[04/22 21:40:55     74s] Total number of fetched objects 1145
[04/22 21:40:55     74s] AAE_INFO-618: Total number of nets in the design is 1358,  28.5 percent of the nets selected for SI analysis
[04/22 21:40:55     74s] End delay calculation. (MEM=1163.64 CPU=0:00:05.6 REAL=0:00:06.0)
[04/22 21:40:55     74s] End delay calculation (fullDC). (MEM=1163.64 CPU=0:00:05.6 REAL=0:00:06.0)
[04/22 21:40:55     74s] *** CDM Built up (cpu=0:00:05.6  real=0:00:06.0  mem= 1163.6M) ***
[04/22 21:40:55     74s] *** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:01:15 mem=1163.6M)
[04/22 21:40:55     74s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 present_enc_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.146  |  0.146  |  0.654  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   14    |    7    |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[04/22 21:40:55     74s] Total CPU time: 8.82 sec
[04/22 21:40:55     74s] Total Real time: 9.0 sec
[04/22 21:40:55     74s] Total Memory Usage: 1070.238281 Mbytes
[04/22 21:41:59     74s] <CMD> routeDesign -globalDetail
[04/22 21:41:59     74s] #% Begin routeDesign (date=04/22 21:41:59, mem=739.9M)
[04/22 21:41:59     74s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 739.89 (MB), peak = 776.40 (MB)
[04/22 21:41:59     74s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/22 21:41:59     74s] #default_rc_corner has no qx tech file defined
[04/22 21:41:59     74s] #No active RC corner or QRC tech file is missing.
[04/22 21:41:59     74s] #**INFO: setDesignMode -flowEffort standard
[04/22 21:41:59     74s] #**INFO: mulit-cut via swapping is disabled by user.
[04/22 21:41:59     74s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/22 21:41:59     74s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[04/22 21:41:59     74s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[04/22 21:41:59     74s] Core basic site is CoreSite
[04/22 21:41:59     74s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/22 21:41:59     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/22 21:41:59     74s] Mark StBox On SiteArr starts
[04/22 21:41:59     74s] Mark StBox On SiteArr ends
[04/22 21:41:59     74s] Begin checking placement ... (start mem=1070.2M, init mem=1070.2M)
[04/22 21:41:59     74s] Overlapping with other instance:	714
[04/22 21:41:59     74s] Orientation Violation:	359
[04/22 21:41:59     74s] *info: Placed = 714            (Fixed = 4)
[04/22 21:41:59     74s] *info: Unplaced = 0           
[04/22 21:41:59     74s] Placement Density:6581.67%(1853/28)
[04/22 21:41:59     74s] Placement Density (including fixed std cells):6581.67%(1853/28)
[04/22 21:41:59     74s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1070.2M)
[04/22 21:41:59     74s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[04/22 21:41:59     74s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[04/22 21:41:59     74s] #**INFO: auto set of routeWithTimingDriven to true
[04/22 21:41:59     74s] #**INFO: auto set of routeWithSiDriven to true
[04/22 21:41:59     74s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/22 21:41:59     74s] 
[04/22 21:41:59     74s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/22 21:41:59     74s] *** Changed status on (0) nets in Clock.
[04/22 21:41:59     74s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1070.2M) ***
[04/22 21:41:59     74s] % Begin globalDetailRoute (date=04/22 21:41:59, mem=739.9M)
[04/22 21:41:59     74s] 
[04/22 21:41:59     74s] globalDetailRoute
[04/22 21:41:59     74s] 
[04/22 21:41:59     74s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[04/22 21:41:59     74s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[04/22 21:41:59     74s] #setNanoRouteMode -routeWithSiDriven true
[04/22 21:41:59     74s] #setNanoRouteMode -routeWithTimingDriven true
[04/22 21:41:59     74s] #Start globalDetailRoute on Wed Apr 22 21:41:59 2020
[04/22 21:41:59     74s] #
[04/22 21:41:59     74s] Closing parasitic data file '/tmp/innovus_temp_181552_ece-linlabsrv01.ece.gatech.edu_mwhite93_DRoIJW/PresentEnc_181552_hBT8qU.rcdb.d'. 1145 times net's RC data read were performed.
[04/22 21:41:59     74s] #Generating timing data, please wait...
[04/22 21:41:59     74s] #1145 total nets, 0 already routed, 0 will ignore in trialRoute
[04/22 21:41:59     74s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/22 21:41:59     74s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/22 21:41:59     74s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/22 21:41:59     74s] #Dump tif for version 2.1
[04/22 21:41:59     75s] End AAE Lib Interpolated Model. (MEM=1086.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[45]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[44]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[42]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[40]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[39]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[38]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[37]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[36]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[35]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[34]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[33]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[32]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ciphertext[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[04/22 21:41:59     75s] Glitch Analysis: View present_enc_av -- Total Number of Nets Skipped = 0. 
[04/22 21:41:59     75s] Glitch Analysis: View present_enc_av -- Total Number of Nets Analyzed = 4. 
[04/22 21:41:59     75s] Total number of fetched objects 1145
[04/22 21:41:59     75s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/22 21:41:59     75s] End delay calculation. (MEM=1177.09 CPU=0:00:00.1 REAL=0:00:00.0)
[04/22 21:41:59     75s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/22 21:41:59     75s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.56 (MB), peak = 776.40 (MB)
[04/22 21:41:59     75s] #Done generating timing data.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[63] of net plaintext[63] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[62] of net plaintext[62] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[61] of net plaintext[61] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[60] of net plaintext[60] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[59] of net plaintext[59] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[58] of net plaintext[58] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[57] of net plaintext[57] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[56] of net plaintext[56] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[55] of net plaintext[55] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[54] of net plaintext[54] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[53] of net plaintext[53] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[52] of net plaintext[52] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[51] of net plaintext[51] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[50] of net plaintext[50] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[49] of net plaintext[49] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[48] of net plaintext[48] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[47] of net plaintext[47] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[46] of net plaintext[46] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[45] of net plaintext[45] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/plaintext[44] of net plaintext[44] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/22 21:41:59     75s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[04/22 21:41:59     75s] #To increase the message display limit, refer to the product command reference manual.
[04/22 21:41:59     75s] ### Net info: total nets: 1358
[04/22 21:41:59     75s] ### Net info: dirty nets: 0
[04/22 21:41:59     75s] ### Net info: marked as disconnected nets: 0
[04/22 21:41:59     75s] ### Net info: fully routed nets: 0
[04/22 21:41:59     75s] ### Net info: trivial (single pin) nets: 0
[04/22 21:41:59     75s] ### Net info: unrouted nets: 1358
[04/22 21:41:59     75s] ### Net info: re-extraction nets: 0
[04/22 21:41:59     75s] ### Net info: ignored nets: 0
[04/22 21:41:59     75s] ### Net info: skip routing nets: 0
[04/22 21:41:59     75s] ### import route signature (60) = 1347368242
[04/22 21:41:59     75s] ### import violation signature (59) = 1905142130
[04/22 21:41:59     75s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[04/22 21:41:59     75s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[04/22 21:41:59     75s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[04/22 21:41:59     75s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[04/22 21:41:59     75s] #Start reading timing information from file .timing_file_181552.tif.gz ...
[04/22 21:41:59     75s] #Read in timing information for 212 ports, 714 instances from timing file .timing_file_181552.tif.gz.
[04/22 21:41:59     75s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[04/22 21:41:59     75s] #RTESIG:78da85ce3d0b83301804e0cefd152fd121856a737e24b816bab645daaea21035200a49fc
[04/22 21:41:59     75s] #       ff957615bdf51e8e0bc2cfad24061523899c28f20a742fa100914428905ea0aaa57a5fd9
[04/22 21:41:59     75s] #       31081fcf570a4982b819bdeeb43dd3ecb425a7bd376377fa13a9406d3d384dbc99a661d5
[04/22 21:41:59     75s] #       40a4621f2191c47ad3f58cb8f37669d65d8682bc9d37b732b51c8fc52fc4db61aafd3acc
[04/22 21:41:59     75s] #       91ed8ee5501be6f005c19e643d
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #RTESIG:78da85ce3d0b83301804e0cefd152fd121856a737e24b816bab645daaea21035200a49fc
[04/22 21:41:59     75s] #       ff957615bdf51e8e0bc2cfad24061523899c28f20a742fa100914428905ea0aaa57a5fd9
[04/22 21:41:59     75s] #       31081fcf570a4982b819bdeeb43dd3ecb425a7bd376377fa13a9406d3d384dbc99a661d5
[04/22 21:41:59     75s] #       40a4621f2191c47ad3f58cb8f37669d65d8682bc9d37b732b51c8fc52fc4db61aafd3acc
[04/22 21:41:59     75s] #       91ed8ee5501be6f005c19e643d
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #Start routing data preparation on Wed Apr 22 21:41:59 2020
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0650.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0650.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[04/22 21:41:59     75s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[04/22 21:41:59     75s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[04/22 21:41:59     75s] #Minimum voltage of a net in the design = 0.000.
[04/22 21:41:59     75s] #Maximum voltage of a net in the design = 1.100.
[04/22 21:41:59     75s] #Voltage range [0.000 - 1.100] has 1358 nets.
[04/22 21:41:59     75s] # metal1       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1300
[04/22 21:41:59     75s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1450
[04/22 21:41:59     75s] # metal3       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[04/22 21:41:59     75s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[04/22 21:41:59     75s] # metal5       H   Track-Pitch = 0.2850    Line-2-Via Pitch = 0.2800
[04/22 21:41:59     75s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[04/22 21:41:59     75s] # metal7       H   Track-Pitch = 0.9500    Line-2-Via Pitch = 0.8000
[04/22 21:41:59     75s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[04/22 21:41:59     75s] # metal9       H   Track-Pitch = 1.7100    Line-2-Via Pitch = 1.6000
[04/22 21:41:59     75s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances s_x_9/U34 s_x_9/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances s_x_5/U26 s_x_5/U29. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances SM/U27 count/cnt_reg[2]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances s_x_8/U31 s_x_8/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances U249 s_x_14/U21. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances SM/U31 count/cnt_reg[3]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances s_x_14/U14 s_x_14/U37. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances mixer/s1/U12 mixer/s1/U34. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances SM/U14 SM/U12. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances SM/U13 SM/U4. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances U278 s_x_0/U31. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances s_x_10/U11 s_x_10/U36. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances s_x_8/U24 s_x_8/U23. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances s_x_14/U22 s_x_14/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances s_x_13/U31 s_x_8/U3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances s_x_0/U27 s_x_0/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances s_x_10/U40 s_x_10/U37. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances s_x_3/U29 s_x_3/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances mixer/s1/U22 mixer/s1/U42. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (NRDB-2111) Found overlapping instances s_x_6/U35 s_x_10/U41. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/22 21:41:59     75s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/22 21:41:59     75s] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[04/22 21:41:59     75s] #To increase the message display limit, refer to the product command reference manual.
[04/22 21:41:59     75s] #WARNING (NRDB-2110) Found 38 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[04/22 21:41:59     75s] #Regenerating Ggrids automatically.
[04/22 21:41:59     75s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1900.
[04/22 21:41:59     75s] #Using automatically generated G-grids.
[04/22 21:41:59     75s] #Done routing data preparation.
[04/22 21:41:59     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.33 (MB), peak = 776.40 (MB)
[04/22 21:41:59     75s] #Merging special wires...
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #Finished routing data preparation on Wed Apr 22 21:41:59 2020
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #Cpu time = 00:00:00
[04/22 21:41:59     75s] #Elapsed time = 00:00:00
[04/22 21:41:59     75s] #Increased memory = 4.67 (MB)
[04/22 21:41:59     75s] #Total memory = 727.33 (MB)
[04/22 21:41:59     75s] #Peak memory = 776.40 (MB)
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #Start global routing on Wed Apr 22 21:41:59 2020
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #Number of eco nets is 0
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #Start global routing data preparation on Wed Apr 22 21:41:59 2020
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #Start routing resource analysis on Wed Apr 22 21:41:59 2020
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #Routing resource analysis is done on Wed Apr 22 21:41:59 2020
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #  Resource Analysis:
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/22 21:41:59     75s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/22 21:41:59     75s] #  --------------------------------------------------------------
[04/22 21:41:59     75s] #  metal1         H           0         390         676   100.00%
[04/22 21:41:59     75s] #  metal2         V           1         397         676    96.15%
[04/22 21:41:59     75s] #  metal3         H           0         390         676   100.00%
[04/22 21:41:59     75s] #  metal4         V           0         264         676   100.00%
[04/22 21:41:59     75s] #  metal5         H           0         259         676   100.00%
[04/22 21:41:59     75s] #  metal6         V           0         264         676   100.00%
[04/22 21:41:59     75s] #  metal7         H           0          77         676   100.00%
[04/22 21:41:59     75s] #  metal8         V           0          89         676   100.00%
[04/22 21:41:59     75s] #  metal9         H           0          43         676   100.00%
[04/22 21:41:59     75s] #  metal10        V           0          44         676   100.00%
[04/22 21:41:59     75s] #  --------------------------------------------------------------
[04/22 21:41:59     75s] #  Total                      1      99.97%        6760    99.62%
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #Global routing data preparation is done on Wed Apr 22 21:41:59 2020
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.57 (MB), peak = 776.40 (MB)
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.57 (MB), peak = 776.40 (MB)
[04/22 21:41:59     75s] #
[04/22 21:41:59     75s] #start global routing iteration 1...
[04/22 21:42:00     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 731.00 (MB), peak = 776.40 (MB)
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #start global routing iteration 2...
[04/22 21:42:00     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 731.37 (MB), peak = 776.40 (MB)
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #Total number of trivial nets (e.g. < 2 pins) = 357 (skipped).
[04/22 21:42:00     75s] #Total number of routable nets = 1001.
[04/22 21:42:00     75s] #Total number of nets in the design = 1358.
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #843 routable nets have only global wires.
[04/22 21:42:00     75s] #158 routable nets have only detail routed wires.
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #Routed nets constraints summary:
[04/22 21:42:00     75s] #-----------------------------
[04/22 21:42:00     75s] #        Rules   Unconstrained  
[04/22 21:42:00     75s] #-----------------------------
[04/22 21:42:00     75s] #      Default             843  
[04/22 21:42:00     75s] #-----------------------------
[04/22 21:42:00     75s] #        Total             843  
[04/22 21:42:00     75s] #-----------------------------
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #Routing constraints summary of the whole design:
[04/22 21:42:00     75s] #-----------------------------
[04/22 21:42:00     75s] #        Rules   Unconstrained  
[04/22 21:42:00     75s] #-----------------------------
[04/22 21:42:00     75s] #      Default            1001  
[04/22 21:42:00     75s] #-----------------------------
[04/22 21:42:00     75s] #        Total            1001  
[04/22 21:42:00     75s] #-----------------------------
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #                 OverCon       OverCon       OverCon       OverCon          
[04/22 21:42:00     75s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[04/22 21:42:00     75s] #     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
[04/22 21:42:00     75s] #  --------------------------------------------------------------------------
[04/22 21:42:00     75s] #  metal2        3(11.5%)      7(26.9%)      5(19.2%)      5(19.2%)   (76.9%)
[04/22 21:42:00     75s] #  --------------------------------------------------------------------------
[04/22 21:42:00     75s] #     Total      3(11.5%)      7(26.9%)      5(19.2%)      5(19.2%)   (76.9%)
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
[04/22 21:42:00     75s] #  Overflow after GR: 0.00% H + 76.92% V
[04/22 21:42:00     75s] #WARNING (NRGR-164) This design is over congested and will have routability problem. Correct the placement to fix congestion problem.
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] [hotspot] +------------+---------------+---------------+
[04/22 21:42:00     75s] [hotspot] |            |   max hotspot | total hotspot |
[04/22 21:42:00     75s] [hotspot] +------------+---------------+---------------+
[04/22 21:42:00     75s] [hotspot] | normalized |          0.00 |          0.00 |
[04/22 21:42:00     75s] [hotspot] +------------+---------------+---------------+
[04/22 21:42:00     75s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/22 21:42:00     75s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/22 21:42:00     75s] #Complete Global Routing.
[04/22 21:42:00     75s] #Total wire length = 9911 um.
[04/22 21:42:00     75s] #Total half perimeter of net bounding box = 11108 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal1 = 1217 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal2 = 3992 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal3 = 3111 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal4 = 1310 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal5 = 229 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal6 = 49 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal7 = 0 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal8 = 3 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal9 = 0 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal10 = 0 um.
[04/22 21:42:00     75s] #Total number of vias = 4158
[04/22 21:42:00     75s] #Up-Via Summary (total 4158):
[04/22 21:42:00     75s] #           
[04/22 21:42:00     75s] #-----------------------
[04/22 21:42:00     75s] # metal1           2282
[04/22 21:42:00     75s] # metal2           1321
[04/22 21:42:00     75s] # metal3            334
[04/22 21:42:00     75s] # metal4            118
[04/22 21:42:00     75s] # metal5             52
[04/22 21:42:00     75s] # metal6             20
[04/22 21:42:00     75s] # metal7             18
[04/22 21:42:00     75s] # metal8              8
[04/22 21:42:00     75s] # metal9              5
[04/22 21:42:00     75s] #-----------------------
[04/22 21:42:00     75s] #                  4158 
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #Max overcon = 11 tracks.
[04/22 21:42:00     75s] #Total overcon = 76.92%.
[04/22 21:42:00     75s] #Worst layer Gcell overcon rate = 0.00%.
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #Global routing statistics:
[04/22 21:42:00     75s] #Cpu time = 00:00:00
[04/22 21:42:00     75s] #Elapsed time = 00:00:00
[04/22 21:42:00     75s] #Increased memory = 4.53 (MB)
[04/22 21:42:00     75s] #Total memory = 731.87 (MB)
[04/22 21:42:00     75s] #Peak memory = 776.40 (MB)
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #Finished global routing on Wed Apr 22 21:42:00 2020
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] ### route signature (64) =   57470858
[04/22 21:42:00     75s] ### violation signature (62) = 1905142130
[04/22 21:42:00     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 730.70 (MB), peak = 776.40 (MB)
[04/22 21:42:00     75s] #Start Track Assignment.
[04/22 21:42:00     75s] #Done with 911 horizontal wires in 1 hboxes and 1128 vertical wires in 1 hboxes.
[04/22 21:42:00     75s] #Done with 139 horizontal wires in 1 hboxes and 192 vertical wires in 1 hboxes.
[04/22 21:42:00     75s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #Track assignment summary:
[04/22 21:42:00     75s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/22 21:42:00     75s] #------------------------------------------------------------------------
[04/22 21:42:00     75s] # metal1      1233.48 	425.80%  	248.46% 	425.80%
[04/22 21:42:00     75s] # metal2      3982.65 	399.68%  	 62.75% 	399.66%
[04/22 21:42:00     75s] # metal3      3068.74 	400.01%  	 78.52% 	400.00%
[04/22 21:42:00     75s] # metal4      1339.38 	400.01%  	297.56% 	400.00%
[04/22 21:42:00     75s] # metal5       233.98 	400.00%  	265.63% 	400.00%
[04/22 21:42:00     75s] # metal6        46.90 	400.00%  	245.72% 	400.00%
[04/22 21:42:00     75s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 21:42:00     75s] # metal8         3.29 	400.00%  	  0.00% 	400.00%
[04/22 21:42:00     75s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 21:42:00     75s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[04/22 21:42:00     75s] #------------------------------------------------------------------------
[04/22 21:42:00     75s] # All        9908.41  	403.09% 	128.13% 	  0.00%
[04/22 21:42:00     75s] #Complete Track Assignment.
[04/22 21:42:00     75s] #Total wire length = 10579 um.
[04/22 21:42:00     75s] #Total half perimeter of net bounding box = 11108 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal1 = 1611 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal2 = 3976 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal3 = 3332 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal4 = 1349 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal5 = 255 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal6 = 50 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal7 = 1 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal8 = 5 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal9 = 1 um.
[04/22 21:42:00     75s] #Total wire length on LAYER metal10 = 0 um.
[04/22 21:42:00     75s] #Total number of vias = 4158
[04/22 21:42:00     75s] #Up-Via Summary (total 4158):
[04/22 21:42:00     75s] #           
[04/22 21:42:00     75s] #-----------------------
[04/22 21:42:00     75s] # metal1           2282
[04/22 21:42:00     75s] # metal2           1321
[04/22 21:42:00     75s] # metal3            334
[04/22 21:42:00     75s] # metal4            118
[04/22 21:42:00     75s] # metal5             52
[04/22 21:42:00     75s] # metal6             20
[04/22 21:42:00     75s] # metal7             18
[04/22 21:42:00     75s] # metal8              8
[04/22 21:42:00     75s] # metal9              5
[04/22 21:42:00     75s] #-----------------------
[04/22 21:42:00     75s] #                  4158 
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] ### route signature (68) = 1122309639
[04/22 21:42:00     75s] ### violation signature (66) = 1905142130
[04/22 21:42:00     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.02 (MB), peak = 776.40 (MB)
[04/22 21:42:00     75s] #
[04/22 21:42:00     75s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/22 21:42:00     75s] #Cpu time = 00:00:01
[04/22 21:42:00     75s] #Elapsed time = 00:00:01
[04/22 21:42:00     75s] #Increased memory = 9.40 (MB)
[04/22 21:42:00     75s] #Total memory = 732.06 (MB)
[04/22 21:42:00     75s] #Peak memory = 776.40 (MB)
[04/22 21:42:00     76s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[04/22 21:42:00     76s] #
[04/22 21:42:00     76s] #Start Detail Routing..
[04/22 21:42:00     76s] #start initial detail routing ...
[04/22 21:42:00     76s] ### For initial detail routing, marked 158 dont-route nets (design has 131 dirty nets)
[04/22 21:42:35    111s] #   number of violations = 13649
[04/22 21:42:35    111s] #
[04/22 21:42:35    111s] #    By Layer and Type :
[04/22 21:42:35    111s] #	          MetSpc    NSMet    Short     Loop   CutSpc   CShort   Totals
[04/22 21:42:35    111s] #	metal1         1        4     2524        0        3        3     2535
[04/22 21:42:35    111s] #	metal2         1        0     1784        1        1        4     1791
[04/22 21:42:35    111s] #	metal3         3        0     1510        0        0       10     1523
[04/22 21:42:35    111s] #	metal4        44        0     1292        0       74       14     1424
[04/22 21:42:35    111s] #	metal5         4        0     1259        0       49       19     1331
[04/22 21:42:35    111s] #	metal6         7        0     1202        0       41       48     1298
[04/22 21:42:35    111s] #	metal7         2        0     1110        0       96      127     1335
[04/22 21:42:35    111s] #	metal8         0        0     1082        0       13       97     1192
[04/22 21:42:35    111s] #	metal9         1        0      664        2       84       59      810
[04/22 21:42:35    111s] #	metal10        0        0      410        0        0        0      410
[04/22 21:42:35    111s] #	Totals        63        4    12837        3      361      381    13649
[04/22 21:42:35    111s] #cpu time = 00:00:36, elapsed time = 00:00:36, memory = 873.85 (MB), peak = 873.85 (MB)
[04/22 21:42:35    111s] #start 1st optimization iteration ...
[04/22 21:43:28    164s] #   number of violations = 20708
[04/22 21:43:28    164s] #
[04/22 21:43:28    164s] #    By Layer and Type :
[04/22 21:43:28    164s] #	          MetSpc    NSMet    Short     Loop   CutSpc   CShort   Totals
[04/22 21:43:28    164s] #	metal1         0        0     1650        0       25        4     1679
[04/22 21:43:28    164s] #	metal2         1        1     2239        6       47        6     2300
[04/22 21:43:28    164s] #	metal3        13        1     2361        3       43       34     2455
[04/22 21:43:28    164s] #	metal4        58        0     2094        1      287       91     2531
[04/22 21:43:28    164s] #	metal5        20        0     1868        7      165       54     2114
[04/22 21:43:28    164s] #	metal6        11        0     1750        1      142       96     2000
[04/22 21:43:28    164s] #	metal7         8        7     1544       15      734      383     2691
[04/22 21:43:28    164s] #	metal8         7        7     1463       18      335      225     2055
[04/22 21:43:28    164s] #	metal9        16        5     1162       12      426      274     1895
[04/22 21:43:28    164s] #	metal10        3        0      981        4        0        0      988
[04/22 21:43:28    164s] #	Totals       137       21    17112       67     2204     1167    20708
[04/22 21:43:28    164s] #cpu time = 00:00:53, elapsed time = 00:00:53, memory = 880.95 (MB), peak = 880.95 (MB)
[04/22 21:43:28    164s] #Complete Detail Routing.
[04/22 21:43:28    164s] #Total wire length = 10675 um.
[04/22 21:43:28    164s] #Total half perimeter of net bounding box = 11108 um.
[04/22 21:43:28    164s] #Total wire length on LAYER metal1 = 151 um.
[04/22 21:43:28    164s] #Total wire length on LAYER metal2 = 116 um.
[04/22 21:43:28    164s] #Total wire length on LAYER metal3 = 232 um.
[04/22 21:43:28    164s] #Total wire length on LAYER metal4 = 108 um.
[04/22 21:43:28    164s] #Total wire length on LAYER metal5 = 459 um.
[04/22 21:43:28    164s] #Total wire length on LAYER metal6 = 211 um.
[04/22 21:43:28    164s] #Total wire length on LAYER metal7 = 37 um.
[04/22 21:43:28    164s] #Total wire length on LAYER metal8 = 1400 um.
[04/22 21:43:28    164s] #Total wire length on LAYER metal9 = 2731 um.
[04/22 21:43:28    164s] #Total wire length on LAYER metal10 = 5231 um.
[04/22 21:43:28    164s] #Total number of vias = 17282
[04/22 21:43:28    164s] #Up-Via Summary (total 17282):
[04/22 21:43:28    164s] #           
[04/22 21:43:28    164s] #-----------------------
[04/22 21:43:28    164s] # metal1           2150
[04/22 21:43:28    164s] # metal2           2311
[04/22 21:43:28    164s] # metal3           2274
[04/22 21:43:28    164s] # metal4           2218
[04/22 21:43:28    164s] # metal5           1915
[04/22 21:43:28    164s] # metal6           1865
[04/22 21:43:28    164s] # metal7           1875
[04/22 21:43:28    164s] # metal8           1517
[04/22 21:43:28    164s] # metal9           1157
[04/22 21:43:28    164s] #-----------------------
[04/22 21:43:28    164s] #                 17282 
[04/22 21:43:28    164s] #
[04/22 21:43:28    164s] #Total number of DRC violations = 20708
[04/22 21:43:28    164s] #Total number of overlapping instance violations = 1
[04/22 21:43:28    164s] #Total number of violations on LAYER metal1 = 1679
[04/22 21:43:28    164s] #Total number of violations on LAYER metal2 = 2300
[04/22 21:43:28    164s] #Total number of violations on LAYER metal3 = 2455
[04/22 21:43:28    164s] #Total number of violations on LAYER metal4 = 2531
[04/22 21:43:28    164s] #Total number of violations on LAYER metal5 = 2114
[04/22 21:43:28    164s] #Total number of violations on LAYER metal6 = 2000
[04/22 21:43:28    164s] #Total number of violations on LAYER metal7 = 2691
[04/22 21:43:28    164s] #Total number of violations on LAYER metal8 = 2055
[04/22 21:43:28    164s] #Total number of violations on LAYER metal9 = 1895
[04/22 21:43:28    164s] #Total number of violations on LAYER metal10 = 988
[04/22 21:43:28    164s] ### route signature (75) =  233283322
[04/22 21:43:28    164s] ### violation signature (73) = 2104226732
[04/22 21:43:28    164s] #Cpu time = 00:01:28
[04/22 21:43:28    164s] #Elapsed time = 00:01:28
[04/22 21:43:28    164s] #Increased memory = 12.24 (MB)
[04/22 21:43:28    164s] #Total memory = 744.30 (MB)
[04/22 21:43:28    164s] #Peak memory = 880.96 (MB)
[04/22 21:43:28    164s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[04/22 21:43:28    164s] #
[04/22 21:43:28    164s] #Start Post Route wire spreading..
[04/22 21:43:28    164s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[04/22 21:43:28    164s] #
[04/22 21:43:28    164s] #Start DRC checking..
[04/22 21:43:33    169s] #   number of violations = 21166
[04/22 21:43:33    169s] #
[04/22 21:43:33    169s] #    By Layer and Type :
[04/22 21:43:33    169s] #	          MetSpc    NSMet    Short     Loop   CutSpc   CShort   Totals
[04/22 21:43:33    169s] #	metal1         0        0     1675        0       25        4     1704
[04/22 21:43:33    169s] #	metal2         1        1     2219        6       47        6     2280
[04/22 21:43:33    169s] #	metal3        13        1     2393        3       43       34     2487
[04/22 21:43:33    169s] #	metal4        59        0     2122        1      291       91     2564
[04/22 21:43:33    169s] #	metal5        20        0     1910        7      167       54     2158
[04/22 21:43:33    169s] #	metal6        11        0     1790        1      143       96     2041
[04/22 21:43:33    169s] #	metal7         8        7     1662       15      786      385     2863
[04/22 21:43:33    169s] #	metal8         7        7     1535       18      355      223     2145
[04/22 21:43:33    169s] #	metal9        19        5     1212       17      458      277     1988
[04/22 21:43:33    169s] #	metal10        3        0      928        5        0        0      936
[04/22 21:43:33    169s] #	Totals       141       21    17446       73     2315     1170    21166
[04/22 21:43:33    169s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 833.38 (MB), peak = 880.96 (MB)
[04/22 21:43:33    169s] #CELL_VIEW PresentEnc,init has 21166 DRC violations
[04/22 21:43:33    169s] #Total number of DRC violations = 21166
[04/22 21:43:33    169s] #Total number of overlapping instance violations = 1
[04/22 21:43:33    169s] #Total number of violations on LAYER metal1 = 1704
[04/22 21:43:33    169s] #Total number of violations on LAYER metal2 = 2280
[04/22 21:43:33    169s] #Total number of violations on LAYER metal3 = 2487
[04/22 21:43:33    169s] #Total number of violations on LAYER metal4 = 2564
[04/22 21:43:33    169s] #Total number of violations on LAYER metal5 = 2158
[04/22 21:43:33    169s] #Total number of violations on LAYER metal6 = 2041
[04/22 21:43:33    169s] #Total number of violations on LAYER metal7 = 2863
[04/22 21:43:33    169s] #Total number of violations on LAYER metal8 = 2145
[04/22 21:43:33    169s] #Total number of violations on LAYER metal9 = 1988
[04/22 21:43:33    169s] #Total number of violations on LAYER metal10 = 936
[04/22 21:43:33    169s] ### route signature (81) = 2105799864
[04/22 21:43:33    169s] ### violation signature (79) = 1055444220
[04/22 21:43:33    169s] #
[04/22 21:43:33    169s] #Start data preparation for wire spreading...
[04/22 21:43:33    169s] #
[04/22 21:43:33    169s] #Data preparation is done on Wed Apr 22 21:43:33 2020
[04/22 21:43:33    169s] #
[04/22 21:43:33    169s] #
[04/22 21:43:33    169s] #Start Post Route Wire Spread.
[04/22 21:43:33    169s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/22 21:43:33    169s] #Complete Post Route Wire Spread.
[04/22 21:43:33    169s] #
[04/22 21:43:33    169s] #Total wire length = 10675 um.
[04/22 21:43:33    169s] #Total half perimeter of net bounding box = 11108 um.
[04/22 21:43:33    169s] #Total wire length on LAYER metal1 = 151 um.
[04/22 21:43:33    169s] #Total wire length on LAYER metal2 = 116 um.
[04/22 21:43:33    169s] #Total wire length on LAYER metal3 = 232 um.
[04/22 21:43:33    169s] #Total wire length on LAYER metal4 = 108 um.
[04/22 21:43:33    169s] #Total wire length on LAYER metal5 = 459 um.
[04/22 21:43:33    169s] #Total wire length on LAYER metal6 = 211 um.
[04/22 21:43:33    169s] #Total wire length on LAYER metal7 = 37 um.
[04/22 21:43:33    169s] #Total wire length on LAYER metal8 = 1400 um.
[04/22 21:43:33    169s] #Total wire length on LAYER metal9 = 2731 um.
[04/22 21:43:33    169s] #Total wire length on LAYER metal10 = 5231 um.
[04/22 21:43:33    169s] #Total number of vias = 17282
[04/22 21:43:33    169s] #Up-Via Summary (total 17282):
[04/22 21:43:33    169s] #           
[04/22 21:43:33    169s] #-----------------------
[04/22 21:43:33    169s] # metal1           2150
[04/22 21:43:33    169s] # metal2           2311
[04/22 21:43:33    169s] # metal3           2274
[04/22 21:43:33    169s] # metal4           2218
[04/22 21:43:33    169s] # metal5           1915
[04/22 21:43:33    169s] # metal6           1865
[04/22 21:43:33    169s] # metal7           1875
[04/22 21:43:33    169s] # metal8           1517
[04/22 21:43:33    169s] # metal9           1157
[04/22 21:43:33    169s] #-----------------------
[04/22 21:43:33    169s] #                 17282 
[04/22 21:43:33    169s] #
[04/22 21:43:33    169s] ### route signature (84) = 2105799864
[04/22 21:43:33    169s] ### violation signature (82) = 1055444220
[04/22 21:43:33    169s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[04/22 21:43:33    169s] #
[04/22 21:43:33    169s] #Start DRC checking..
[04/22 21:43:38    173s] #   number of violations = 21166
[04/22 21:43:38    173s] #
[04/22 21:43:38    173s] #    By Layer and Type :
[04/22 21:43:38    173s] #	          MetSpc    NSMet    Short     Loop   CutSpc   CShort   Totals
[04/22 21:43:38    173s] #	metal1         0        0     1675        0       25        4     1704
[04/22 21:43:38    173s] #	metal2         1        1     2219        6       47        6     2280
[04/22 21:43:38    173s] #	metal3        13        1     2393        3       43       34     2487
[04/22 21:43:38    173s] #	metal4        59        0     2122        1      291       91     2564
[04/22 21:43:38    173s] #	metal5        20        0     1910        7      167       54     2158
[04/22 21:43:38    173s] #	metal6        11        0     1790        1      143       96     2041
[04/22 21:43:38    173s] #	metal7         8        7     1662       15      786      385     2863
[04/22 21:43:38    173s] #	metal8         7        7     1535       18      355      223     2145
[04/22 21:43:38    173s] #	metal9        19        5     1212       17      458      277     1988
[04/22 21:43:38    173s] #	metal10        3        0      928        5        0        0      936
[04/22 21:43:38    173s] #	Totals       141       21    17446       73     2315     1170    21166
[04/22 21:43:38    173s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 830.41 (MB), peak = 880.96 (MB)
[04/22 21:43:38    173s] #CELL_VIEW PresentEnc,init has 21166 DRC violations
[04/22 21:43:38    173s] #Total number of DRC violations = 21166
[04/22 21:43:38    173s] #Total number of overlapping instance violations = 1
[04/22 21:43:38    173s] #Total number of violations on LAYER metal1 = 1704
[04/22 21:43:38    173s] #Total number of violations on LAYER metal2 = 2280
[04/22 21:43:38    173s] #Total number of violations on LAYER metal3 = 2487
[04/22 21:43:38    173s] #Total number of violations on LAYER metal4 = 2564
[04/22 21:43:38    173s] #Total number of violations on LAYER metal5 = 2158
[04/22 21:43:38    173s] #Total number of violations on LAYER metal6 = 2041
[04/22 21:43:38    173s] #Total number of violations on LAYER metal7 = 2863
[04/22 21:43:38    173s] #Total number of violations on LAYER metal8 = 2145
[04/22 21:43:38    173s] #Total number of violations on LAYER metal9 = 1988
[04/22 21:43:38    173s] #Total number of violations on LAYER metal10 = 936
[04/22 21:43:38    173s] ### route signature (89) =  848671045
[04/22 21:43:38    173s] ### violation signature (87) = 1599386746
[04/22 21:43:38    174s] #   number of violations = 21166
[04/22 21:43:38    174s] #
[04/22 21:43:38    174s] #    By Layer and Type :
[04/22 21:43:38    174s] #	          MetSpc    NSMet    Short     Loop   CutSpc   CShort   Totals
[04/22 21:43:38    174s] #	metal1         0        0     1675        0       25        4     1704
[04/22 21:43:38    174s] #	metal2         1        1     2219        6       47        6     2280
[04/22 21:43:38    174s] #	metal3        13        1     2393        3       43       34     2487
[04/22 21:43:38    174s] #	metal4        59        0     2122        1      291       91     2564
[04/22 21:43:38    174s] #	metal5        20        0     1910        7      167       54     2158
[04/22 21:43:38    174s] #	metal6        11        0     1790        1      143       96     2041
[04/22 21:43:38    174s] #	metal7         8        7     1662       15      786      385     2863
[04/22 21:43:38    174s] #	metal8         7        7     1535       18      355      223     2145
[04/22 21:43:38    174s] #	metal9        19        5     1212       17      458      277     1988
[04/22 21:43:38    174s] #	metal10        3        0      928        5        0        0      936
[04/22 21:43:38    174s] #	Totals       141       21    17446       73     2315     1170    21166
[04/22 21:43:38    174s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 744.81 (MB), peak = 880.96 (MB)
[04/22 21:43:38    174s] #CELL_VIEW PresentEnc,init has 21166 DRC violations
[04/22 21:43:38    174s] #Total number of DRC violations = 21166
[04/22 21:43:38    174s] #Total number of overlapping instance violations = 1
[04/22 21:43:38    174s] #Total number of violations on LAYER metal1 = 1704
[04/22 21:43:38    174s] #Total number of violations on LAYER metal2 = 2280
[04/22 21:43:38    174s] #Total number of violations on LAYER metal3 = 2487
[04/22 21:43:38    174s] #Total number of violations on LAYER metal4 = 2564
[04/22 21:43:38    174s] #Total number of violations on LAYER metal5 = 2158
[04/22 21:43:38    174s] #Total number of violations on LAYER metal6 = 2041
[04/22 21:43:38    174s] #Total number of violations on LAYER metal7 = 2863
[04/22 21:43:38    174s] #Total number of violations on LAYER metal8 = 2145
[04/22 21:43:38    174s] #Total number of violations on LAYER metal9 = 1988
[04/22 21:43:38    174s] #Total number of violations on LAYER metal10 = 936
[04/22 21:43:38    174s] #Post Route wire spread is done.
[04/22 21:43:38    174s] #Total wire length = 10675 um.
[04/22 21:43:38    174s] #Total half perimeter of net bounding box = 11108 um.
[04/22 21:43:38    174s] #Total wire length on LAYER metal1 = 151 um.
[04/22 21:43:38    174s] #Total wire length on LAYER metal2 = 116 um.
[04/22 21:43:38    174s] #Total wire length on LAYER metal3 = 232 um.
[04/22 21:43:38    174s] #Total wire length on LAYER metal4 = 108 um.
[04/22 21:43:38    174s] #Total wire length on LAYER metal5 = 459 um.
[04/22 21:43:38    174s] #Total wire length on LAYER metal6 = 211 um.
[04/22 21:43:38    174s] #Total wire length on LAYER metal7 = 37 um.
[04/22 21:43:38    174s] #Total wire length on LAYER metal8 = 1400 um.
[04/22 21:43:38    174s] #Total wire length on LAYER metal9 = 2731 um.
[04/22 21:43:38    174s] #Total wire length on LAYER metal10 = 5231 um.
[04/22 21:43:38    174s] #Total number of vias = 17282
[04/22 21:43:38    174s] #Up-Via Summary (total 17282):
[04/22 21:43:38    174s] #           
[04/22 21:43:38    174s] #-----------------------
[04/22 21:43:38    174s] # metal1           2150
[04/22 21:43:38    174s] # metal2           2311
[04/22 21:43:38    174s] # metal3           2274
[04/22 21:43:38    174s] # metal4           2218
[04/22 21:43:38    174s] # metal5           1915
[04/22 21:43:38    174s] # metal6           1865
[04/22 21:43:38    174s] # metal7           1875
[04/22 21:43:38    174s] # metal8           1517
[04/22 21:43:38    174s] # metal9           1157
[04/22 21:43:38    174s] #-----------------------
[04/22 21:43:38    174s] #                 17282 
[04/22 21:43:38    174s] #
[04/22 21:43:38    174s] ### route signature (91) =  848671045
[04/22 21:43:38    174s] ### violation signature (89) = 1599386746
[04/22 21:43:38    174s] #detailRoute Statistics:
[04/22 21:43:38    174s] #Cpu time = 00:01:38
[04/22 21:43:38    174s] #Elapsed time = 00:01:38
[04/22 21:43:38    174s] #Increased memory = 10.63 (MB)
[04/22 21:43:38    174s] #Total memory = 742.69 (MB)
[04/22 21:43:38    174s] #Peak memory = 880.96 (MB)
[04/22 21:43:38    174s] ### export route signature (92) =  848671045
[04/22 21:43:38    174s] ### export violation signature (90) = 1599386746
[04/22 21:43:38    174s] #
[04/22 21:43:38    174s] #globalDetailRoute statistics:
[04/22 21:43:38    174s] #Cpu time = 00:01:40
[04/22 21:43:38    174s] #Elapsed time = 00:01:40
[04/22 21:43:38    174s] #Increased memory = 16.11 (MB)
[04/22 21:43:38    174s] #Total memory = 756.03 (MB)
[04/22 21:43:38    174s] #Peak memory = 880.96 (MB)
[04/22 21:43:38    174s] #Number of warnings = 84
[04/22 21:43:38    174s] #Total number of warnings = 171
[04/22 21:43:38    174s] #Number of fails = 0
[04/22 21:43:38    174s] #Total number of fails = 0
[04/22 21:43:38    174s] #Complete globalDetailRoute on Wed Apr 22 21:43:38 2020
[04/22 21:43:38    174s] #
[04/22 21:43:38    174s] % End globalDetailRoute (date=04/22 21:43:38, total cpu=0:01:40, real=0:01:39, peak res=881.0M, current mem=756.0M)
[04/22 21:43:38    174s] #routeDesign: cpu time = 00:01:40, elapsed time = 00:01:40, memory = 756.03 (MB), peak = 880.96 (MB)
[04/22 21:43:38    174s] 
[04/22 21:43:38    174s] *** Summary of all messages that are not suppressed in this session:
[04/22 21:43:38    174s] Severity  ID               Count  Summary                                  
[04/22 21:43:38    174s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[04/22 21:43:38    174s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/22 21:43:38    174s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/22 21:43:38    174s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/22 21:43:38    174s] WARNING   IMPESI-3014         57  The RC network is incomplete for net %s....
[04/22 21:43:38    174s] *** Message Summary: 61 warning(s), 0 error(s)
[04/22 21:43:38    174s] 
[04/22 21:43:38    174s] ### 
[04/22 21:43:38    174s] ###   Scalability Statistics
[04/22 21:43:38    174s] ### 
[04/22 21:43:38    174s] ### --------------------------------+----------------+----------------+----------------+
[04/22 21:43:38    174s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/22 21:43:38    174s] ### --------------------------------+----------------+----------------+----------------+
[04/22 21:43:38    174s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/22 21:43:38    174s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/22 21:43:38    174s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/22 21:43:38    174s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/22 21:43:38    174s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/22 21:43:38    174s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/22 21:43:38    174s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/22 21:43:38    174s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/22 21:43:38    174s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/22 21:43:38    174s] ###   Detail Routing                |        00:01:28|        00:01:28|             1.0|
[04/22 21:43:38    174s] ###   Entire Command                |        00:01:40|        00:01:40|             1.0|
[04/22 21:43:38    174s] ### --------------------------------+----------------+----------------+----------------+
[04/22 21:43:38    174s] ### 
[04/22 21:43:39    174s] #% End routeDesign (date=04/22 21:43:38, total cpu=0:01:40, real=0:01:40, peak res=881.0M, current mem=756.0M)
[04/22 21:44:59    174s] <CMD> assignPtnPin
[04/22 21:44:59    174s] #% Begin assignPtnPin (date=04/22 21:44:59, mem=756.0M)
[04/22 21:44:59    174s] Starting pin assignment...
[04/22 21:44:59    174s] 
[04/22 21:44:59    174s] There are 159 ptnToPtn 2-pin nets in the design.
[04/22 21:44:59    174s] There are 159 non-neighbor ptnToPtn 2-pin nets.
[04/22 21:44:59    174s] 
[04/22 21:44:59    174s] There are 281 topToPtn 2-pin nets in the design.
[04/22 21:44:59    174s] There are 122 unaligned topToPtn 2-pin nets.
[04/22 21:44:59    174s] There are 15 layer mismatch topToPtn 2-pin nets.
[04/22 21:44:59    174s] There are 144 non-neighbor topToPtn 2-pin nets.
[04/22 21:44:59    174s] 
[04/22 21:44:59    174s] There are 440 total 2-pin nets in the design.
[04/22 21:44:59    174s] There are 122 unaligned total 2-pin nets.
[04/22 21:44:59    174s] There are 15 layer mismatch total 2-pin nets.
[04/22 21:44:59    174s] There are 303 non-neighbor total 2-pin nets.
[04/22 21:44:59    174s] 
[04/22 21:44:59    174s] #% End assignPtnPin (date=04/22 21:44:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=756.0M, current mem=756.0M)
[04/22 21:45:10    174s] <CMD> deriveTimingBudget -justify -ptn Reg_width64
[04/22 21:45:10    174s] #% Begin deriveTimingBudget (date=04/22 21:45:10, mem=756.0M)
[04/22 21:45:10    174s] ..Deriving timing budget for partitioned modules
[04/22 21:45:10    174s] **WARN: (IMPTB-36):	Partition name Reg_width64 does not match a hierarchical instance or a black box and will be ignored.
[04/22 21:45:10    174s] Type 'man IMPTB-36' for more detail.
[04/22 21:45:10    174s] **WARN: (IMPTB-36):	Partition name Reg_width80 does not match a hierarchical instance or a black box and will be ignored.
[04/22 21:45:10    174s] Type 'man IMPTB-36' for more detail.
[04/22 21:45:10    174s] **WARN: (IMPTB-36):	Partition name AsyncMux_width80 does not match a hierarchical instance or a black box and will be ignored.
[04/22 21:45:10    174s] Type 'man IMPTB-36' for more detail.
[04/22 21:45:10    174s] **WARN: (IMPTB-36):	Partition name AsyncMux_width64 does not match a hierarchical instance or a black box and will be ignored.
[04/22 21:45:10    174s] Type 'man IMPTB-36' for more detail.
[04/22 21:45:10    174s] **ERROR: (IMPTB-90):	Invalid partition list.
**WARN: (IMPTB-207):	Check if the partition command was run before deriveTimingBudget.
[04/22 21:45:10    174s] deriveTimingBudget command cannot be run after the partition command.
[04/22 21:45:10    174s] **ERROR: (IMPTB-106):	Error in deriving timing budget!
#% End deriveTimingBudget (date=04/22 21:45:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=756.0M, current mem=756.0M)
[04/22 21:48:02    174s] 
[04/22 21:48:02    174s] *** Memory Usage v#1 (Current mem = 1137.383M, initial mem = 179.902M) ***
[04/22 21:48:02    174s] 
[04/22 21:48:02    174s] *** Summary of all messages that are not suppressed in this session:
[04/22 21:48:02    174s] Severity  ID               Count  Summary                                  
[04/22 21:48:02    174s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[04/22 21:48:02    174s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/22 21:48:02    174s] WARNING   IMPEXT-6197          9  The Cap table file is not specified. Thi...
[04/22 21:48:02    174s] WARNING   IMPEXT-1081          1  setExtractRCMode -effortLevel %s is igno...
[04/22 21:48:02    174s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[04/22 21:48:02    174s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[04/22 21:48:02    174s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[04/22 21:48:02    174s] ERROR     IMPEXT-3491          2  Extraction failed because Quantus QRC te...
[04/22 21:48:02    174s] WARNING   IMPEXT-3493          4  The design extraction status has been re...
[04/22 21:48:02    174s] WARNING   IMPEXT-3530         11  The process node is not set. Use the com...
[04/22 21:48:02    174s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[04/22 21:48:02    174s] WARNING   IMPSYC-1785          5  Saving wires file without congestion map...
[04/22 21:48:02    174s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[04/22 21:48:02    174s] WARNING   IMPVL-159           62  Pin '%s' of cell '%s' is defined in LEF ...
[04/22 21:48:02    174s] WARNING   IMPILM-349           4  setIlmMode -keepAsync false conflicts wi...
[04/22 21:48:02    174s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/22 21:48:02    174s] WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
[04/22 21:48:02    174s] WARNING   IMPESI-3014        375  The RC network is incomplete for net %s....
[04/22 21:48:02    174s] WARNING   IMPTB-514            4  .libs of partition blocks generated at t...
[04/22 21:48:02    174s] WARNING   IMPTB-207            1  Check if the partition command was run b...
[04/22 21:48:02    174s] ERROR     IMPTB-90             1  Invalid partition list.                  
[04/22 21:48:02    174s] WARNING   IMPTB-36             4  Partition name %s does not match a hiera...
[04/22 21:48:02    174s] ERROR     IMPTB-106            1  Error in deriving timing budget!         
[04/22 21:48:02    174s] WARNING   IMPTB-46             6  Partition %s not in the timing shell     
[04/22 21:48:02    174s] WARNING   IMPSP-266          722  Constraint box too small for instance '%...
[04/22 21:48:02    174s] WARNING   IMPSP-9517           1  Partitions detected, skip scanReorder.   
[04/22 21:48:02    174s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[04/22 21:48:02    174s] WARNING   IMPSP-2040          38  Within search radius %.3f um from center...
[04/22 21:48:02    174s] WARNING   IMPOPT-576           4  %d nets have unplaced terms.             
[04/22 21:48:02    174s] WARNING   IMPOPT-3161        360  Cannot find node to be deleted.          
[04/22 21:48:02    174s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/22 21:48:02    174s] WARNING   IMPOPT-664           4  Net %s cannot be routed. The reason coul...
[04/22 21:48:02    174s] WARNING   IMPOPT-665         845  %s : Net has unplaced terms or is connec...
[04/22 21:48:02    174s] ERROR     IMPOPT-165           1  Non-positive placeable area.             
[04/22 21:48:02    174s] ERROR     IMPOPT-7082          1  %s %s can not be called with 'setDelayCa...
[04/22 21:48:02    174s] WARNING   IMPOPT-7139          1  'setExtractRCMode -coupled false' has be...
[04/22 21:48:02    174s] WARNING   IMPTCM-70            4  Option "%s" for command %s is obsolete a...
[04/22 21:48:02    174s] WARNING   IMPTCM-77            9  Option "%s" for command %s is obsolete a...
[04/22 21:48:02    174s] ERROR     TA-965               1  CTE timing analysis queries are being ca...
[04/22 21:48:02    174s] WARNING   GLOBAL-100          10  Global '%s' has become obsolete. It will...
[04/22 21:48:02    174s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[04/22 21:48:02    174s] *** Message Summary: 2543 warning(s), 8 error(s)
[04/22 21:48:02    174s] 
[04/22 21:48:02    174s] --- Ending "Innovus" (totcpu=0:02:55, real=0:21:03, mem=1137.4M) ---
