# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 3
attribute \src "dut.sv:2.1-18.10"
module \simple_always_ff
  wire width 8 $auto$rtlil.cc:3092:Mux$2
  attribute \src "dut.sv:3.18-3.21"
  wire input 1 \clk
  attribute \src "dut.sv:7.24-7.36"
  wire width 8 output 5 \extra_result
  attribute \src "dut.sv:6.24-6.33"
  wire width 8 input 4 \extra_sum
  attribute \src "dut.sv:5.18-5.22"
  wire input 3 \mode
  attribute \src "dut.sv:4.18-4.23"
  wire input 2 \rst_n
  cell $mux $auto$process.cpp:1090:import_assignment_sync$1
    parameter \WIDTH 8
    connect \A \extra_result
    connect \B \extra_sum
    connect \S \mode
    connect \Y $auto$rtlil.cc:3092:Mux$2
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:10.5-16.8"
  process $proc$dut.sv:10$1
    sync negedge \rst_n
      update \extra_result 8'00000000
    sync posedge \clk
      update \extra_result $auto$rtlil.cc:3092:Mux$2
  end
end
