# Bibliography

## Bitonic Sort

[Wiki](https://en.wikipedia.org/wiki/Bitonic_sorter)

## Merge Sort
[Sorting Networks on FPGAs](http://dbis.cs.tu-dortmund.de/cms/en/publications/2012/sorting-networks/sorting-networks.pdf)

## Proposed Hardware Implementation
[Final Project Presentation](https://github.com/gaurav311086/CPE593-HAMS/blob/23ca78420031f9301bb1f6ba5d25d0e6d03cc85a/final_project/doc/Hardware_accelerated_sorting.pdf)

## FLiMS: a Fast Lightweight 2-way Merger for Sorting
[High throughput merge sort](https://arxiv.org/pdf/2112.05607.pdf)

## Verilator-Open source System-Verilog simulator
[Tool document](https://github.com/gaurav311086/CPE593-HAMS/blob/3b483f4bd13a7e4366937b20d93a53489652908b/final_project/doc/tools/verilator_doc.pdf)


#Project instructions

##Project requirements: 
###Install modelsim. 
Free version can be downloaded [from] (https://www.intel.com/content/www/us/en/software-kit/750536/modelsim-intel-fpgas-pro-edition-software-version-20-3.html) for linux and windows systems.

##To run simulation:
make vsim_debug
