Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  9 16:53:25 2023
| Host         : james-surface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            3 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             178 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             372 |           56 |
| Yes          | No                    | No                     |             156 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|   Clock Signal   |                          Enable Signal                         |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
| ~clk_BUFG        |                                                                |                                                                |                1 |              2 |
|  clk100_BUFG     |                                                                | nolabel_line181/Inst_Ps2Interface/data_inter0                  |                1 |              8 |
|  clk100_BUFG     |                                                                | nolabel_line181/Inst_Ps2Interface/clk_inter0                   |                1 |              8 |
|  clk100_BUFG     | nolabel_line181/Inst_Ps2Interface/shift_frame                  | nolabel_line181/Inst_Ps2Interface/reset_bit_count              |                2 |              8 |
|  clock_IBUF_BUFG |                                                                |                                                                |                3 |             12 |
|  clk100_BUFG     | nolabel_line181/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | nolabel_line181/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                3 |             14 |
|  clk100_BUFG     | nolabel_line181/Inst_Ps2Interface/load_rx_data                 |                                                                |                1 |             16 |
|  clk100_BUFG     | nolabel_line181/write_data                                     |                                                                |                2 |             16 |
|  clk100_BUFG     | nolabel_line181/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                                |                2 |             20 |
|  clk100_BUFG     | nolabel_line181/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | nolabel_line181/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             22 |
|  clk100_BUFG     | nolabel_line181/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | nolabel_line181/Inst_Ps2Interface/clear                        |                4 |             28 |
| ~clk_BUFG        |                                                                | nolabel_line161/frame_counter[16]_i_1_n_0                      |                5 |             34 |
| ~clk_BUFG        | nolabel_line161/delay[0]_i_1_n_0                               |                                                                |                5 |             40 |
|  clk100_BUFG     |                                                                | nolabel_line181/reset_timeout_cnt_reg_n_0                      |                5 |             48 |
|  clk100_BUFG     |                                                                | nolabel_line181/reset_periodic_check_cnt__0                    |                8 |             52 |
| ~clk_BUFG        | nolabel_line161/state                                          |                                                                |                9 |             64 |
|  clock_IBUF_BUFG |                                                                | clk100m/COUNT[0]_i_1__0_n_0                                    |                9 |             66 |
|  clock_IBUF_BUFG |                                                                | clk6p25m/clear                                                 |                9 |             66 |
| ~clk_BUFG        |                                                                | nolabel_line161/spi_word[39]_i_1_n_0                           |               18 |             90 |
|  clk100_BUFG     |                                                                |                                                                |               28 |            164 |
+------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


