/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_3z | celloutsig_0_0z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z | celloutsig_0_7z);
  assign celloutsig_0_17z = ~(celloutsig_0_10z | celloutsig_0_14z);
  assign celloutsig_1_11z = ~((celloutsig_1_0z | celloutsig_1_4z[0]) & celloutsig_1_4z[1]);
  assign celloutsig_1_10z = celloutsig_1_4z[1] | ~(celloutsig_1_0z);
  assign celloutsig_0_10z = celloutsig_0_1z[0] | ~(celloutsig_0_7z);
  assign celloutsig_1_2z = celloutsig_1_1z[1] | ~(in_data[182]);
  assign celloutsig_1_5z = in_data[110] | ~(in_data[171]);
  assign celloutsig_0_0z = in_data[67] ^ in_data[56];
  assign celloutsig_0_7z = celloutsig_0_1z[0] ^ celloutsig_0_3z;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z };
  reg [3:0] _13_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 4'h0;
    else _13_ <= { celloutsig_0_17z, celloutsig_0_1z };
  assign out_data[3:0] = _13_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= in_data[143:141];
  assign celloutsig_1_6z = { in_data[137:128], celloutsig_1_2z, _01_, celloutsig_1_4z } & in_data[146:130];
  assign celloutsig_1_19z = in_data[118:102] >= { in_data[149:142], celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z } >= { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[81:80], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z } >= { in_data[69:65], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_12z = { in_data[85:75], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } >= { in_data[58:55], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_1z } >= { _00_, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[120:118] >= in_data[173:171];
  assign celloutsig_1_13z = { celloutsig_1_9z[2], celloutsig_1_4z, celloutsig_1_10z } && in_data[153:149];
  assign celloutsig_1_17z = { in_data[184:173], celloutsig_1_2z, celloutsig_1_5z } && { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_1z[3:1], celloutsig_1_1z[1], _01_, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_18z = ! { _00_[4:2], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z } || { celloutsig_0_1z[0], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_4z = in_data[86] & ~(celloutsig_0_0z);
  assign celloutsig_1_18z = celloutsig_1_17z & ~(celloutsig_1_8z);
  assign celloutsig_0_2z = in_data[39] & ~(in_data[88]);
  assign celloutsig_1_9z = { celloutsig_1_6z[7:4], celloutsig_1_2z } * { celloutsig_1_1z[1], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * in_data[20:18];
  assign celloutsig_1_4z = celloutsig_1_1z[3:1] * _01_;
  assign celloutsig_0_3z = celloutsig_0_1z[0] & celloutsig_0_0z;
  assign celloutsig_0_14z = ~((celloutsig_0_0z & celloutsig_0_9z) | (celloutsig_0_4z & celloutsig_0_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_4z[0] & celloutsig_1_2z) | (celloutsig_1_0z & celloutsig_1_1z[1]));
  assign celloutsig_1_8z = ~((_01_[1] & celloutsig_1_4z[0]) | (celloutsig_1_5z & celloutsig_1_4z[0]));
  assign { celloutsig_1_1z[1], celloutsig_1_1z[3:2] } = { celloutsig_1_0z, in_data[143:142] } & { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_1z[0] = celloutsig_1_1z[1];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z };
endmodule
