# vsim -voptargs="+acc" -c -do "run -all; quit" work.apb_uart_uvm_tb 
# Start time: 21:48:51 on May 15,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../src/uart_test_pkg.sv(154): (vopt-2250) Function "voidreport_phase" has no return value assignment.
# ** Warning: ../src/apb_uart_uvm_tb.sv(28): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 18, found 17.
# ** Warning: ../src/apb_uart_uvm_tb.sv(28): (vopt-2718) [TFMPC] - Missing connection for port 'tick_rx'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_if(fast)
# Loading work.serial_if(fast)
# Loading work.interrupt_if(fast)
# Loading work.common_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uart_agent_pkg(fast)
# Loading work.uart_sequence_pkg(fast)
# Loading work.uart_reg_pkg(fast)
# Loading work.apb_agent_pkg(fast)
# Loading work.uart_env_pkg(fast)
# Loading work.apb_sequence_pkg(fast)
# Loading work.uart_vsequence_pkg(fast)
# Loading work.uart_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.apb_uart_uvm_tb(fast)
# Loading work.apb_if(fast__2)
# Loading work.serial_if(fast__2)
# Loading work.interrupt_if(fast__2)
# Loading work.apb_uart_sv_unit(fast)
# Loading work.apb_uart(fast)
# Loading work.apb_slave(fast)
# Loading work.apb_controller(fast)
# Loading work.register_file_sv_unit(fast)
# Loading work.register_file(fast)
# Loading work.baud_generator_sv_unit(fast)
# Loading work.baud_generator(fast)
# Loading work.uart_tx_top(fast)
# Loading work.synchronizer(fast)
# Loading work.transmitter_fifo(fast)
# Loading work.uart_transmitter(fast)
# Loading work.parity(fast)
# Loading work.transmitter_controller(fast)
# Loading work.piso(fast)
# Loading work.ff(fast)
# Loading work.uart_rx_top(fast)
# Loading work.uart_receiver(fast)
# Loading work.shift_register(fast)
# Loading work.receiver_controller(fast)
# Loading work.receiver_fifo(fast)
# Loading /home/hieu/questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test word_format_poll_test...
# ** Note: $finish    : ../src/apb_uart_uvm_tb.sv(96)
#    Time: 10 ms  Iteration: 0  Instance: /apb_uart_uvm_tb
# End time: 21:49:04 on May 15,2025, Elapsed time: 0:00:13
# Errors: 0, Warnings: 3
