;redcode
;assert 1
	SPL 0, <406
	CMP -207, <-137
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ <10, 20
	DAT #-1, #-20
	JMZ @-30, 9
	SUB @121, 103
	SPL <121, 103
	SUB @121, 103
	CMP -207, <-137
	ADD -1, <-20
	SPL 0, <406
	SLT 90, @2
	SLT 90, @2
	DAT #126, #0
	MOV -1, <-20
	JMZ 30, 9
	JMZ 30, 9
	SUB @127, 106
	DAT #126, #0
	SPL 0, <406
	SPL 0, <114
	CMP <125, 106
	SPL 0, <406
	MOV -5, <-270
	CMP <125, 106
	SUB @127, 106
	MOV -5, <-270
	ADD -1, <-20
	ADD 210, 60
	SUB #300, 91
	ADD 7, 540
	SUB @121, 103
	SLT #300, 90
	ADD 7, 540
	CMP -7, <-20
	SUB @0, @2
	SUB @0, @2
	CMP -7, <-20
	JMP -7, @-20
	CMP -7, <-20
	JMZ -7, @-20
	SLT #300, 90
	MOV -1, <-27
	SUB @127, 106
	SPL 0, <406
	SLT #300, 90
	MOV -1, <-27
	SUB @127, 106
