// Seed: 3308620858
macromodule module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  module_0 modCall_1 ();
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wand id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_9;
  wire  id_10;
  tri   id_11;
  assign id_4  = -1 == 1;
  assign id_10 = ~1;
  always begin : LABEL_0
    if (1) id_9 = id_5;
  end
  assign id_11 = -1;
endmodule
