/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [17:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[49] ? in_data[16] : in_data[17];
  assign celloutsig_1_5z = celloutsig_1_0z ? celloutsig_1_4z : celloutsig_1_0z;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_0z : in_data[77];
  assign celloutsig_1_10z = in_data[127] ? celloutsig_1_6z[4] : celloutsig_1_0z;
  assign celloutsig_1_13z = celloutsig_1_6z[5] ? celloutsig_1_11z[1] : celloutsig_1_8z[6];
  assign celloutsig_0_5z = celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_2z;
  assign celloutsig_0_7z = celloutsig_0_1z ? celloutsig_0_3z : in_data[52];
  assign celloutsig_0_8z = celloutsig_0_7z ? celloutsig_0_0z : celloutsig_0_5z;
  assign celloutsig_0_11z = celloutsig_0_8z ? celloutsig_0_9z : celloutsig_0_10z[1];
  assign celloutsig_0_12z = celloutsig_0_1z ? celloutsig_0_7z : celloutsig_0_5z;
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[39] : in_data[23];
  assign celloutsig_0_14z = celloutsig_0_10z[2] ? celloutsig_0_7z : celloutsig_0_6z[14];
  assign celloutsig_0_15z = celloutsig_0_4z[1] ? celloutsig_0_13z : celloutsig_0_11z;
  assign celloutsig_0_25z = celloutsig_0_7z ? celloutsig_0_22z : celloutsig_0_11z;
  assign celloutsig_1_0z = ~(in_data[185] & in_data[117]);
  assign celloutsig_1_12z = ~(celloutsig_1_10z & in_data[107]);
  assign celloutsig_1_9z = celloutsig_1_0z | in_data[107];
  assign celloutsig_0_19z = celloutsig_0_12z | celloutsig_0_18z[4];
  assign celloutsig_0_28z = celloutsig_0_0z | celloutsig_0_24z[3];
  assign celloutsig_0_29z = { in_data[44:37], celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z } & { celloutsig_0_26z[14:8], celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z } / { 1'h1, celloutsig_1_2z[2:1] };
  assign celloutsig_1_4z = { in_data[123:115], celloutsig_1_0z, celloutsig_1_0z } == in_data[139:129];
  assign celloutsig_0_9z = { celloutsig_0_6z[13:0], celloutsig_0_0z } == { in_data[85:72], celloutsig_0_7z };
  assign celloutsig_0_13z = { celloutsig_0_4z[2:1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z } && { celloutsig_0_4z[1:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_13z } && in_data[83:78];
  assign celloutsig_0_22z = { celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_14z } && { celloutsig_0_6z[15:10], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_2z = { in_data[82:68], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } && { in_data[81:66], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = - { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_16z = - { celloutsig_0_10z[1:0], celloutsig_0_4z };
  assign celloutsig_1_7z = ~^ { in_data[118], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_2z[13:7], celloutsig_1_10z, celloutsig_1_12z } << { celloutsig_1_6z[11:5], celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_6z = { celloutsig_1_2z[10:0], celloutsig_1_5z } >> { celloutsig_1_2z[10:0], celloutsig_1_5z };
  assign celloutsig_1_2z = { in_data[160:148], celloutsig_1_0z } - { in_data[182:172], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_8z[1:0], celloutsig_1_11z } ~^ { celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_6z = { in_data[84:70], celloutsig_0_3z, celloutsig_0_2z } ~^ { in_data[88:75], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_4z ~^ { celloutsig_0_6z[9:8], celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_16z } ~^ { celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_24z = celloutsig_0_16z[3:0] ~^ { celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } ^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_15z[2:0] ^ in_data[166:164];
  always_latch
    if (clkin_data[0]) celloutsig_0_26z = 18'h00000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_26z = { in_data[34:20], celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_8z };
  assign { out_data[136:128], out_data[98:96], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
