// Seed: 4213485853
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  assign module_1.id_1 = 0;
  inout tri id_1;
  wire id_7;
  logic [1 : 1] id_8 = id_7;
  assign id_1 = -1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    output wor id_6,
    input wire id_7,
    output uwire id_8,
    output supply1 id_9,
    output tri0 id_10,
    input wor id_11,
    inout supply0 id_12,
    input tri id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
