<profile>

<section name = "Vivado HLS Report for 'pointwise_conv2d_fix_4'" level="0">
<item name = "Date">Fri Nov 29 20:35:07 2019
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.878, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">52585, 52585, 52585, 52585, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">52584, 52584, 1878, -, -, 28, no</column>
<column name=" + Loop 1.1">1876, 1876, 67, -, -, 28, no</column>
<column name="  ++ Loop 1.1.1">64, 64, 4, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 245</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 104</column>
<column name="Register">-, -, 155, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_16s_14s_30_1_1_U66">network_mul_mul_16s_14s_30_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="in_d_1_fu_220_p2">+, 0, 0, 15, 5, 1</column>
<column name="next_mul_fu_226_p2">+, 0, 0, 19, 14, 10</column>
<column name="out_h_2_fu_140_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_2_fu_186_p2">+, 0, 0, 15, 5, 1</column>
<column name="tmp1_fu_232_p2">+, 0, 0, 19, 14, 14</column>
<column name="tmp_27_cast_fu_282_p2">+, 0, 0, 21, 15, 15</column>
<column name="tmp_4_fu_276_p2">+, 0, 0, 23, 15, 16</column>
<column name="tmp_7_fu_241_p2">+, 0, 0, 21, 15, 15</column>
<column name="tmp_fu_200_p2">+, 0, 0, 13, 11, 11</column>
<column name="tmp_s_fu_267_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_1_fu_170_p2">-, 0, 0, 13, 11, 11</column>
<column name="exitcond1_fu_180_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="exitcond2_fu_134_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="exitcond_fu_214_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="p_tmp_s_fu_296_p3">select, 0, 0, 15, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="in_d_reg_112">9, 2, 5, 10</column>
<column name="out_h_reg_77">9, 2, 5, 10</column>
<column name="out_w_reg_88">9, 2, 5, 10</column>
<column name="output_load_1_reg_99">9, 2, 16, 32</column>
<column name="output_r_d0">15, 3, 16, 48</column>
<column name="phi_mul_reg_123">9, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="in_d_1_reg_355">5, 0, 5, 0</column>
<column name="in_d_reg_112">5, 0, 5, 0</column>
<column name="input_load_reg_370">16, 0, 16, 0</column>
<column name="next_mul_reg_360">14, 0, 14, 0</column>
<column name="out_h_2_reg_319">5, 0, 5, 0</column>
<column name="out_h_reg_77">5, 0, 5, 0</column>
<column name="out_w_2_reg_337">5, 0, 5, 0</column>
<column name="out_w_reg_88">5, 0, 5, 0</column>
<column name="output_addr_reg_347">14, 0, 14, 0</column>
<column name="output_load_1_reg_99">16, 0, 16, 0</column>
<column name="phi_mul_reg_123">14, 0, 14, 0</column>
<column name="tmp_1_reg_324">9, 0, 11, 2</column>
<column name="tmp_22_cast_reg_329">13, 0, 15, 2</column>
<column name="tmp_23_cast3_reg_342">5, 0, 14, 9</column>
<column name="tmp_6_reg_375">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pointwise_conv2d_fix.4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pointwise_conv2d_fix.4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pointwise_conv2d_fix.4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pointwise_conv2d_fix.4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pointwise_conv2d_fix.4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pointwise_conv2d_fix.4, return value</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
