;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit reg_32 : 
  module reg_32 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip regwrite : UInt<1>, flip rd_sel : UInt<5>, flip rs1_sel : UInt<5>, flip rs2_sel : UInt<5>, flip WriteData : SInt<32>, rs1 : SInt<32>, rs2 : SInt<32>}
    
    wire _T_54 : SInt<32>[32] @[reg_32.scala 18:48]
    _T_54[0] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[1] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[2] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[3] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[4] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[5] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[6] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[7] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[8] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[9] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[10] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[11] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[12] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[13] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[14] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[15] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[16] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[17] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[18] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[19] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[20] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[21] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[22] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[23] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[24] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[25] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[26] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[27] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[28] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[29] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[30] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    _T_54[31] <= asSInt(UInt<32>("h00")) @[reg_32.scala 18:48]
    reg registers_c : SInt<32>[32], clock @[reg_32.scala 18:40]
    registers_c[0] <= _T_54[0] @[reg_32.scala 18:40]
    registers_c[1] <= _T_54[1] @[reg_32.scala 18:40]
    registers_c[2] <= _T_54[2] @[reg_32.scala 18:40]
    registers_c[3] <= _T_54[3] @[reg_32.scala 18:40]
    registers_c[4] <= _T_54[4] @[reg_32.scala 18:40]
    registers_c[5] <= _T_54[5] @[reg_32.scala 18:40]
    registers_c[6] <= _T_54[6] @[reg_32.scala 18:40]
    registers_c[7] <= _T_54[7] @[reg_32.scala 18:40]
    registers_c[8] <= _T_54[8] @[reg_32.scala 18:40]
    registers_c[9] <= _T_54[9] @[reg_32.scala 18:40]
    registers_c[10] <= _T_54[10] @[reg_32.scala 18:40]
    registers_c[11] <= _T_54[11] @[reg_32.scala 18:40]
    registers_c[12] <= _T_54[12] @[reg_32.scala 18:40]
    registers_c[13] <= _T_54[13] @[reg_32.scala 18:40]
    registers_c[14] <= _T_54[14] @[reg_32.scala 18:40]
    registers_c[15] <= _T_54[15] @[reg_32.scala 18:40]
    registers_c[16] <= _T_54[16] @[reg_32.scala 18:40]
    registers_c[17] <= _T_54[17] @[reg_32.scala 18:40]
    registers_c[18] <= _T_54[18] @[reg_32.scala 18:40]
    registers_c[19] <= _T_54[19] @[reg_32.scala 18:40]
    registers_c[20] <= _T_54[20] @[reg_32.scala 18:40]
    registers_c[21] <= _T_54[21] @[reg_32.scala 18:40]
    registers_c[22] <= _T_54[22] @[reg_32.scala 18:40]
    registers_c[23] <= _T_54[23] @[reg_32.scala 18:40]
    registers_c[24] <= _T_54[24] @[reg_32.scala 18:40]
    registers_c[25] <= _T_54[25] @[reg_32.scala 18:40]
    registers_c[26] <= _T_54[26] @[reg_32.scala 18:40]
    registers_c[27] <= _T_54[27] @[reg_32.scala 18:40]
    registers_c[28] <= _T_54[28] @[reg_32.scala 18:40]
    registers_c[29] <= _T_54[29] @[reg_32.scala 18:40]
    registers_c[30] <= _T_54[30] @[reg_32.scala 18:40]
    registers_c[31] <= _T_54[31] @[reg_32.scala 18:40]
    registers_c[0] <= asSInt(UInt<1>("h00")) @[reg_32.scala 19:32]
    io.rs1 <= registers_c[io.rs1_sel] @[reg_32.scala 20:23]
    io.rs2 <= registers_c[io.rs2_sel] @[reg_32.scala 21:24]
    node _T_265 = eq(io.regwrite, UInt<1>("h01")) @[reg_32.scala 22:34]
    when _T_265 : @[reg_32.scala 22:41]
      registers_c[io.rd_sel] <= io.WriteData @[reg_32.scala 23:48]
      skip @[reg_32.scala 22:41]
    
